OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GRT-0020] Min routing layer: M2
[INFO GRT-0021] Max routing layer: M7
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.2700  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.1040
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.1040
[INFO GRT-0019] Found 2181 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 107
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 26259

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical            0             0          0.00%
M2         Horizontal      68450         34040          50.27%
M3         Vertical       513375        238518          53.54%
M4         Horizontal     376475        171672          54.40%
M5         Vertical       376475        168486          55.25%
M6         Horizontal     171125         65328          61.82%
M7         Vertical       171125         69552          59.36%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 121600
[INFO GRT-0198] Via related Steiner nodes: 6726
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 151986
[INFO GRT-0112] Final usage 3D: 676048

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1                   0             0            0.00%             0 /  0 /  0
M2               34040         16318           47.94%             0 /  0 /  0
M3              238518         88678           37.18%             0 /  0 /  0
M4              171672         72627           42.31%             0 /  0 /  0
M5              168486         22215           13.19%             0 /  0 /  0
M6               65328         18990           29.07%             0 /  0 /  0
M7               69552          1262            1.81%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           747596        220090           29.44%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 156612 um
[INFO GRT-0014] Routed nets: 17514

==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns -9781.42

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns -242.85

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack -242.85

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_23321_/CLK ^
 312.03
_19073_/CLK v
 211.52      0.00     100.51


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23323_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    1.08                           rst_ni (net)
                  0.26    0.08  100.08 ^ hold4/A (BUFx4_ASAP7_75t_R)
                  9.23   19.49  119.57 ^ hold4/Y (BUFx4_ASAP7_75t_R)
     1    0.76                           net453 (net)
                  9.23    0.03  119.60 ^ hold1/A (BUFx4_ASAP7_75t_R)
                  8.86   22.01  141.61 ^ hold1/Y (BUFx4_ASAP7_75t_R)
     1    0.60                           net450 (net)
                  8.86    0.01  141.62 ^ hold5/A (BUFx4_ASAP7_75t_R)
                  9.44   22.30  163.91 ^ hold5/Y (BUFx4_ASAP7_75t_R)
     1    0.90                           net454 (net)
                  9.45    0.09  164.00 ^ input10/A (BUFx3_ASAP7_75t_R)
                  7.24   16.02  180.03 ^ input10/Y (BUFx3_ASAP7_75t_R)
     1    0.91                           net10 (net)
                  7.25    0.08  180.11 ^ hold6/A (BUFx4_ASAP7_75t_R)
                  9.22   21.64  201.75 ^ hold6/Y (BUFx4_ASAP7_75t_R)
     1    0.78                           net455 (net)
                  9.22    0.07  201.82 ^ hold2/A (BUFx4_ASAP7_75t_R)
                  9.18   22.23  224.05 ^ hold2/Y (BUFx4_ASAP7_75t_R)
     1    0.76                           net451 (net)
                  9.18    0.07  224.12 ^ hold7/A (BUFx4_ASAP7_75t_R)
                 18.15   27.74  251.86 ^ hold7/Y (BUFx4_ASAP7_75t_R)
     1    4.83                           net456 (net)
                 18.16    0.19  252.05 ^ _14941_/A (INVx8_ASAP7_75t_R)
                  5.88    6.72  258.76 v _14941_/Y (INVx8_ASAP7_75t_R)
     1    0.77                           _00545_ (net)
                  5.88    0.05  258.81 v hold8/A (BUFx4_ASAP7_75t_R)
                  9.61   23.87  282.68 v hold8/Y (BUFx4_ASAP7_75t_R)
     1    0.78                           net457 (net)
                  9.61    0.03  282.71 v hold3/A (BUFx4_ASAP7_75t_R)
                  9.74   25.24  307.95 v hold3/Y (BUFx4_ASAP7_75t_R)
     1    0.88                           net452 (net)
                  9.74    0.09  308.04 v hold9/A (BUFx4_ASAP7_75t_R)
                 35.99   39.92  347.96 v hold9/Y (BUFx4_ASAP7_75t_R)
    16   15.36                           net458 (net)
                 36.17    1.49  349.45 v _23323_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                349.45   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1    9.98                           clk_i (net)
                 12.13    3.83    3.83 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 16.35   27.56   31.39 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.01                           clknet_0_clk_i (net)
                 16.39    0.45   31.84 ^ clkbuf_1_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 40.25   40.18   72.02 ^ clkbuf_1_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
     7   14.41                           clknet_1_1__leaf_clk_i (net)
                 40.44    1.61   73.63 ^ clkbuf_opt_3_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 11.39   33.95  107.58 ^ clkbuf_opt_3_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.57                           clknet_opt_3_0_clk_i (net)
                 11.42    0.28  107.86 ^ clkbuf_opt_3_1_clk_i/A (BUFx4_ASAP7_75t_R)
                 13.78   25.80  133.66 ^ clkbuf_opt_3_1_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    2.90                           clknet_opt_3_1_clk_i (net)
                 13.88    0.61  134.27 ^ clkbuf_leaf_9_clk_i/A (BUFx4_ASAP7_75t_R)
                 61.83   48.56  182.83 ^ clkbuf_leaf_9_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   23.72                           clknet_leaf_9_clk_i (net)
                 62.06    2.16  184.99 ^ _14857_/A (AND2x2_ASAP7_75t_R)
                 15.54   31.42  216.41 ^ _14857_/Y (AND2x2_ASAP7_75t_R)
     1    2.02                           cg_we_global.clk_o (net)
                 15.58    0.43  216.83 ^ clkbuf_0_cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 11.16   25.87  242.70 ^ clkbuf_0_cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     2    1.77                           clknet_0_cg_we_global.clk_o (net)
                 11.17    0.21  242.91 ^ clkbuf_1_0__f_cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 19.77   29.58  272.49 ^ clkbuf_1_0__f_cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     9    5.73                           clknet_1_0__leaf_cg_we_global.clk_o (net)
                 19.79    0.36  272.85 ^ _23323_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00  272.85   clock reconvergence pessimism
                         57.79  330.64   library removal time
                                330.64   data required time
-----------------------------------------------------------------------------
                                330.64   data required time
                               -349.45   data arrival time
-----------------------------------------------------------------------------
                                 18.80   slack (MET)


Startpoint: _23367_ (negative level-sensitive latch clocked by clk)
Endpoint: _14931_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1    9.98                           clk_i (net)
                 12.13    3.83  503.83 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 15.29   29.93  533.75 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.01                           clknet_0_clk_i (net)
                 15.34    0.49  534.25 v clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 48.20   45.33  579.57 v clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    12   20.95                           clknet_1_0__leaf_clk_i (net)
                 48.41    1.95  581.52 v clkbuf_leaf_16_clk_i/A (BUFx4_ASAP7_75t_R)
                 53.41   61.27  642.79 v clkbuf_leaf_16_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   24.83                           clknet_leaf_16_clk_i (net)
                 54.12    3.43  646.22 v _23367_/CLK (DLLx3_ASAP7_75t_R)
                 82.94   82.67  728.89 ^ _23367_/Q (DLLx3_ASAP7_75t_R)
    33   24.35                           gen_sub_units_scm[10].sub_unit_i.cg_we_global.en_latch (net)
                 82.99    1.27  730.16 ^ _14931_/B (AND3x1_ASAP7_75t_R)
                                730.16   data arrival time

                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1    9.98                           clk_i (net)
                 12.13    3.83  503.83 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 15.29   29.93  533.75 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.01                           clknet_0_clk_i (net)
                 15.34    0.49  534.25 v clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 48.20   45.33  579.57 v clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    12   20.95                           clknet_1_0__leaf_clk_i (net)
                 48.69    2.83  582.41 v clkbuf_opt_2_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 11.77   39.90  622.31 v clkbuf_opt_2_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.63                           clknet_opt_2_0_clk_i (net)
                 11.80    0.30  622.61 v clkbuf_opt_2_1_clk_i/A (BUFx4_ASAP7_75t_R)
                 13.13   28.40  651.01 v clkbuf_opt_2_1_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    2.87                           clknet_opt_2_1_clk_i (net)
                 13.23    0.61  651.62 v clkbuf_opt_2_2_clk_i/A (BUFx4_ASAP7_75t_R)
                 10.20   26.91  678.53 v clkbuf_opt_2_2_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.20                           clknet_opt_2_2_clk_i (net)
                 10.21    0.13  678.67 v clkbuf_leaf_17_clk_i/A (BUFx4_ASAP7_75t_R)
                 47.68   45.77  724.43 v clkbuf_leaf_17_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   21.79                           clknet_leaf_17_clk_i (net)
                 47.77    1.22  725.65 v _14931_/A (AND3x1_ASAP7_75t_R)
                          0.00  725.65   clock reconvergence pessimism
                          0.00  725.65   clock gating hold time
                                725.65   data required time
-----------------------------------------------------------------------------
                                725.65   data required time
                               -730.16   data arrival time
-----------------------------------------------------------------------------
                                  4.51   slack (MET)


Startpoint: waddr_a_i[2] (input port clocked by clk)
Endpoint: _19530_ (negative level-sensitive latch clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v waddr_a_i[2] (in)
     1    0.87                           waddr_a_i[2] (net)
                  0.14    0.04  100.04 v hold92/A (BUFx4_ASAP7_75t_R)
                 12.46   24.12  124.16 v hold92/Y (BUFx4_ASAP7_75t_R)
     1    2.54                           net541 (net)
                 12.47    0.25  124.41 v input14/A (BUFx12f_ASAP7_75t_R)
                 10.81   18.67  143.08 v input14/Y (BUFx12f_ASAP7_75t_R)
     4    7.42                           net14 (net)
                 14.94    3.45  146.53 v _13687_/A (AND4x2_ASAP7_75t_R)
                134.58   70.09  216.63 v _13687_/Y (AND4x2_ASAP7_75t_R)
    16   34.80                           _06837_ (net)
                138.46   12.54  229.16 v _14368_/A1 (AO21x1_ASAP7_75t_R)
                 11.09   45.23  274.40 v _14368_/Y (AO21x1_ASAP7_75t_R)
     1    0.75                           _00325_ (net)
                 11.09    0.05  274.44 v hold84/A (BUFx4_ASAP7_75t_R)
                  9.48   25.55  300.00 v hold84/Y (BUFx4_ASAP7_75t_R)
     1    0.71                           net533 (net)
                  9.48    0.04  300.04 v _19530_/D (DLLx1_ASAP7_75t_R)
                                300.04   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1    9.98                           clk_i (net)
                 12.13    3.83    3.83 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 16.35   27.56   31.39 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.01                           clknet_0_clk_i (net)
                 16.39    0.45   31.84 ^ clkbuf_1_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 40.25   40.18   72.02 ^ clkbuf_1_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
     7   14.41                           clknet_1_1__leaf_clk_i (net)
                 40.38    1.33   73.35 ^ clkbuf_opt_4_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 11.44   33.98  107.33 ^ clkbuf_opt_4_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.60                           clknet_opt_4_0_clk_i (net)
                 11.46    0.24  107.58 ^ clkbuf_opt_4_1_clk_i/A (BUFx4_ASAP7_75t_R)
                 13.63   25.73  133.31 ^ clkbuf_opt_4_1_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    2.83                           clknet_opt_4_1_clk_i (net)
                 13.72    0.60  133.91 ^ clkbuf_opt_4_2_clk_i/A (BUFx4_ASAP7_75t_R)
                  9.38   23.98  157.89 ^ clkbuf_opt_4_2_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    0.86                           clknet_opt_4_2_clk_i (net)
                  9.38    0.07  157.96 ^ clkbuf_leaf_12_clk_i/A (BUFx4_ASAP7_75t_R)
                 56.95   45.44  203.39 ^ clkbuf_leaf_12_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   21.71                           clknet_leaf_12_clk_i (net)
                 57.07    1.50  204.89 ^ _14305_/A (AND2x2_ASAP7_75t_R)
                 12.26   28.46  233.34 ^ _14305_/Y (AND2x2_ASAP7_75t_R)
     1    1.10                           gen_sub_units_scm[3].sub_unit_i.cg_we_global.clk_o (net)
                 12.27    0.14  233.49 ^ clkbuf_0_gen_sub_units_scm[3].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 14.33   26.46  259.94 ^ clkbuf_0_gen_sub_units_scm[3].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     4    3.16                           clknet_0_gen_sub_units_scm[3].sub_unit_i.cg_we_global.clk_o (net)
                 14.37    0.41  260.35 ^ clkbuf_2_2__f_gen_sub_units_scm[3].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 20.97   31.38  291.73 ^ clkbuf_2_2__f_gen_sub_units_scm[3].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
    10    6.29                           clknet_2_2__leaf_gen_sub_units_scm[3].sub_unit_i.cg_we_global.clk_o (net)
                 20.98    0.29  292.02 ^ _19530_/CLK (DLLx1_ASAP7_75t_R)
                          0.00  292.02   clock reconvergence pessimism
                          6.44  298.46   library hold time
                                298.46   data required time
-----------------------------------------------------------------------------
                                298.46   data required time
                               -300.04   data arrival time
-----------------------------------------------------------------------------
                                  1.58   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23332_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    1.08                           rst_ni (net)
                  0.26    0.08  100.08 ^ hold4/A (BUFx4_ASAP7_75t_R)
                  9.23   19.49  119.57 ^ hold4/Y (BUFx4_ASAP7_75t_R)
     1    0.76                           net453 (net)
                  9.23    0.03  119.60 ^ hold1/A (BUFx4_ASAP7_75t_R)
                  8.86   22.01  141.61 ^ hold1/Y (BUFx4_ASAP7_75t_R)
     1    0.60                           net450 (net)
                  8.86    0.01  141.62 ^ hold5/A (BUFx4_ASAP7_75t_R)
                  9.44   22.30  163.91 ^ hold5/Y (BUFx4_ASAP7_75t_R)
     1    0.90                           net454 (net)
                  9.45    0.09  164.00 ^ input10/A (BUFx3_ASAP7_75t_R)
                  7.24   16.02  180.03 ^ input10/Y (BUFx3_ASAP7_75t_R)
     1    0.91                           net10 (net)
                  7.25    0.08  180.11 ^ hold6/A (BUFx4_ASAP7_75t_R)
                  9.22   21.64  201.75 ^ hold6/Y (BUFx4_ASAP7_75t_R)
     1    0.78                           net455 (net)
                  9.22    0.07  201.82 ^ hold2/A (BUFx4_ASAP7_75t_R)
                  9.18   22.23  224.05 ^ hold2/Y (BUFx4_ASAP7_75t_R)
     1    0.76                           net451 (net)
                  9.18    0.07  224.12 ^ hold7/A (BUFx4_ASAP7_75t_R)
                 18.15   27.74  251.86 ^ hold7/Y (BUFx4_ASAP7_75t_R)
     1    4.83                           net456 (net)
                 18.16    0.19  252.05 ^ _14941_/A (INVx8_ASAP7_75t_R)
                  5.88    6.72  258.76 v _14941_/Y (INVx8_ASAP7_75t_R)
     1    0.77                           _00545_ (net)
                  5.88    0.05  258.81 v hold8/A (BUFx4_ASAP7_75t_R)
                  9.61   23.87  282.68 v hold8/Y (BUFx4_ASAP7_75t_R)
     1    0.78                           net457 (net)
                  9.61    0.03  282.71 v hold3/A (BUFx4_ASAP7_75t_R)
                  9.74   25.24  307.95 v hold3/Y (BUFx4_ASAP7_75t_R)
     1    0.88                           net452 (net)
                  9.74    0.09  308.04 v hold9/A (BUFx4_ASAP7_75t_R)
                 35.99   39.92  347.96 v hold9/Y (BUFx4_ASAP7_75t_R)
    16   15.36                           net458 (net)
                 36.21    1.61  349.57 v _23332_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                349.57   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1    9.98                           clk_i (net)
                 12.13    3.83 1003.83 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 16.35   27.56 1031.39 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.01                           clknet_0_clk_i (net)
                 16.39    0.45 1031.84 ^ clkbuf_1_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 40.25   40.18 1072.02 ^ clkbuf_1_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
     7   14.41                           clknet_1_1__leaf_clk_i (net)
                 40.44    1.61 1073.63 ^ clkbuf_opt_3_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 11.39   33.95 1107.58 ^ clkbuf_opt_3_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.57                           clknet_opt_3_0_clk_i (net)
                 11.42    0.28 1107.86 ^ clkbuf_opt_3_1_clk_i/A (BUFx4_ASAP7_75t_R)
                 13.78   25.80 1133.66 ^ clkbuf_opt_3_1_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    2.90                           clknet_opt_3_1_clk_i (net)
                 13.88    0.61 1134.27 ^ clkbuf_leaf_9_clk_i/A (BUFx4_ASAP7_75t_R)
                 61.83   48.56 1182.83 ^ clkbuf_leaf_9_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   23.72                           clknet_leaf_9_clk_i (net)
                 62.06    2.16 1184.99 ^ _14857_/A (AND2x2_ASAP7_75t_R)
                 14.47   31.42 1216.41 ^ _14857_/Y (AND2x2_ASAP7_75t_R)
     1    2.02                           cg_we_global.clk_o (net)
                 14.51    0.43 1216.83 ^ clkbuf_0_cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 11.16   25.48 1242.31 ^ clkbuf_0_cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     2    1.77                           clknet_0_cg_we_global.clk_o (net)
                 11.17    0.18 1242.49 ^ clkbuf_1_1__f_cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 18.18   28.43 1270.92 ^ clkbuf_1_1__f_cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     7    4.84                           clknet_1_1__leaf_cg_we_global.clk_o (net)
                 18.18    0.11 1271.03 ^ _23332_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1271.03   clock reconvergence pessimism
                         39.86 1310.89   library recovery time
                               1310.89   data required time
-----------------------------------------------------------------------------
                               1310.89   data required time
                               -349.57   data arrival time
-----------------------------------------------------------------------------
                                961.32   slack (MET)


Startpoint: _19510_ (negative level-sensitive latch clocked by clk)
Endpoint: _14322_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1    9.98                           clk_i (net)
                 12.13    3.83  503.83 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 15.29   29.93  533.75 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.01                           clknet_0_clk_i (net)
                 15.33    0.45  534.20 v clkbuf_1_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 34.29   41.06  575.27 v clkbuf_1_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
     7   14.41                           clknet_1_1__leaf_clk_i (net)
                 34.45    1.33  576.60 v clkbuf_opt_4_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 11.08   35.20  611.80 v clkbuf_opt_4_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.60                           clknet_opt_4_0_clk_i (net)
                 11.10    0.24  612.04 v clkbuf_opt_4_1_clk_i/A (BUFx4_ASAP7_75t_R)
                 13.04   28.10  640.14 v clkbuf_opt_4_1_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    2.83                           clknet_opt_4_1_clk_i (net)
                 13.15    0.60  640.74 v clkbuf_opt_4_2_clk_i/A (BUFx4_ASAP7_75t_R)
                  9.70   26.47  667.21 v clkbuf_opt_4_2_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    0.86                           clknet_opt_4_2_clk_i (net)
                  9.70    0.07  667.28 v clkbuf_leaf_12_clk_i/A (BUFx4_ASAP7_75t_R)
                 47.37   45.64  712.92 v clkbuf_leaf_12_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   21.72                           clknet_leaf_12_clk_i (net)
                 47.51    1.49  714.41 v _14305_/A (AND2x2_ASAP7_75t_R)
                 10.71   33.14  747.55 v _14305_/Y (AND2x2_ASAP7_75t_R)
     1    1.10                           gen_sub_units_scm[3].sub_unit_i.cg_we_global.clk_o (net)
                 10.72    0.14  747.69 v clkbuf_0_gen_sub_units_scm[3].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 13.64   28.37  776.06 v clkbuf_0_gen_sub_units_scm[3].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     4    3.15                           clknet_0_gen_sub_units_scm[3].sub_unit_i.cg_we_global.clk_o (net)
                 13.68    0.41  776.47 v clkbuf_2_2__f_gen_sub_units_scm[3].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 19.05   33.32  809.79 v clkbuf_2_2__f_gen_sub_units_scm[3].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
    10    6.33                           clknet_2_2__leaf_gen_sub_units_scm[3].sub_unit_i.cg_we_global.clk_o (net)
                 19.07    0.29  810.08 v _19510_/CLK (DLLx1_ASAP7_75t_R)
                 12.67   47.52  857.60 v _19510_/Q (DLLx1_ASAP7_75t_R)
     1    0.92                           gen_sub_units_scm[3].sub_unit_i.gen_cg_word_iter[24].cg_i.en_latch (net)
                 12.67    0.08  857.67 v _14322_/C (AND3x1_ASAP7_75t_R)
                                857.67   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1    9.98                           clk_i (net)
                 12.13    3.83 1003.83 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 16.35   27.56 1031.39 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.01                           clknet_0_clk_i (net)
                 16.39    0.45 1031.84 ^ clkbuf_1_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 40.25   40.18 1072.02 ^ clkbuf_1_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
     7   14.41                           clknet_1_1__leaf_clk_i (net)
                 40.61    2.15 1074.17 ^ clkbuf_leaf_13_clk_i/A (BUFx4_ASAP7_75t_R)
                 61.20   57.09 1131.26 ^ clkbuf_leaf_13_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   23.41                           clknet_leaf_13_clk_i (net)
                 61.59    2.77 1134.03 ^ _14322_/A (AND3x1_ASAP7_75t_R)
                          0.00 1134.03   clock reconvergence pessimism
                          0.00 1134.03   clock gating setup time
                               1134.03   data required time
-----------------------------------------------------------------------------
                               1134.03   data required time
                               -857.67   data arrival time
-----------------------------------------------------------------------------
                                276.36   slack (MET)


Startpoint: _15214_ (positive level-sensitive latch clocked by clk)
Endpoint: rdata_a_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1    9.98                           clk_i (net)
                 12.13    3.83    3.83 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 16.35   27.56   31.39 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.01                           clknet_0_clk_i (net)
                 16.39    0.49   31.88 ^ clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 57.16   45.52   77.40 ^ clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    12   20.95                           clknet_1_0__leaf_clk_i (net)
                 57.57    2.85   80.24 ^ clkbuf_opt_2_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 12.40   38.31  118.55 ^ clkbuf_opt_2_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.63                           clknet_opt_2_0_clk_i (net)
                 12.43    0.30  118.85 ^ clkbuf_opt_2_1_clk_i/A (BUFx4_ASAP7_75t_R)
                 13.72   26.13  144.98 ^ clkbuf_opt_2_1_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    2.87                           clknet_opt_2_1_clk_i (net)
                 13.82    0.61  145.59 ^ clkbuf_opt_2_2_clk_i/A (BUFx4_ASAP7_75t_R)
                 10.01   24.46  170.05 ^ clkbuf_opt_2_2_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.20                           clknet_opt_2_2_clk_i (net)
                 10.01    0.13  170.19 ^ clkbuf_leaf_17_clk_i/A (BUFx4_ASAP7_75t_R)
                 57.24   45.62  215.80 ^ clkbuf_leaf_17_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   21.77                           clknet_leaf_17_clk_i (net)
                 57.30    1.09  216.89 ^ _13631_/A (AND3x1_ASAP7_75t_R)
                 28.50   42.35  259.24 ^ _13631_/Y (AND3x1_ASAP7_75t_R)
     1    2.52                           gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[21].cg_i.clk_o (net)
                 28.53    0.55  259.79 ^ clkbuf_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[21].cg_i.clk_o/A (BUFx4_ASAP7_75t_R)
                 12.30   30.88  290.67 ^ clkbuf_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[21].cg_i.clk_o/Y (BUFx4_ASAP7_75t_R)
     2    2.21                           clknet_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[21].cg_i.clk_o (net)
                 12.31    0.20  290.87 ^ clkbuf_1_0__f_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[21].cg_i.clk_o/A (BUFx4_ASAP7_75t_R)
                 25.40   32.45  323.31 ^ clkbuf_1_0__f_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[21].cg_i.clk_o/Y (BUFx4_ASAP7_75t_R)
     9    8.07                           clknet_1_0__leaf_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[21].cg_i.clk_o (net)
                 25.47    0.75  324.06 ^ _15214_/CLK (DHLx1_ASAP7_75t_R)
                        409.62  733.68   time given to startpoint
                213.67    0.00  733.68 v _15214_/D (DHLx1_ASAP7_75t_R)
                 11.37   55.19  788.87 v _15214_/Q (DHLx1_ASAP7_75t_R)
     1    0.72                           gen_sub_units_scm[11].sub_unit_i.mem[21][6] (net)
                 11.37    0.05  788.92 v _11339_/B2 (AO22x1_ASAP7_75t_R)
                 14.35   26.59  815.51 v _11339_/Y (AO22x1_ASAP7_75t_R)
     1    0.90                           _04551_ (net)
                 14.35    0.04  815.56 v _11340_/D (OR4x1_ASAP7_75t_R)
                 15.65   39.86  855.42 v _11340_/Y (OR4x1_ASAP7_75t_R)
     1    0.97                           _04552_ (net)
                 15.65    0.08  855.50 v _11341_/D (OR4x1_ASAP7_75t_R)
                 19.85   43.04  898.54 v _11341_/Y (OR4x1_ASAP7_75t_R)
     1    1.51                           _04553_ (net)
                 19.86    0.27  898.81 v _11342_/E (OR5x2_ASAP7_75t_R)
                 25.85   63.86  962.67 v _11342_/Y (OR5x2_ASAP7_75t_R)
     1    2.92                           _04554_ (net)
                 25.89    0.58  963.25 v _11362_/A2 (AO21x2_ASAP7_75t_R)
                 22.40   34.69  997.94 v _11362_/Y (AO21x2_ASAP7_75t_R)
     1    3.84                           _04574_ (net)
                 22.59    1.15  999.09 v _11442_/B (OR5x2_ASAP7_75t_R)
                 32.30   62.19 1061.28 v _11442_/Y (OR5x2_ASAP7_75t_R)
     1    4.11                           _04654_ (net)
                 32.81    2.23 1063.51 v _11603_/A (OR4x2_ASAP7_75t_R)
                 28.70   55.02 1118.52 v _11603_/Y (OR4x2_ASAP7_75t_R)
     1    4.22                           net50 (net)
                 28.82    1.08 1119.60 v output50/A (BUFx3_ASAP7_75t_R)
                  6.60   23.23 1142.83 v output50/Y (BUFx3_ASAP7_75t_R)
     1    0.47                           rdata_a_o[6] (net)
                  6.60    0.02 1142.85 v rdata_a_o[6] (out)
                               1142.85   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -1142.85   data arrival time
-----------------------------------------------------------------------------
                               -242.85   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23332_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    1.08                           rst_ni (net)
                  0.26    0.08  100.08 ^ hold4/A (BUFx4_ASAP7_75t_R)
                  9.23   19.49  119.57 ^ hold4/Y (BUFx4_ASAP7_75t_R)
     1    0.76                           net453 (net)
                  9.23    0.03  119.60 ^ hold1/A (BUFx4_ASAP7_75t_R)
                  8.86   22.01  141.61 ^ hold1/Y (BUFx4_ASAP7_75t_R)
     1    0.60                           net450 (net)
                  8.86    0.01  141.62 ^ hold5/A (BUFx4_ASAP7_75t_R)
                  9.44   22.30  163.91 ^ hold5/Y (BUFx4_ASAP7_75t_R)
     1    0.90                           net454 (net)
                  9.45    0.09  164.00 ^ input10/A (BUFx3_ASAP7_75t_R)
                  7.24   16.02  180.03 ^ input10/Y (BUFx3_ASAP7_75t_R)
     1    0.91                           net10 (net)
                  7.25    0.08  180.11 ^ hold6/A (BUFx4_ASAP7_75t_R)
                  9.22   21.64  201.75 ^ hold6/Y (BUFx4_ASAP7_75t_R)
     1    0.78                           net455 (net)
                  9.22    0.07  201.82 ^ hold2/A (BUFx4_ASAP7_75t_R)
                  9.18   22.23  224.05 ^ hold2/Y (BUFx4_ASAP7_75t_R)
     1    0.76                           net451 (net)
                  9.18    0.07  224.12 ^ hold7/A (BUFx4_ASAP7_75t_R)
                 18.15   27.74  251.86 ^ hold7/Y (BUFx4_ASAP7_75t_R)
     1    4.83                           net456 (net)
                 18.16    0.19  252.05 ^ _14941_/A (INVx8_ASAP7_75t_R)
                  5.88    6.72  258.76 v _14941_/Y (INVx8_ASAP7_75t_R)
     1    0.77                           _00545_ (net)
                  5.88    0.05  258.81 v hold8/A (BUFx4_ASAP7_75t_R)
                  9.61   23.87  282.68 v hold8/Y (BUFx4_ASAP7_75t_R)
     1    0.78                           net457 (net)
                  9.61    0.03  282.71 v hold3/A (BUFx4_ASAP7_75t_R)
                  9.74   25.24  307.95 v hold3/Y (BUFx4_ASAP7_75t_R)
     1    0.88                           net452 (net)
                  9.74    0.09  308.04 v hold9/A (BUFx4_ASAP7_75t_R)
                 35.99   39.92  347.96 v hold9/Y (BUFx4_ASAP7_75t_R)
    16   15.36                           net458 (net)
                 36.21    1.61  349.57 v _23332_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                349.57   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1    9.98                           clk_i (net)
                 12.13    3.83 1003.83 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 16.35   27.56 1031.39 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.01                           clknet_0_clk_i (net)
                 16.39    0.45 1031.84 ^ clkbuf_1_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 40.25   40.18 1072.02 ^ clkbuf_1_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
     7   14.41                           clknet_1_1__leaf_clk_i (net)
                 40.44    1.61 1073.63 ^ clkbuf_opt_3_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 11.39   33.95 1107.58 ^ clkbuf_opt_3_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.57                           clknet_opt_3_0_clk_i (net)
                 11.42    0.28 1107.86 ^ clkbuf_opt_3_1_clk_i/A (BUFx4_ASAP7_75t_R)
                 13.78   25.80 1133.66 ^ clkbuf_opt_3_1_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    2.90                           clknet_opt_3_1_clk_i (net)
                 13.88    0.61 1134.27 ^ clkbuf_leaf_9_clk_i/A (BUFx4_ASAP7_75t_R)
                 61.83   48.56 1182.83 ^ clkbuf_leaf_9_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   23.72                           clknet_leaf_9_clk_i (net)
                 62.06    2.16 1184.99 ^ _14857_/A (AND2x2_ASAP7_75t_R)
                 14.47   31.42 1216.41 ^ _14857_/Y (AND2x2_ASAP7_75t_R)
     1    2.02                           cg_we_global.clk_o (net)
                 14.51    0.43 1216.83 ^ clkbuf_0_cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 11.16   25.48 1242.31 ^ clkbuf_0_cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     2    1.77                           clknet_0_cg_we_global.clk_o (net)
                 11.17    0.18 1242.49 ^ clkbuf_1_1__f_cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 18.18   28.43 1270.92 ^ clkbuf_1_1__f_cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     7    4.84                           clknet_1_1__leaf_cg_we_global.clk_o (net)
                 18.18    0.11 1271.03 ^ _23332_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1271.03   clock reconvergence pessimism
                         39.86 1310.89   library recovery time
                               1310.89   data required time
-----------------------------------------------------------------------------
                               1310.89   data required time
                               -349.57   data arrival time
-----------------------------------------------------------------------------
                                961.32   slack (MET)


Startpoint: _19510_ (negative level-sensitive latch clocked by clk)
Endpoint: _14322_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1    9.98                           clk_i (net)
                 12.13    3.83  503.83 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 15.29   29.93  533.75 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.01                           clknet_0_clk_i (net)
                 15.33    0.45  534.20 v clkbuf_1_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 34.29   41.06  575.27 v clkbuf_1_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
     7   14.41                           clknet_1_1__leaf_clk_i (net)
                 34.45    1.33  576.60 v clkbuf_opt_4_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 11.08   35.20  611.80 v clkbuf_opt_4_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.60                           clknet_opt_4_0_clk_i (net)
                 11.10    0.24  612.04 v clkbuf_opt_4_1_clk_i/A (BUFx4_ASAP7_75t_R)
                 13.04   28.10  640.14 v clkbuf_opt_4_1_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    2.83                           clknet_opt_4_1_clk_i (net)
                 13.15    0.60  640.74 v clkbuf_opt_4_2_clk_i/A (BUFx4_ASAP7_75t_R)
                  9.70   26.47  667.21 v clkbuf_opt_4_2_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    0.86                           clknet_opt_4_2_clk_i (net)
                  9.70    0.07  667.28 v clkbuf_leaf_12_clk_i/A (BUFx4_ASAP7_75t_R)
                 47.37   45.64  712.92 v clkbuf_leaf_12_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   21.72                           clknet_leaf_12_clk_i (net)
                 47.51    1.49  714.41 v _14305_/A (AND2x2_ASAP7_75t_R)
                 10.71   33.14  747.55 v _14305_/Y (AND2x2_ASAP7_75t_R)
     1    1.10                           gen_sub_units_scm[3].sub_unit_i.cg_we_global.clk_o (net)
                 10.72    0.14  747.69 v clkbuf_0_gen_sub_units_scm[3].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 13.64   28.37  776.06 v clkbuf_0_gen_sub_units_scm[3].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     4    3.15                           clknet_0_gen_sub_units_scm[3].sub_unit_i.cg_we_global.clk_o (net)
                 13.68    0.41  776.47 v clkbuf_2_2__f_gen_sub_units_scm[3].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 19.05   33.32  809.79 v clkbuf_2_2__f_gen_sub_units_scm[3].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
    10    6.33                           clknet_2_2__leaf_gen_sub_units_scm[3].sub_unit_i.cg_we_global.clk_o (net)
                 19.07    0.29  810.08 v _19510_/CLK (DLLx1_ASAP7_75t_R)
                 12.67   47.52  857.60 v _19510_/Q (DLLx1_ASAP7_75t_R)
     1    0.92                           gen_sub_units_scm[3].sub_unit_i.gen_cg_word_iter[24].cg_i.en_latch (net)
                 12.67    0.08  857.67 v _14322_/C (AND3x1_ASAP7_75t_R)
                                857.67   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1    9.98                           clk_i (net)
                 12.13    3.83 1003.83 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 16.35   27.56 1031.39 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.01                           clknet_0_clk_i (net)
                 16.39    0.45 1031.84 ^ clkbuf_1_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 40.25   40.18 1072.02 ^ clkbuf_1_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
     7   14.41                           clknet_1_1__leaf_clk_i (net)
                 40.61    2.15 1074.17 ^ clkbuf_leaf_13_clk_i/A (BUFx4_ASAP7_75t_R)
                 61.20   57.09 1131.26 ^ clkbuf_leaf_13_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   23.41                           clknet_leaf_13_clk_i (net)
                 61.59    2.77 1134.03 ^ _14322_/A (AND3x1_ASAP7_75t_R)
                          0.00 1134.03   clock reconvergence pessimism
                          0.00 1134.03   clock gating setup time
                               1134.03   data required time
-----------------------------------------------------------------------------
                               1134.03   data required time
                               -857.67   data arrival time
-----------------------------------------------------------------------------
                                276.36   slack (MET)


Startpoint: _15214_ (positive level-sensitive latch clocked by clk)
Endpoint: rdata_a_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1    9.98                           clk_i (net)
                 12.13    3.83    3.83 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 16.35   27.56   31.39 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.01                           clknet_0_clk_i (net)
                 16.39    0.49   31.88 ^ clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 57.16   45.52   77.40 ^ clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    12   20.95                           clknet_1_0__leaf_clk_i (net)
                 57.57    2.85   80.24 ^ clkbuf_opt_2_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 12.40   38.31  118.55 ^ clkbuf_opt_2_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.63                           clknet_opt_2_0_clk_i (net)
                 12.43    0.30  118.85 ^ clkbuf_opt_2_1_clk_i/A (BUFx4_ASAP7_75t_R)
                 13.72   26.13  144.98 ^ clkbuf_opt_2_1_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    2.87                           clknet_opt_2_1_clk_i (net)
                 13.82    0.61  145.59 ^ clkbuf_opt_2_2_clk_i/A (BUFx4_ASAP7_75t_R)
                 10.01   24.46  170.05 ^ clkbuf_opt_2_2_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.20                           clknet_opt_2_2_clk_i (net)
                 10.01    0.13  170.19 ^ clkbuf_leaf_17_clk_i/A (BUFx4_ASAP7_75t_R)
                 57.24   45.62  215.80 ^ clkbuf_leaf_17_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   21.77                           clknet_leaf_17_clk_i (net)
                 57.30    1.09  216.89 ^ _13631_/A (AND3x1_ASAP7_75t_R)
                 28.50   42.35  259.24 ^ _13631_/Y (AND3x1_ASAP7_75t_R)
     1    2.52                           gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[21].cg_i.clk_o (net)
                 28.53    0.55  259.79 ^ clkbuf_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[21].cg_i.clk_o/A (BUFx4_ASAP7_75t_R)
                 12.30   30.88  290.67 ^ clkbuf_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[21].cg_i.clk_o/Y (BUFx4_ASAP7_75t_R)
     2    2.21                           clknet_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[21].cg_i.clk_o (net)
                 12.31    0.20  290.87 ^ clkbuf_1_0__f_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[21].cg_i.clk_o/A (BUFx4_ASAP7_75t_R)
                 25.40   32.45  323.31 ^ clkbuf_1_0__f_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[21].cg_i.clk_o/Y (BUFx4_ASAP7_75t_R)
     9    8.07                           clknet_1_0__leaf_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[21].cg_i.clk_o (net)
                 25.47    0.75  324.06 ^ _15214_/CLK (DHLx1_ASAP7_75t_R)
                        409.62  733.68   time given to startpoint
                213.67    0.00  733.68 v _15214_/D (DHLx1_ASAP7_75t_R)
                 11.37   55.19  788.87 v _15214_/Q (DHLx1_ASAP7_75t_R)
     1    0.72                           gen_sub_units_scm[11].sub_unit_i.mem[21][6] (net)
                 11.37    0.05  788.92 v _11339_/B2 (AO22x1_ASAP7_75t_R)
                 14.35   26.59  815.51 v _11339_/Y (AO22x1_ASAP7_75t_R)
     1    0.90                           _04551_ (net)
                 14.35    0.04  815.56 v _11340_/D (OR4x1_ASAP7_75t_R)
                 15.65   39.86  855.42 v _11340_/Y (OR4x1_ASAP7_75t_R)
     1    0.97                           _04552_ (net)
                 15.65    0.08  855.50 v _11341_/D (OR4x1_ASAP7_75t_R)
                 19.85   43.04  898.54 v _11341_/Y (OR4x1_ASAP7_75t_R)
     1    1.51                           _04553_ (net)
                 19.86    0.27  898.81 v _11342_/E (OR5x2_ASAP7_75t_R)
                 25.85   63.86  962.67 v _11342_/Y (OR5x2_ASAP7_75t_R)
     1    2.92                           _04554_ (net)
                 25.89    0.58  963.25 v _11362_/A2 (AO21x2_ASAP7_75t_R)
                 22.40   34.69  997.94 v _11362_/Y (AO21x2_ASAP7_75t_R)
     1    3.84                           _04574_ (net)
                 22.59    1.15  999.09 v _11442_/B (OR5x2_ASAP7_75t_R)
                 32.30   62.19 1061.28 v _11442_/Y (OR5x2_ASAP7_75t_R)
     1    4.11                           _04654_ (net)
                 32.81    2.23 1063.51 v _11603_/A (OR4x2_ASAP7_75t_R)
                 28.70   55.02 1118.52 v _11603_/Y (OR4x2_ASAP7_75t_R)
     1    4.22                           net50 (net)
                 28.82    1.08 1119.60 v output50/A (BUFx3_ASAP7_75t_R)
                  6.60   23.23 1142.83 v output50/Y (BUFx3_ASAP7_75t_R)
     1    0.47                           rdata_a_o[6] (net)
                  6.60    0.02 1142.85 v rdata_a_o[6] (out)
                               1142.85   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -1142.85   data arrival time
-----------------------------------------------------------------------------
                               -242.85   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
94.32943725585938

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2948

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
33.63719177246094

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7300

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
1142.8489

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-242.8490

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-21.249441

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.75e-03   1.46e-04   1.25e-06   4.90e-03  33.9%
Combinational          3.79e-03   5.78e-03   1.68e-06   9.57e-03  66.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.54e-03   5.92e-03   2.93e-06   1.45e-02 100.0%
                          59.0%      40.9%       0.0%

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 3065 u^2 33% utilization.
Core area = 9166504320


==========================================================================
check_antennas
--------------------------------------------------------------------------
[WARNING ANT-0011] -report_violating_nets is deprecated.
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO FLW-0007] clock clk period 1000.000000
[INFO FLW-0008] Clock clk period 1180.707
[INFO FLW-0009] Clock clk slack -242.849
[INFO FLW-0011] Path endpoint count 9810
Elapsed time: 0:27.37[h:]min:sec. CPU time: user 26.97 sys 0.40 (99%). Peak memory: 848908KB.
