<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Computer_arc.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Decode_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="EX_MEM.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="EX_MEM_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ID_EX.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ID_EX_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ID_EX_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ID_EX_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ID_EX_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IF_ID.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IF_ID.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="IF_ID.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IF_ID.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionCache.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="InstructionCache.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="InstructionCache.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="InstructionCache.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InstructionCache_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionCache_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="InstructionFetch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="InstructionFetch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="InstructionFetch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="InstructionFetch.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionFetch.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="InstructionFetch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="InstructionFetch.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="InstructionFetch.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="InstructionFetch.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="InstructionFetch_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="InstructionFetch_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="InstructionFetch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="MEM_WB.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MEM_WB_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MIPS.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MIPS.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MIPS.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MIPS.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MIPS.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPS.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MIPS.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MIPS.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MIPS.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_Test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MIPS_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MIPS_Test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPS_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPS_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPS_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="WB.tfi"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ali_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="andUnit.tfi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controlUnit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="controlUnit.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="controlUnit.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="controlUnit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dataMemCache.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="dataMemCache.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dataMemCache.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="dataMemCache.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="dataMemCache.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dataMemCache.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="data_mem_test1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_mem_test1_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="data_mem_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="decode.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="decode.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="decode.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="decode.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decode.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="decode.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="decode.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="decode.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="decode.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decode_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="decode_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="decode_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decode_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="decode_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="decode_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="execution.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="execution.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="execution.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="execution.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fetch.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="fetch.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="fetch.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fetch_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fetch_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fetch_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fetch_tset_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fetch_tset_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="fetch_tset_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fetch_tset_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mem_stage_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mem_stage_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mem_stage_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mem_stage_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="memoryStage.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="memoryStage.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memoryStage.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="memoryStage.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="memoryStage.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="memoryStage.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="memoryStage.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memoryStage_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="memoryStage_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memoryStage_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testControlUint_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testControlUint_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testControlUint_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testControlUint_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testDecode_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testDecode_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testDecode_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testDecode_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testExe_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testExe_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testFetch_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testFetch_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_IF_ID_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_IF_ID_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_IF_ID_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_fetch_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_fetch_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_fetch_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_fetch_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1546350011" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1546350011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546423164" xil_pn:in_ck="-8734123248146288724" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1546423164">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Decode_test.v"/>
      <outfile xil_pn:name="EX_MEM.v"/>
      <outfile xil_pn:name="EX_MEM_test.v"/>
      <outfile xil_pn:name="ID_EX.v"/>
      <outfile xil_pn:name="ID_EX_test.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="MEM_WB.v"/>
      <outfile xil_pn:name="MEM_WB_test.v"/>
      <outfile xil_pn:name="MIPS.v"/>
      <outfile xil_pn:name="MIPS_Test.v"/>
      <outfile xil_pn:name="WB.v"/>
      <outfile xil_pn:name="controlUnit.v"/>
      <outfile xil_pn:name="data_mem_test1.v"/>
      <outfile xil_pn:name="decode1.v"/>
      <outfile xil_pn:name="execution.v"/>
      <outfile xil_pn:name="fetch_cach.v"/>
      <outfile xil_pn:name="fetch_test.v"/>
      <outfile xil_pn:name="memoryCache.v"/>
      <outfile xil_pn:name="testControlUint.v"/>
      <outfile xil_pn:name="testExe.v"/>
      <outfile xil_pn:name="test_IF_ID.v"/>
    </transform>
    <transform xil_pn:end_ts="1546379876" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5616173264550140881" xil_pn:start_ts="1546379876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546379876" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3589373998284559155" xil_pn:start_ts="1546379876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546350011" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1973700724006901494" xil_pn:start_ts="1546350011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1546423164" xil_pn:in_ck="-8734123248146288724" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1546423164">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Decode_test.v"/>
      <outfile xil_pn:name="EX_MEM.v"/>
      <outfile xil_pn:name="EX_MEM_test.v"/>
      <outfile xil_pn:name="ID_EX.v"/>
      <outfile xil_pn:name="ID_EX_test.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="MEM_WB.v"/>
      <outfile xil_pn:name="MEM_WB_test.v"/>
      <outfile xil_pn:name="MIPS.v"/>
      <outfile xil_pn:name="MIPS_Test.v"/>
      <outfile xil_pn:name="WB.v"/>
      <outfile xil_pn:name="controlUnit.v"/>
      <outfile xil_pn:name="data_mem_test1.v"/>
      <outfile xil_pn:name="decode1.v"/>
      <outfile xil_pn:name="execution.v"/>
      <outfile xil_pn:name="fetch_cach.v"/>
      <outfile xil_pn:name="fetch_test.v"/>
      <outfile xil_pn:name="memoryCache.v"/>
      <outfile xil_pn:name="testControlUint.v"/>
      <outfile xil_pn:name="testExe.v"/>
      <outfile xil_pn:name="test_IF_ID.v"/>
    </transform>
    <transform xil_pn:end_ts="1546423169" xil_pn:in_ck="-8734123248146288724" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7887134005368131795" xil_pn:start_ts="1546423164">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPS_Test_beh.prj"/>
      <outfile xil_pn:name="MIPS_Test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1546424238" xil_pn:in_ck="-289828303206184268" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5019911954033012240" xil_pn:start_ts="1546424238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPS_Test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1543426502" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1543426502">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
