Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Sun Apr 14 19:44:31 2024
| Host             : DESKTOP-VKP0780 running 64-bit major release  (build 9200)
| Command          : report_power -file fir_filter_VIO_ILA_power_routed.rpt -pb fir_filter_VIO_ILA_power_summary_routed.pb -rpx fir_filter_VIO_ILA_power_routed.rpx
| Design           : fir_filter_VIO_ILA
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.285        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.193        |
| Device Static (W)        | 0.092        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 81.7         |
| Junction Temperature (C) | 28.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.024 |        7 |       --- |             --- |
| Slice Logic              |     0.029 |     9648 |       --- |             --- |
|   LUT as Logic           |     0.023 |     3245 |     17600 |           18.44 |
|   CARRY4                 |     0.004 |      599 |      4400 |           13.61 |
|   Register               |     0.002 |     4336 |     35200 |           12.32 |
|   LUT as Shift Register  |    <0.001 |      105 |      6000 |            1.75 |
|   F7/F8 Muxes            |    <0.001 |       11 |     17600 |            0.06 |
|   LUT as Distributed RAM |    <0.001 |       24 |      6000 |            0.40 |
|   Others                 |     0.000 |     1029 |       --- |             --- |
| Signals                  |     0.026 |     6270 |       --- |             --- |
| Block RAM                |     0.001 |        2 |        60 |            3.33 |
| MMCM                     |     0.106 |        1 |         2 |           50.00 |
| DSPs                     |     0.007 |       11 |        80 |           13.75 |
| I/O                      |    <0.001 |        1 |       100 |            1.00 |
| Static Power             |     0.092 |          |           |                 |
| Total                    |     0.285 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.092 |       0.088 |      0.004 |
| Vccaux    |       1.800 |     0.064 |       0.059 |      0.006 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_out1_clk_wiz_0                                                                         | your_instance_name/inst/clk_out1_clk_wiz_0                           |            10.0 |
| clk_out2_clk_wiz_0                                                                         | your_instance_name/inst/clk_out2_clk_wiz_0                           |            10.0 |
| clkfbout_clk_wiz_0                                                                         | your_instance_name/inst/clkfbout_clk_wiz_0                           |             8.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| your_instance_name/inst/clk_in1                                                            | clk_i_IBUF_BUFG                                                      |             8.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| fir_filter_VIO_ILA                                                                 |     0.193 |
|   dbg_hub                                                                          |     0.003 |
|     inst                                                                           |     0.003 |
|       BSCANID.u_xsdbm_id                                                           |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                       |     0.003 |
|           U_ICON_INTERFACE                                                         |     0.002 |
|             U_CMD1                                                                 |    <0.001 |
|             U_CMD2                                                                 |    <0.001 |
|             U_CMD3                                                                 |    <0.001 |
|             U_CMD4                                                                 |    <0.001 |
|             U_CMD5                                                                 |    <0.001 |
|             U_CMD6_RD                                                              |    <0.001 |
|               U_RD_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                        |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD6_WR                                                              |    <0.001 |
|               U_WR_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD7_CTL                                                             |    <0.001 |
|             U_CMD7_STAT                                                            |    <0.001 |
|             U_STATIC_STATUS                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|             U_RD_ABORT_FLAG                                                        |    <0.001 |
|             U_RD_REQ_FLAG                                                          |    <0.001 |
|             U_TIMER                                                                |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                       |    <0.001 |
|         CORE_XSDB.U_ICON                                                           |    <0.001 |
|           U_CMD                                                                    |    <0.001 |
|           U_STAT                                                                   |    <0.001 |
|           U_SYNC                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   fir_filter_inst                                                                  |     0.012 |
|   gen_sin_inst                                                                     |     0.059 |
|     cordic_inst_0                                                                  |     0.029 |
|       U0                                                                           |     0.029 |
|         i_synth                                                                    |     0.029 |
|           i_synth                                                                  |     0.029 |
|             gen_cordic.cordic_engine                                               |     0.026 |
|               gen_para_arch.gen_iteration[0].eng                                   |     0.001 |
|                 data_slice                                                         |    <0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[10].eng                                  |     0.002 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[11].eng                                  |     0.002 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[12].eng                                  |     0.002 |
|                 cntrl                                                              |    <0.001 |
|                   cntrl_vect_dly                                                   |    <0.001 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[13].eng                                  |     0.001 |
|                 cntrl                                                              |    <0.001 |
|                   cntrl_vect_dly                                                   |    <0.001 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[1].eng                                   |     0.002 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[2].eng                                   |     0.002 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[3].eng                                   |     0.002 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[4].eng                                   |     0.002 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[5].eng                                   |     0.002 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[6].eng                                   |     0.002 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[7].eng                                   |     0.002 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[8].eng                                   |     0.002 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[9].eng                                   |     0.002 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|             gen_cordic.input_stage                                                 |     0.002 |
|               gen_rotation.gen_rot_control.gen_nd_cr                               |    <0.001 |
|               gen_rotation.gen_rot_phase.gen_phase_1_4quad                         |    <0.001 |
|                 inst                                                               |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                     |    <0.001 |
|                     no_pipelining.the_addsub                                       |    <0.001 |
|                       i_lut6.i_lut6_addsub                                         |    <0.001 |
|                         i_q.i_simple.qreg                                          |    <0.001 |
|               gen_rotation.gen_rot_phase.gen_phase_2_4quad                         |    <0.001 |
|                 inst                                                               |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                     |    <0.001 |
|                     no_pipelining.the_addsub                                       |    <0.001 |
|                       i_lut6.i_lut6_addsub                                         |    <0.001 |
|                         i_q.i_simple.qreg                                          |    <0.001 |
|               gen_rotation.gen_rot_phase.gen_phase_3_4quad                         |    <0.001 |
|                 inst                                                               |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                     |    <0.001 |
|                     no_pipelining.the_addsub                                       |    <0.001 |
|                       i_lut6.i_lut6_addsub                                         |    <0.001 |
|                         i_q.i_simple.qreg                                          |    <0.001 |
|               gen_rotation.gen_rot_phase.gen_phase_4quad                           |    <0.001 |
|                 inst                                                               |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                     |    <0.001 |
|                     no_pipelining.the_addsub                                       |    <0.001 |
|                       i_lut6.i_lut6_addsub                                         |    <0.001 |
|                         i_q.i_simple.qreg                                          |    <0.001 |
|               gen_rotation.gen_rot_phase.gen_phase_cr                              |    <0.001 |
|               gen_rotation.gen_rot_phase.gen_phase_int_dly                         |    <0.001 |
|             gen_cordic.output_stage                                                |     0.001 |
|               gen_rotation.gen_rdy_cr                                              |    <0.001 |
|               gen_rotation.gen_rotate.gen_data_x_addsub                            |    <0.001 |
|                 inst                                                               |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                     |    <0.001 |
|                     no_pipelining.the_addsub                                       |    <0.001 |
|                       i_lut6.i_lut6_addsub                                         |    <0.001 |
|                         i_q.i_simple.qreg                                          |    <0.001 |
|               gen_rotation.gen_rotate.gen_data_y_addsub                            |    <0.001 |
|                 inst                                                               |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                     |    <0.001 |
|                     no_pipelining.the_addsub                                       |    <0.001 |
|                       i_lut6.i_lut6_addsub                                         |    <0.001 |
|                         i_q.i_simple.qreg                                          |    <0.001 |
|               gen_rotation.gen_rotate.gen_data_y_cr                                |    <0.001 |
|               gen_rotation.gen_rotate.gen_swap_x_y_reg                             |    <0.001 |
|               gen_y_out.round                                                      |    <0.001 |
|                 gen_truncate.gen_round_out                                         |    <0.001 |
|     cordic_inst_1                                                                  |     0.029 |
|       U0                                                                           |     0.029 |
|         i_synth                                                                    |     0.029 |
|           i_synth                                                                  |     0.029 |
|             gen_cordic.cordic_engine                                               |     0.026 |
|               gen_para_arch.gen_iteration[0].eng                                   |     0.001 |
|                 data_slice                                                         |    <0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[10].eng                                  |     0.002 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[11].eng                                  |     0.002 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[12].eng                                  |     0.002 |
|                 cntrl                                                              |    <0.001 |
|                   cntrl_vect_dly                                                   |    <0.001 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[13].eng                                  |     0.001 |
|                 cntrl                                                              |    <0.001 |
|                   cntrl_vect_dly                                                   |    <0.001 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[1].eng                                   |     0.002 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[2].eng                                   |     0.002 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[3].eng                                   |     0.002 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[4].eng                                   |     0.002 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[5].eng                                   |     0.002 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[6].eng                                   |     0.002 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[7].eng                                   |     0.002 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[8].eng                                   |     0.002 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|               gen_para_arch.gen_iteration[9].eng                                   |     0.002 |
|                 data_slice                                                         |     0.001 |
|                   x_plus_y_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                   y_plus_x_shift                                                   |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|                 phase_slice                                                        |    <0.001 |
|                   phase_plus_atan                                                  |    <0.001 |
|                     inst                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                 |    <0.001 |
|                         no_pipelining.the_addsub                                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                                     |    <0.001 |
|                             i_q.i_simple.qreg                                      |    <0.001 |
|             gen_cordic.input_stage                                                 |     0.001 |
|               gen_rotation.gen_rot_control.gen_nd_cr                               |    <0.001 |
|               gen_rotation.gen_rot_phase.gen_phase_1_4quad                         |    <0.001 |
|                 inst                                                               |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                     |    <0.001 |
|                     no_pipelining.the_addsub                                       |    <0.001 |
|                       i_lut6.i_lut6_addsub                                         |    <0.001 |
|                         i_q.i_simple.qreg                                          |    <0.001 |
|               gen_rotation.gen_rot_phase.gen_phase_2_4quad                         |    <0.001 |
|                 inst                                                               |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                     |    <0.001 |
|                     no_pipelining.the_addsub                                       |    <0.001 |
|                       i_lut6.i_lut6_addsub                                         |    <0.001 |
|                         i_q.i_simple.qreg                                          |    <0.001 |
|               gen_rotation.gen_rot_phase.gen_phase_3_4quad                         |    <0.001 |
|                 inst                                                               |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                     |    <0.001 |
|                     no_pipelining.the_addsub                                       |    <0.001 |
|                       i_lut6.i_lut6_addsub                                         |    <0.001 |
|                         i_q.i_simple.qreg                                          |    <0.001 |
|               gen_rotation.gen_rot_phase.gen_phase_4quad                           |    <0.001 |
|                 inst                                                               |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                     |    <0.001 |
|                     no_pipelining.the_addsub                                       |    <0.001 |
|                       i_lut6.i_lut6_addsub                                         |    <0.001 |
|                         i_q.i_simple.qreg                                          |    <0.001 |
|               gen_rotation.gen_rot_phase.gen_phase_cr                              |    <0.001 |
|               gen_rotation.gen_rot_phase.gen_phase_int_dly                         |    <0.001 |
|             gen_cordic.output_stage                                                |     0.001 |
|               gen_rotation.gen_rdy_cr                                              |    <0.001 |
|               gen_rotation.gen_rotate.gen_data_x_addsub                            |    <0.001 |
|                 inst                                                               |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                     |    <0.001 |
|                     no_pipelining.the_addsub                                       |    <0.001 |
|                       i_lut6.i_lut6_addsub                                         |    <0.001 |
|                         i_q.i_simple.qreg                                          |    <0.001 |
|               gen_rotation.gen_rotate.gen_data_y_addsub                            |    <0.001 |
|                 inst                                                               |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                     |    <0.001 |
|                     no_pipelining.the_addsub                                       |    <0.001 |
|                       i_lut6.i_lut6_addsub                                         |    <0.001 |
|                         i_q.i_simple.qreg                                          |    <0.001 |
|               gen_rotation.gen_rotate.gen_data_y_cr                                |    <0.001 |
|               gen_rotation.gen_rotate.gen_swap_x_y_reg                             |    <0.001 |
|               gen_y_out.round                                                      |    <0.001 |
|                 gen_truncate.gen_round_out                                         |    <0.001 |
|   ila_instance                                                                     |     0.010 |
|     U0                                                                             |     0.010 |
|       ila_core_inst                                                                |     0.010 |
|         ila_trace_memory_inst                                                      |     0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                 |     0.001 |
|             inst_blk_mem_gen                                                       |     0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                                 |     0.001 |
|                 valid.cstr                                                         |     0.001 |
|                   ramloop[0].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[1].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|         u_ila_cap_ctrl                                                             |     0.001 |
|           U_CDONE                                                                  |    <0.001 |
|           U_NS0                                                                    |    <0.001 |
|           U_NS1                                                                    |    <0.001 |
|           u_cap_addrgen                                                            |     0.001 |
|             U_CMPRESET                                                             |    <0.001 |
|             u_cap_sample_counter                                                   |    <0.001 |
|               U_SCE                                                                |    <0.001 |
|               U_SCMPCE                                                             |    <0.001 |
|               U_SCRST                                                              |    <0.001 |
|               u_scnt_cmp                                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|             u_cap_window_counter                                                   |    <0.001 |
|               U_WCE                                                                |    <0.001 |
|               U_WHCMPCE                                                            |    <0.001 |
|               U_WLCMPCE                                                            |    <0.001 |
|               u_wcnt_hcmp                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               u_wcnt_lcmp                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|         u_ila_regs                                                                 |     0.005 |
|           MU_SRL[0].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                     |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                     |    <0.001 |
|           U_XSDB_SLAVE                                                             |     0.002 |
|           reg_15                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_16                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_17                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_18                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_19                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_1a                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_6                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_7                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_8                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_80                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_81                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_82                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_83                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_84                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_85                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_887                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_88d                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_890                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_9                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_srl_fff                                                              |    <0.001 |
|           reg_stream_ffd                                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_stream_ffe                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|         u_ila_reset_ctrl                                                           |    <0.001 |
|           arm_detection_inst                                                       |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                               |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                              |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                              |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                             |    <0.001 |
|           halt_detection_inst                                                      |    <0.001 |
|         u_trig                                                                     |     0.001 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           U_TM                                                                     |    <0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|         xsdb_memory_read_inst                                                      |    <0.001 |
|   vio_inst                                                                         |     0.002 |
|     inst                                                                           |     0.002 |
|       DECODER_INST                                                                 |    <0.001 |
|       PROBE_OUT_ALL_INST                                                           |    <0.001 |
|         G_PROBE_OUT[0].PROBE_OUT0_INST                                             |    <0.001 |
|         G_PROBE_OUT[1].PROBE_OUT0_INST                                             |    <0.001 |
|       U_XSDB_SLAVE                                                                 |     0.001 |
|   your_instance_name                                                               |     0.107 |
|     inst                                                                           |     0.107 |
+------------------------------------------------------------------------------------+-----------+


