TRACE::2022-05-18.15:43:25::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:25::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:25::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:25::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:25::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-18.15:43:38::SCWPlatform::Opened new HwDB with name logicanalyze_0
TRACE::2022-05-18.15:43:38::SCWWriter::formatted JSON is {
	"platformName":	"logicanalyze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"logicanalyze",
	"platHandOff":	"E:/Xilinx/vitis_talia/MFSK/logicanalyze.xsa",
	"platIntHandOff":	"<platformDir>/hw/logicanalyze.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-05-18.15:43:38::SCWWriter::formatted JSON is {
	"platformName":	"logicanalyze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"logicanalyze",
	"platHandOff":	"E:/Xilinx/vitis_talia/MFSK/logicanalyze.xsa",
	"platIntHandOff":	"<platformDir>/hw/logicanalyze.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"logicanalyze",
	"systems":	[{
			"systemName":	"logicanalyze",
			"systemDesc":	"logicanalyze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"logicanalyze"
		}]
}
TRACE::2022-05-18.15:43:38::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-05-18.15:43:38::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2022-05-18.15:43:38::SCWWriter::formatted JSON is {
	"platformName":	"logicanalyze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"logicanalyze",
	"platHandOff":	"E:/Xilinx/vitis_talia/MFSK/logicanalyze.xsa",
	"platIntHandOff":	"<platformDir>/hw/logicanalyze.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"logicanalyze",
	"systems":	[{
			"systemName":	"logicanalyze",
			"systemDesc":	"logicanalyze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"logicanalyze"
		}]
}
TRACE::2022-05-18.15:43:38::SCWWriter::formatted JSON is {
	"platformName":	"logicanalyze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"logicanalyze",
	"platHandOff":	"E:/Xilinx/vitis_talia/MFSK/logicanalyze.xsa",
	"platIntHandOff":	"<platformDir>/hw/logicanalyze.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"logicanalyze",
	"systems":	[{
			"systemName":	"logicanalyze",
			"systemDesc":	"logicanalyze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"logicanalyze"
		}]
}
TRACE::2022-05-18.15:43:38::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:38::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:38::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:38::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:38::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:38::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:38::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:39::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:39::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:39::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:39::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:39::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:39::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:39::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:39::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-18.15:43:39::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:39::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:39::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:39::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:39::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:39::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:39::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:39::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:39::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:39::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:39::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:39::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:39::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:39::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:39::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:39::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:39::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:39::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:39::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:39::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:39::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:39::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-18.15:43:39::SCWMssOS::No sw design opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:39::SCWMssOS::mss does not exists at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:39::SCWMssOS::Creating sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:39::SCWMssOS::Adding the swdes entry, created swdb E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:39::SCWMssOS::updating the scw layer changes to swdes at   E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:39::SCWMssOS::Writing mss at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:39::SCWMssOS::Completed writing the mss file at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-05-18.15:43:39::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-05-18.15:43:39::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-05-18.15:43:39::SCWMssOS::Completed writing the mss file at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-05-18.15:43:39::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-05-18.15:43:40::SCWMssOS::Saving the mss changes E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-05-18.15:43:40::SCWMssOS::Writing the mss file completed E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:40::SCWMssOS::Commit changes completed.
TRACE::2022-05-18.15:43:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:40::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:40::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:40::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:40::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:40::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:40::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:40::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:43:40::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:40::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:40::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:40::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:40::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:40::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:40::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:40::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:43:40::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:40::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:40::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:40::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:40::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:40::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:40::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:40::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:43:40::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:40::SCWWriter::formatted JSON is {
	"platformName":	"logicanalyze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"logicanalyze",
	"platHandOff":	"E:/Xilinx/vitis_talia/MFSK/logicanalyze.xsa",
	"platIntHandOff":	"<platformDir>/hw/logicanalyze.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"logicanalyze",
	"systems":	[{
			"systemName":	"logicanalyze",
			"systemDesc":	"logicanalyze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"logicanalyze",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"48d1566275e3b69cd8ca8baf04749e52",
					"compatibleApp":	"peripheral_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-05-18.15:43:40::SCWPlatform::Started generating the artifacts platform logicanalyze
TRACE::2022-05-18.15:43:40::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-18.15:43:40::SCWPlatform::Started generating the artifacts for system configuration logicanalyze
LOG::2022-05-18.15:43:40::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-05-18.15:43:40::SCWSystem::Not a boot domain 
LOG::2022-05-18.15:43:40::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-05-18.15:43:40::SCWDomain::Generating domain artifcats
TRACE::2022-05-18.15:43:40::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-18.15:43:40::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-18.15:43:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:40::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:40::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:40::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:40::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:40::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:40::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:40::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:43:40::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:40::SCWMssOS::Completed writing the mss file at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-05-18.15:43:40::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-18.15:43:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-18.15:43:40::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2022-05-18.15:43:40::SCWMssOS::skipping the bsp build ... 
TRACE::2022-05-18.15:43:40::SCWMssOS::Copying to export directory.
TRACE::2022-05-18.15:43:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-18.15:43:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-18.15:43:41::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-05-18.15:43:41::SCWSystem::Completed Processing the sysconfig logicanalyze
LOG::2022-05-18.15:43:41::SCWPlatform::Completed generating the artifacts for system configuration logicanalyze
TRACE::2022-05-18.15:43:41::SCWPlatform::Started preparing the platform 
TRACE::2022-05-18.15:43:41::SCWSystem::Writing the bif file for system config logicanalyze
TRACE::2022-05-18.15:43:41::SCWSystem::dir created 
TRACE::2022-05-18.15:43:41::SCWSystem::Writing the bif 
TRACE::2022-05-18.15:43:41::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-18.15:43:41::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-18.15:43:41::SCWPlatform::Completed generating the platform
TRACE::2022-05-18.15:43:41::SCWMssOS::Saving the mss changes E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-18.15:43:41::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-18.15:43:41::SCWMssOS::Commit changes completed.
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:41::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:41::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:43:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:41::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:41::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:43:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:41::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:41::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:43:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWWriter::formatted JSON is {
	"platformName":	"logicanalyze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"logicanalyze",
	"platHandOff":	"E:/Xilinx/vitis_talia/MFSK/logicanalyze.xsa",
	"platIntHandOff":	"<platformDir>/hw/logicanalyze.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"logicanalyze",
	"systems":	[{
			"systemName":	"logicanalyze",
			"systemDesc":	"logicanalyze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"logicanalyze",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"48d1566275e3b69cd8ca8baf04749e52",
					"compatibleApp":	"peripheral_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-18.15:43:41::SCWPlatform::updated the xpfm file.
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:41::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:41::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:43:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::Saving the mss changes E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-18.15:43:41::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-18.15:43:41::SCWMssOS::Commit changes completed.
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:41::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:41::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:43:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:41::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:41::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:43:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:41::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:41::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:43:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWWriter::formatted JSON is {
	"platformName":	"logicanalyze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"logicanalyze",
	"platHandOff":	"E:/Xilinx/vitis_talia/MFSK/logicanalyze.xsa",
	"platIntHandOff":	"<platformDir>/hw/logicanalyze.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"logicanalyze",
	"systems":	[{
			"systemName":	"logicanalyze",
			"systemDesc":	"logicanalyze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"logicanalyze",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"48d1566275e3b69cd8ca8baf04749e52",
					"compatibleApp":	"peripheral_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:41::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:41::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:43:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:41::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:41::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:43:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::Saving the mss changes E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-18.15:43:41::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-18.15:43:41::SCWMssOS::Commit changes completed.
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:41::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:41::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:43:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:41::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:41::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:43:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:41::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:41::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:43:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWWriter::formatted JSON is {
	"platformName":	"logicanalyze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"logicanalyze",
	"platHandOff":	"E:/Xilinx/vitis_talia/MFSK/logicanalyze.xsa",
	"platIntHandOff":	"<platformDir>/hw/logicanalyze.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"logicanalyze",
	"systems":	[{
			"systemName":	"logicanalyze",
			"systemDesc":	"logicanalyze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"logicanalyze",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"48d1566275e3b69cd8ca8baf04749e52",
					"compatibleApp":	"peripheral_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-05-18.15:43:41::SCWPlatform::Started generating the artifacts platform logicanalyze
TRACE::2022-05-18.15:43:41::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-18.15:43:41::SCWPlatform::Started generating the artifacts for system configuration logicanalyze
LOG::2022-05-18.15:43:41::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-05-18.15:43:41::SCWDomain::Generating domain artifcats
TRACE::2022-05-18.15:43:41::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-18.15:43:41::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:41::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:41::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:43:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::Completed writing the mss file at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-05-18.15:43:41::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-18.15:43:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-18.15:43:41::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2022-05-18.15:43:41::SCWMssOS::skipping the bsp build ... 
TRACE::2022-05-18.15:43:41::SCWMssOS::Copying to export directory.
TRACE::2022-05-18.15:43:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-18.15:43:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-18.15:43:41::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-05-18.15:43:41::SCWSystem::Completed Processing the sysconfig logicanalyze
LOG::2022-05-18.15:43:41::SCWPlatform::Completed generating the artifacts for system configuration logicanalyze
TRACE::2022-05-18.15:43:41::SCWPlatform::Started preparing the platform 
TRACE::2022-05-18.15:43:41::SCWSystem::Writing the bif file for system config logicanalyze
TRACE::2022-05-18.15:43:41::SCWSystem::dir created 
TRACE::2022-05-18.15:43:41::SCWSystem::Writing the bif 
TRACE::2022-05-18.15:43:41::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-18.15:43:41::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-18.15:43:41::SCWPlatform::Completed generating the platform
TRACE::2022-05-18.15:43:41::SCWMssOS::Saving the mss changes E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-18.15:43:41::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-18.15:43:41::SCWMssOS::Commit changes completed.
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:41::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:41::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:43:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:41::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:41::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:43:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:43:41::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:43:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:43:41::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:43:41::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:43:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:43:41::SCWWriter::formatted JSON is {
	"platformName":	"logicanalyze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"logicanalyze",
	"platHandOff":	"E:/Xilinx/vitis_talia/MFSK/logicanalyze.xsa",
	"platIntHandOff":	"<platformDir>/hw/logicanalyze.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"logicanalyze",
	"systems":	[{
			"systemName":	"logicanalyze",
			"systemDesc":	"logicanalyze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"logicanalyze",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"48d1566275e3b69cd8ca8baf04749e52",
					"compatibleApp":	"peripheral_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-18.15:43:41::SCWPlatform::updated the xpfm file.
LOG::2022-05-18.15:48:07::SCWPlatform::Started generating the artifacts platform logicanalyze
TRACE::2022-05-18.15:48:07::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-18.15:48:07::SCWPlatform::Started generating the artifacts for system configuration logicanalyze
LOG::2022-05-18.15:48:07::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-05-18.15:48:07::SCWSystem::Not a boot domain 
LOG::2022-05-18.15:48:07::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-05-18.15:48:07::SCWDomain::Generating domain artifcats
TRACE::2022-05-18.15:48:07::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-18.15:48:07::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-18.15:48:07::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:48:07::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:48:07::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:48:07::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:48:07::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:48:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:48:07::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:48:07::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:48:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:48:07::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:48:07::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:48:07::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:48:07::SCWMssOS::Completed writing the mss file at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-05-18.15:48:07::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:48:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-18.15:48:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-18.15:48:07::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2022-05-18.15:48:07::SCWMssOS::doing bsp build ... 
TRACE::2022-05-18.15:48:07::SCWMssOS::System Command Ran  E: & cd  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2022-05-18.15:48:07::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-05-18.15:48:08::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-05-18.15:48:08::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-05-18.15:48:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_7/src"

TRACE::2022-05-18.15:48:08::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-05-18.15:48:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-05-18.15:48:08::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-18.15:48:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_14/src"

TRACE::2022-05-18.15:48:08::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_14/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-05-18.15:48:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-05-18.15:48:08::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-18.15:48:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_8/src"

TRACE::2022-05-18.15:48:08::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-05-18.15:48:08::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-05-18.15:48:08::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-18.15:48:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-18.15:48:08::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-05-18.15:48:08::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-05-18.15:48:08::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-18.15:48:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_7/src"

TRACE::2022-05-18.15:48:08::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-05-18.15:48:08::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-05-18.15:48:08::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-18.15:48:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_14/src"

TRACE::2022-05-18.15:48:08::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_14/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-05-18.15:48:08::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-05-18.15:48:08::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-18.15:48:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_8/src"

TRACE::2022-05-18.15:48:08::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-05-18.15:48:08::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-05-18.15:48:08::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-18.15:48:08::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_6/src"

TRACE::2022-05-18.15:48:08::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-05-18.15:48:08::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-05-18.15:48:08::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-05-18.15:48:10::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2022-05-18.15:48:10::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-05-18.15:48:10::SCWMssOS::make --no-print-directory archive

TRACE::2022-05-18.15:48:10::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/microblaze_disable_exceptions.o microbla
TRACE::2022-05-18.15:48:10::SCWMssOS::ze_0/lib/print.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze
TRACE::2022-05-18.15:48:10::SCWMssOS::_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_
TRACE::2022-05-18.15:48:10::SCWMssOS::0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/li
TRACE::2022-05-18.15:48:10::SCWMssOS::b/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_inv
TRACE::2022-05-18.15:48:10::SCWMssOS::alidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze
TRACE::2022-05-18.15:48:10::SCWMssOS::_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microbl
TRACE::2022-05-18.15:48:10::SCWMssOS::aze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/
TRACE::2022-05-18.15:48:10::SCWMssOS::xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/outbyte.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invali
TRACE::2022-05-18.15:48:10::SCWMssOS::date_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/hw_
TRACE::2022-05-18.15:48:10::SCWMssOS::exception_handler.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/xil_testcache.o
TRACE::2022-05-18.15:48:10::SCWMssOS:: microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_enable_exception
TRACE::2022-05-18.15:48:10::SCWMssOS::s.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_range.o 
TRACE::2022-05-18.15:48:10::SCWMssOS::microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microb
TRACE::2022-05-18.15:48:10::SCWMssOS::laze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgp
TRACE::2022-05-18.15:48:10::SCWMssOS::io.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_flush_dcache.o micr
TRACE::2022-05-18.15:48:10::SCWMssOS::oblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpi
TRACE::2022-05-18.15:48:10::SCWMssOS::o_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/fcntl.o 
TRACE::2022-05-18.15:48:10::SCWMssOS::microblaze_0/lib/xgpio_selftest.o

TRACE::2022-05-18.15:48:11::SCWMssOS::'Finished building libraries'

TRACE::2022-05-18.15:48:11::SCWMssOS::Copying to export directory.
TRACE::2022-05-18.15:48:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-18.15:48:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-18.15:48:11::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-05-18.15:48:11::SCWSystem::Completed Processing the sysconfig logicanalyze
LOG::2022-05-18.15:48:11::SCWPlatform::Completed generating the artifacts for system configuration logicanalyze
TRACE::2022-05-18.15:48:11::SCWPlatform::Started preparing the platform 
TRACE::2022-05-18.15:48:11::SCWSystem::Writing the bif file for system config logicanalyze
TRACE::2022-05-18.15:48:11::SCWSystem::dir created 
TRACE::2022-05-18.15:48:11::SCWSystem::Writing the bif 
TRACE::2022-05-18.15:48:11::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-18.15:48:11::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-18.15:48:11::SCWPlatform::Completed generating the platform
TRACE::2022-05-18.15:48:11::SCWMssOS::Saving the mss changes E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:48:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-18.15:48:11::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-18.15:48:11::SCWMssOS::Commit changes completed.
TRACE::2022-05-18.15:48:11::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:48:11::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:48:11::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:48:11::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:48:11::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:48:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:48:11::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:48:11::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:48:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:48:11::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:48:11::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:48:11::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:48:11::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:48:11::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:48:11::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:48:11::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:48:11::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:48:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:48:11::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:48:11::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:48:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:48:11::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:48:11::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:48:11::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:48:11::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:48:11::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:48:11::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:48:11::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:48:11::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:48:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:48:11::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:48:11::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:48:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:48:11::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:48:11::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:48:11::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:48:11::SCWWriter::formatted JSON is {
	"platformName":	"logicanalyze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"logicanalyze",
	"platHandOff":	"E:/Xilinx/vitis_talia/MFSK/logicanalyze.xsa",
	"platIntHandOff":	"<platformDir>/hw/logicanalyze.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"logicanalyze",
	"systems":	[{
			"systemName":	"logicanalyze",
			"systemDesc":	"logicanalyze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"logicanalyze",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"48d1566275e3b69cd8ca8baf04749e52",
					"compatibleApp":	"peripheral_tests",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-18.15:48:11::SCWPlatform::updated the xpfm file.
TRACE::2022-05-18.15:48:11::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:48:11::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:48:11::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:48:11::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw
TRACE::2022-05-18.15:48:11::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-05-18.15:48:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-18.15:48:11::SCWPlatform::Trying to set the existing hwdb with name logicanalyze_0
TRACE::2022-05-18.15:48:11::SCWPlatform::Opened existing hwdb logicanalyze_0
TRACE::2022-05-18.15:48:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-18.15:48:11::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-05-18.15:48:11::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-05-18.15:48:11::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-08-10.23:15:51::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:51::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:51::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:51::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw
TRACE::2022-08-10.23:15:51::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-08-10.23:15:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-08-10.23:15:56::SCWPlatform::Opened new HwDB with name logicanalyze
TRACE::2022-08-10.23:15:56::SCWReader::Active system found as  logicanalyze
TRACE::2022-08-10.23:15:56::SCWReader::Handling sysconfig logicanalyze
TRACE::2022-08-10.23:15:56::SCWDomain::checking for install qemu data   : 
TRACE::2022-08-10.23:15:56::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw
TRACE::2022-08-10.23:15:56::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-08-10.23:15:56::SCWPlatform::Trying to set the existing hwdb with name logicanalyze
TRACE::2022-08-10.23:15:56::SCWPlatform::Opened existing hwdb logicanalyze
TRACE::2022-08-10.23:15:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-10.23:15:56::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw
TRACE::2022-08-10.23:15:56::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-08-10.23:15:56::SCWPlatform::Trying to set the existing hwdb with name logicanalyze
TRACE::2022-08-10.23:15:56::SCWPlatform::Opened existing hwdb logicanalyze
TRACE::2022-08-10.23:15:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-10.23:15:56::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw
TRACE::2022-08-10.23:15:56::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-08-10.23:15:56::SCWPlatform::Trying to set the existing hwdb with name logicanalyze
TRACE::2022-08-10.23:15:56::SCWPlatform::Opened existing hwdb logicanalyze
TRACE::2022-08-10.23:15:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-10.23:15:56::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw
TRACE::2022-08-10.23:15:56::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-08-10.23:15:56::SCWPlatform::Trying to set the existing hwdb with name logicanalyze
TRACE::2022-08-10.23:15:56::SCWPlatform::Opened existing hwdb logicanalyze
TRACE::2022-08-10.23:15:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-10.23:15:56::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-08-10.23:15:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-08-10.23:15:56::SCWMssOS::No sw design opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-08-10.23:15:56::SCWMssOS::mss exists loading the mss file  E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-08-10.23:15:56::SCWMssOS::Opened the sw design from mss  E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-08-10.23:15:56::SCWMssOS::Adding the swdes entry E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2022-08-10.23:15:56::SCWMssOS::updating the scw layer about changes
TRACE::2022-08-10.23:15:56::SCWMssOS::Opened the sw design.  E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-08-10.23:15:56::SCWMssOS::Saving the mss changes E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-08-10.23:15:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-10.23:15:56::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-10.23:15:56::SCWMssOS::Commit changes completed.
TRACE::2022-08-10.23:15:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-08-10.23:15:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-08-10.23:15:56::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw
TRACE::2022-08-10.23:15:56::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-08-10.23:15:56::SCWPlatform::Trying to set the existing hwdb with name logicanalyze
TRACE::2022-08-10.23:15:56::SCWPlatform::Opened existing hwdb logicanalyze
TRACE::2022-08-10.23:15:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-10.23:15:56::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-08-10.23:15:56::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-08-10.23:15:56::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-08-10.23:15:56::SCWReader::No isolation master present  
LOG::2022-08-10.23:15:56::SCWPlatform::Started generating the artifacts platform logicanalyze
TRACE::2022-08-10.23:15:56::SCWPlatform::Sanity checking of platform is completed
LOG::2022-08-10.23:15:56::SCWPlatform::Started generating the artifacts for system configuration logicanalyze
LOG::2022-08-10.23:15:56::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2022-08-10.23:15:56::SCWSystem::Not a boot domain 
LOG::2022-08-10.23:15:56::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2022-08-10.23:15:56::SCWDomain::Generating domain artifcats
TRACE::2022-08-10.23:15:56::SCWMssOS::Generating standalone artifcats
TRACE::2022-08-10.23:15:56::SCWMssOS:: Copying the user libraries. 
TRACE::2022-08-10.23:15:56::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw
TRACE::2022-08-10.23:15:56::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-08-10.23:15:56::SCWPlatform::Trying to set the existing hwdb with name logicanalyze
TRACE::2022-08-10.23:15:56::SCWPlatform::Opened existing hwdb logicanalyze
TRACE::2022-08-10.23:15:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-10.23:15:56::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-08-10.23:15:56::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-08-10.23:15:56::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-08-10.23:15:56::SCWMssOS::Completed writing the mss file at E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/microblaze_0/standalone_microblaze_0/bsp
TRACE::2022-08-10.23:15:56::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-08-10.23:15:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-08-10.23:15:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-08-10.23:15:56::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2022-08-10.23:15:56::SCWMssOS::doing bsp build ... 
TRACE::2022-08-10.23:15:56::SCWMssOS::System Command Ran  E: & cd  E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2022-08-10.23:15:56::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-08-10.23:15:56::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-08-10.23:15:56::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-08-10.23:15:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_7/src"

TRACE::2022-08-10.23:15:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-08-10.23:15:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-08-10.23:15:56::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-10.23:15:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_14/src"

TRACE::2022-08-10.23:15:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_14/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-08-10.23:15:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-08-10.23:15:56::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-10.23:15:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_8/src"

TRACE::2022-08-10.23:15:56::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-08-10.23:15:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-08-10.23:15:56::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-10.23:15:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_6/src"

TRACE::2022-08-10.23:15:56::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-08-10.23:15:56::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-08-10.23:15:56::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-10.23:15:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_7/src"

TRACE::2022-08-10.23:15:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-08-10.23:15:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-08-10.23:15:56::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-10.23:15:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_14/src"

TRACE::2022-08-10.23:15:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_14/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-08-10.23:15:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-08-10.23:15:56::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-10.23:15:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_8/src"

TRACE::2022-08-10.23:15:56::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-08-10.23:15:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-08-10.23:15:56::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-10.23:15:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_6/src"

TRACE::2022-08-10.23:15:56::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-08-10.23:15:56::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-08-10.23:15:56::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-08-10.23:15:57::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-08-10.23:15:57::SCWMssOS::make --no-print-directory archive

TRACE::2022-08-10.23:15:57::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/microblaze_disable_exceptions.o microbla
TRACE::2022-08-10.23:15:57::SCWMssOS::ze_0/lib/print.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaze_disable_dcache.o microblaze
TRACE::2022-08-10.23:15:57::SCWMssOS::_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_
TRACE::2022-08-10.23:15:57::SCWMssOS::0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/li
TRACE::2022-08-10.23:15:57::SCWMssOS::b/microblaze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_inv
TRACE::2022-08-10.23:15:57::SCWMssOS::alidate_dcache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze
TRACE::2022-08-10.23:15:57::SCWMssOS::_interrupt_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microbl
TRACE::2022-08-10.23:15:57::SCWMssOS::aze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/
TRACE::2022-08-10.23:15:57::SCWMssOS::xil_printf.o microblaze_0/lib/xio.o microblaze_0/lib/outbyte.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib
TRACE::2022-08-10.23:15:57::SCWMssOS::/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microbla
TRACE::2022-08-10.23:15:57::SCWMssOS::ze_0/lib/microblaze_sleep.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_
TRACE::2022-08-10.23:15:57::SCWMssOS::update_dcache.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_interrupts_
TRACE::2022-08-10.23:15:57::SCWMssOS::g.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o microblaze_0/lib/microblaze_invalidate_icache_range.o 
TRACE::2022-08-10.23:15:57::SCWMssOS::microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/errno.o microb
TRACE::2022-08-10.23:15:57::SCWMssOS::laze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgp
TRACE::2022-08-10.23:15:57::SCWMssOS::io.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/microblaze_flush_dcache.o micr
TRACE::2022-08-10.23:15:57::SCWMssOS::oblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpi
TRACE::2022-08-10.23:15:57::SCWMssOS::o_extra.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/fcntl.o 
TRACE::2022-08-10.23:15:57::SCWMssOS::microblaze_0/lib/xgpio_selftest.o

TRACE::2022-08-10.23:15:57::SCWMssOS::'Finished building libraries'

TRACE::2022-08-10.23:15:57::SCWMssOS::Copying to export directory.
TRACE::2022-08-10.23:15:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-08-10.23:15:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-08-10.23:15:57::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2022-08-10.23:15:57::SCWSystem::Completed Processing the sysconfig logicanalyze
LOG::2022-08-10.23:15:57::SCWPlatform::Completed generating the artifacts for system configuration logicanalyze
TRACE::2022-08-10.23:15:57::SCWPlatform::Started preparing the platform 
TRACE::2022-08-10.23:15:57::SCWSystem::Writing the bif file for system config logicanalyze
TRACE::2022-08-10.23:15:57::SCWSystem::dir created 
TRACE::2022-08-10.23:15:57::SCWSystem::Writing the bif 
TRACE::2022-08-10.23:15:57::SCWPlatform::Started writing the spfm file 
TRACE::2022-08-10.23:15:57::SCWPlatform::Started writing the xpfm file 
TRACE::2022-08-10.23:15:57::SCWPlatform::Completed generating the platform
TRACE::2022-08-10.23:15:57::SCWMssOS::Saving the mss changes E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-08-10.23:15:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-08-10.23:15:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-08-10.23:15:57::SCWMssOS::Commit changes completed.
TRACE::2022-08-10.23:15:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:57::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:57::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:57::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw
TRACE::2022-08-10.23:15:57::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-08-10.23:15:57::SCWPlatform::Trying to set the existing hwdb with name logicanalyze
TRACE::2022-08-10.23:15:57::SCWPlatform::Opened existing hwdb logicanalyze
TRACE::2022-08-10.23:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-10.23:15:57::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-08-10.23:15:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-08-10.23:15:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-08-10.23:15:57::SCWWriter::formatted JSON is {
	"platformName":	"logicanalyze",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"logicanalyze",
	"platHandOff":	"E:/Xilinx/vitis_talia/MFSK/logicanalyze.xsa",
	"platIntHandOff":	"<platformDir>/hw/logicanalyze.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"logicanalyze",
	"systems":	[{
			"systemName":	"logicanalyze",
			"systemDesc":	"logicanalyze",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"logicanalyze",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"48d1566275e3b69cd8ca8baf04749e52",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-08-10.23:15:57::SCWPlatform::updated the xpfm file.
TRACE::2022-08-10.23:15:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:57::SCWPlatform::DSA given E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:57::SCWPlatform::DSA absoulate path E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:57::SCWPlatform::DSA directory E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw
TRACE::2022-08-10.23:15:57::SCWPlatform:: Platform Path E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/hw/logicanalyze.xsa
TRACE::2022-08-10.23:15:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-08-10.23:15:57::SCWPlatform::Trying to set the existing hwdb with name logicanalyze
TRACE::2022-08-10.23:15:57::SCWPlatform::Opened existing hwdb logicanalyze
TRACE::2022-08-10.23:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-08-10.23:15:57::SCWMssOS::Checking the sw design at  E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2022-08-10.23:15:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2022-08-10.23:15:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/vitis_talia/MFSK/test_miguel_bye/logicanalyze/microblaze_0/standalone_microblaze_0/bsp/system.mss
