Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to M:/MASTER/COMPET/Trigger/HW/HDL/top_10/top/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.63 secs
 
--> Parameter xsthdpdir set to M:/MASTER/COMPET/Trigger/HW/HDL/top_10/top/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.64 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc5vfx30t-1-ff665

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : off
Reduce Control Sets                : off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : top.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/Shared/constants.vhd" in Library work.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/COUNTER_6B_LUT_FIFO_MODE.vhd" in Library work.
Architecture behavioral of Entity counter_6b_lut_fifo_mode is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/COUNTER_11B_EN_TRANS.vhd" in Library work.
Architecture behavioral of Entity counter_11b_en_trans is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/Shared/components.vhd" in Library work.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/Shared/functions.vhd" in Library work.
Architecture functions of Entity functions is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/PACKET_RECEIVER_FSM.vhd" in Library work.
Architecture behavioral of Entity packet_receiver_fsm is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/REG_8b_wren.vhd" in Library work.
Architecture behavioral of Entity reg_8b_wren is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/COUNTER_11B_EN_RECEIV.vhd" in Library work.
Architecture behavioral of Entity counter_11b_en_receiv is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/TARGET_EOF.vhd" in Library work.
Architecture behavioral of Entity target_eof is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/REG_16B_WREN.vhd" in Library work.
Architecture behavioral of Entity reg_16b_wren is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4_LUT_INDEXER.vhd" in Library work.
Architecture behavioral of Entity ipv4_lut_indexer is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/OVERRIDE_LUT_CONTROL.vhd" in Library work.
Architecture behavioral of Entity override_lut_control is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/ALLOW_ZERO_UDP_CHECKSUM.vhd" in Library work.
Architecture behavioral of Entity allow_zero_udp_checksum is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/ENABLE_USER_DATA_TRANSMISSION.vhd" in Library work.
Architecture behavioral of Entity enable_user_data_transmission is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" in Library work.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 131. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 135. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 138. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 141. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 144. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 147. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 152. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 155. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 158. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 161. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 164. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 167. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 172. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 174. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 177. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 179. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 192. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 196. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 209. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 212. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 217. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 220. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 232. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 237. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 249. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 253. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 259. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 262. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 272. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 276. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 286. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 290. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 299. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 303. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 313. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 321. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 326. Choice to_unsigned is not a locally static expression.
WARNING:HDLParsers:817 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" Line 330. Choice to_unsigned is not a locally static expression.
Architecture behavioral of Entity ipv4writeudpheader is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/client/fifo/tx_client_fifo_8.vhd" in Library work.
Architecture rtl of Entity tx_client_fifo_8 is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/client/fifo/rx_client_fifo_8.vhd" in Library work.
Architecture rtl of Entity rx_client_fifo_8 is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/physical/gmii_if.vhd" in Library work.
Architecture phy_if of Entity gmii_if is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5.vhd" in Library work.
Architecture wrapper of Entity v5_emac_v1_5 is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/Sync_Trigger/edge_detector.vhd" in Library work.
Architecture behave of Entity edge_detector is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4_PACKET_TRANSMITTER.vhd" in Library work.
Architecture behavioral of Entity ipv4_packet_transmitter is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/IPv4_PACKET_RECEIVER.vhd" in Library work.
Architecture behavioral of Entity ipv4_packet_receiver is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_block.vhd" in Library work.
Architecture top_level of Entity v5_emac_v1_5_block is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/client/fifo/eth_fifo_8.vhd" in Library work.
Architecture rtl of Entity eth_fifo_8 is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_locallink.vhd" in Library work.
Architecture top_level of Entity v5_emac_v1_5_locallink is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/UDP_IP_Core.vhd" in Library work.
Architecture behavioral of Entity udp_ip_core is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/rate_counter/rate_counter.vhd" in Library work.
Architecture behave of Entity rate_counter is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/rate_counter/fifo/fifo_generator_v4_4.vhd" in Library work.
Architecture fifo_generator_v4_4_a of Entity fifo_generator_v4_4 is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/CRU/COREgen/PLL_core.vhd" in Library work.
Architecture behavioral of Entity pll_core is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/Shared/a2s.vhd" in Library work.
Architecture rtl of Entity a2s is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/CRU/CRU.vhd" in Library work.
Architecture behavioral of Entity cru is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/Sync_Trigger/Sync_trigger.vhd" in Library work.
Entity <sync_trigger> compiled.
WARNING:HDLParsers:3350 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/Sync_Trigger/Sync_trigger.vhd" Line 97. Null range: 1 downto 2
WARNING:HDLParsers:3350 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/Sync_Trigger/Sync_trigger.vhd" Line 101. Null range: 1 downto 2
Entity <sync_trigger> (Architecture <behavioral>) compiled.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.vhd" in Library work.
Entity <v5_emac_v1_5_example_design> compiled.
Entity <v5_emac_v1_5_example_design> (Architecture <top_level>) compiled.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/top/top.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CRU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sync_trigger> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <v5_emac_v1_5_example_design> in library <work> (architecture <top_level>).

Analyzing hierarchy for entity <PLL_core> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <a2s> in library <work> (architecture <rtl>) with generics.
	depth = 2

Analyzing hierarchy for entity <edge_detector> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <v5_emac_v1_5_locallink> in library <work> (architecture <top_level>).

Analyzing hierarchy for entity <UDP_IP_Core> in library <work> (architecture <behavioral>) with generics.
	DestIP = "11000000101010000000000101000000"
	DestMAC = "000000001100000010011111101111110011001110110000"
	DestPort = "0101010101010100"
	SrcPort = "0101010101010101"

Analyzing hierarchy for entity <rate_counter> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <v5_emac_v1_5_block> in library <work> (architecture <top_level>).

Analyzing hierarchy for entity <eth_fifo_8> in library <work> (architecture <rtl>) with generics.
	FULL_DUPLEX_ONLY = false

Analyzing hierarchy for entity <IPV4_PACKET_TRANSMITTER> in library <work> (architecture <behavioral>) with generics.
	DestIP = "11000000101010000000000101000000"
	DestMAC = "000000001100000010011111101111110011001110110000"
	DestPort = "0101010101010100"
	SrcPort = "0101010101010101"

Analyzing hierarchy for entity <IPv4_PACKET_RECEIVER> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <edge_detector> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <gmii_if> in library <work> (architecture <phy_if>).

Analyzing hierarchy for entity <v5_emac_v1_5> in library <work> (architecture <wrapper>).

Analyzing hierarchy for entity <tx_client_fifo_8> in library <work> (architecture <rtl>) with generics.
	FULL_DUPLEX_ONLY = false

Analyzing hierarchy for entity <rx_client_fifo_8> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <TARGET_EOF> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <REG_16B_WREN> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IPV4_LUT_INDEXER> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OVERRIDE_LUT_CONTROL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALLOW_ZERO_UDP_CHECKSUM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ENABLE_USER_DATA_TRANSMISSION> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IPV4WriteUDPHeader> in library <work> (architecture <Behavioral>) with generics.
	DestIP = "11000000101010000000000101000000"
	DestMAC = "000000001100000010011111101111110011001110110000"
	DestPort = "0101010101010100"
	SrcPort = "0101010101010101"

Analyzing hierarchy for entity <PACKET_RECEIVER_FSM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <REG_8b_wren> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <COUNTER_11B_EN_RECEIV> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <COUNTER_11B_EN_TRANS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <COUNTER_6B_LUT_FIFO_MODE> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <G1[0].diff_in> in unit <top>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <G1[0].diff_in> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <G1[0].diff_in> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <G1[0].diff_in> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <G1[0].diff_in> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <G1[1].diff_in> in unit <top>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <G1[1].diff_in> in unit <top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <G1[1].diff_in> in unit <top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <G1[1].diff_in> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <G1[1].diff_in> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <G2[0].diff_out> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <G2[0].diff_out> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <G2[1].diff_out> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <G2[1].diff_out> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <MCLK_DIFF_OUT1> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <MCLK_DIFF_OUT1> in unit <top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <MCLK_DIFF_OUT2> in unit <top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <MCLK_DIFF_OUT2> in unit <top>.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <CRU> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/CRU/CRU.vhd" line 120: Instantiating black box module <OBUFDS>.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/CRU/CRU.vhd" line 125: Instantiating black box module <ODDR>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <MCLK_ODDR_OUT> in unit <CRU>.
    Set user-defined property "INIT =  0" for instance <MCLK_ODDR_OUT> in unit <CRU>.
    Set user-defined property "SRTYPE =  SYNC" for instance <MCLK_ODDR_OUT> in unit <CRU>.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/CRU/CRU.vhd" line 134: Instantiating black box module <IBUFG>.
Entity <CRU> analyzed. Unit <CRU> generated.

Analyzing Entity <PLL_core> in library <work> (Architecture <behavioral>).
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKFBOUT_MULT =  10" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKFBOUT_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKIN1_PERIOD =  10.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKIN2_PERIOD =  10.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT0_DIVIDE =  10" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT0_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT1_DIVIDE =  10" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT1_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT2_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT2_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT3_DIVIDE =  5" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT3_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT4_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT4_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "CLKOUT5_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "EN_REL =  FALSE" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "REF_JITTER =  0.0050000000000000" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <PLL_ADV_INST> in unit <PLL_core>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <PLL_ADV_INST> in unit <PLL_core>.
Entity <PLL_core> analyzed. Unit <PLL_core> generated.

Analyzing generic Entity <a2s> in library <work> (Architecture <rtl>).
	depth = 2
Entity <a2s> analyzed. Unit <a2s> generated.

Analyzing Entity <sync_trigger> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <trig_out_s_d<4>> in unit <sync_trigger> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <coincidence_array<2>> in unit <sync_trigger> has a constant value of 00 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <coincidence_array<3>> in unit <sync_trigger> has a constant value of 00 during circuit operation. The register is replaced by logic.
Entity <sync_trigger> analyzed. Unit <sync_trigger> generated.

Analyzing Entity <edge_detector> in library <work> (Architecture <behave>).
Entity <edge_detector> analyzed. Unit <edge_detector> generated.

Analyzing Entity <v5_emac_v1_5_example_design> in library <work> (Architecture <top_level>).
    Set user-defined property "ASYNC_REG =  true" for signal <ll_pre_reset_0_i>.
    Set property "buffer_type = none" for signal <gtx_clk_0_i>.
    Set property "syn_noprune = TRUE" for instance <dlyctrl0> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "DELAY_SRC =  I" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "IDELAY_TYPE =  FIXED" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "REFCLK_FREQUENCY =  200.0000000000000000" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "SIGNAL_PATTERN =  CLOCK" for instance <gmii_rxc0_delay> in unit <v5_emac_v1_5_example_design>.
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.vhd" line 477: Unconnected output port 'RX_LL_FIFO_STATUS_0' of component 'v5_emac_v1_5_locallink'.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.vhd" line 637: Instantiating black box module <fifo_generator_v4_4>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gtx_clk0_ibuf> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gtx_clk0_ibuf> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gtx_clk0_ibuf> in unit <v5_emac_v1_5_example_design>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gtx_clk0_ibuf> in unit <v5_emac_v1_5_example_design>.
INFO:Xst:2679 - Register <idelayctrl_reset_0_r<0>> in unit <v5_emac_v1_5_example_design> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <transmit_start_enable> in unit <v5_emac_v1_5_example_design> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <v5_emac_v1_5_example_design> analyzed. Unit <v5_emac_v1_5_example_design> generated.

Analyzing Entity <v5_emac_v1_5_locallink> in library <work> (Architecture <top_level>).
    Set user-defined property "KEEP =  true" for signal <tx_data_0_i>.
    Set user-defined property "KEEP =  true" for signal <tx_data_valid_0_i>.
    Set user-defined property "KEEP =  true" for signal <tx_ack_0_i>.
    Set user-defined property "KEEP =  true" for signal <rx_data_0_i>.
    Set user-defined property "KEEP =  true" for signal <rx_data_valid_0_i>.
    Set user-defined property "ASYNC_REG =  true" for signal <tx_pre_reset_0_i>.
    Set user-defined property "ASYNC_REG =  true" for signal <rx_pre_reset_0_i>.
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_locallink.vhd" line 404: Unconnected output port 'tx_fifo_status' of component 'eth_fifo_8'.
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_locallink.vhd" line 404: Unconnected output port 'tx_overflow' of component 'eth_fifo_8'.
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_locallink.vhd" line 404: Unconnected output port 'rx_overflow' of component 'eth_fifo_8'.
Entity <v5_emac_v1_5_locallink> analyzed. Unit <v5_emac_v1_5_locallink> generated.

Analyzing Entity <v5_emac_v1_5_block> in library <work> (Architecture <top_level>).
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_block.vhd" line 375: Unconnected output port 'EMAC0CLIENTRXDVLDMSW' of component 'v5_emac_v1_5'.
Entity <v5_emac_v1_5_block> analyzed. Unit <v5_emac_v1_5_block> generated.

Analyzing Entity <gmii_if> in library <work> (Architecture <phy_if>).
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gmii_tx_clk_oddr> in unit <gmii_if>.
    Set user-defined property "INIT =  0" for instance <gmii_tx_clk_oddr> in unit <gmii_if>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gmii_tx_clk_oddr> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld0> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld0> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld1> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld1> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld2> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld2> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld3> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld3> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld4> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld4> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld5> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld5> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld6> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld6> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideld7> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideld7> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideldv> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideldv> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_TYPE =  FIXED" for instance <ideler> in unit <gmii_if>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <ideler> in unit <gmii_if>.
Entity <gmii_if> analyzed. Unit <gmii_if> generated.

Analyzing Entity <v5_emac_v1_5> in library <work> (Architecture <wrapper>).
    Set user-defined property "EMAC0_1000BASEX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_ADDRFILTER_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_BYTEPHY =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_CONFIGVEC_79 =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_DCRBASEADDR =  00" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_GTLOOPBACK =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_HOST_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_LINKTIMERVAL =  000" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_LTCHECK_DISABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_MDIO_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PAUSEADDR =  FFEEDDCCBBAA" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PHYINITAUTONEG_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PHYISOLATE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PHYLOOPBACKMSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PHYPOWERDOWN =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_PHYRESET =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_RX_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_SGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_SPEED_LSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_SPEED_MSB =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXIFGADJUST_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_TX_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_UNICASTADDR =  000000000000" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_UNIDIRECTION_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC0_USECLKEN =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_1000BASEX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_ADDRFILTER_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_BYTEPHY =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_CONFIGVEC_79 =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_DCRBASEADDR =  00" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_GTLOOPBACK =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_HOST_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_LINKTIMERVAL =  000" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_LTCHECK_DISABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_MDIO_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PAUSEADDR =  000000000000" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PHYINITAUTONEG_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PHYISOLATE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PHYLOOPBACKMSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PHYPOWERDOWN =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_PHYRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_RX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_SGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_SPEED_LSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_SPEED_MSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXIFGADJUST_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_TX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_UNICASTADDR =  000000000000" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_UNIDIRECTION_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
    Set user-defined property "EMAC1_USECLKEN =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_5>.
Entity <v5_emac_v1_5> analyzed. Unit <v5_emac_v1_5> generated.

Analyzing generic Entity <eth_fifo_8> in library <work> (Architecture <rtl>).
	FULL_DUPLEX_ONLY = false
Entity <eth_fifo_8> analyzed. Unit <eth_fifo_8> generated.

Analyzing generic Entity <tx_client_fifo_8> in library <work> (Architecture <rtl>).
	FULL_DUPLEX_ONLY = false
    Set user-defined property "ASYNC_REG =  TRUE" for signal <frame_in_fifo_sync>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_tran_frame_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_retran_frame_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_txfer_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_rd_addr>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_col_window_pipe>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_u> in unit <tx_client_fifo_8>.
Entity <tx_client_fifo_8> analyzed. Unit <tx_client_fifo_8> generated.

Analyzing Entity <rx_client_fifo_8> in library <work> (Architecture <rtl>).
    Set user-defined property "ASYNC_REG =  TRUE" for signal <rd_store_frame_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_rd_addr_gray_sync>.
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/client/fifo/rx_client_fifo_8.vhd" line 279: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rd_valid_pipe>
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_u> in unit <rx_client_fifo_8>.
Entity <rx_client_fifo_8> analyzed. Unit <rx_client_fifo_8> generated.

Analyzing generic Entity <UDP_IP_Core> in library <work> (Architecture <behavioral>).
	DestIP = "11000000101010000000000101000000"
	DestMAC = "000000001100000010011111101111110011001110110000"
	DestPort = "0101010101010100"
	SrcPort = "0101010101010101"
Entity <UDP_IP_Core> analyzed. Unit <UDP_IP_Core> generated.

Analyzing generic Entity <IPV4_PACKET_TRANSMITTER> in library <work> (Architecture <behavioral>).
	DestIP = "11000000101010000000000101000000"
	DestMAC = "000000001100000010011111101111110011001110110000"
	DestPort = "0101010101010100"
	SrcPort = "0101010101010101"
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4_PACKET_TRANSMITTER.vhd" line 296: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4_PACKET_TRANSMITTER.vhd" line 366: Instantiating black box module <dist_mem_64x8>.
Entity <IPV4_PACKET_TRANSMITTER> analyzed. Unit <IPV4_PACKET_TRANSMITTER> generated.

Analyzing Entity <TARGET_EOF> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/TARGET_EOF.vhd" line 66: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>, <count_end>
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/TARGET_EOF.vhd" line 89: Instantiating black box module <comp_11b_equal>.
Entity <TARGET_EOF> analyzed. Unit <TARGET_EOF> generated.

Analyzing Entity <COUNTER_11B_EN_TRANS> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/COUNTER_11B_EN_TRANS.vhd" line 41: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <COUNTER_11B_EN_TRANS> analyzed. Unit <COUNTER_11B_EN_TRANS> generated.

Analyzing Entity <REG_16B_WREN> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/REG_16B_WREN.vhd" line 42: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <REG_16B_WREN> analyzed. Unit <REG_16B_WREN> generated.

Analyzing Entity <IPV4_LUT_INDEXER> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4_LUT_INDEXER.vhd" line 71: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>, <count_end>
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4_LUT_INDEXER.vhd" line 86: Instantiating black box module <comp_6b_equal>.
Entity <IPV4_LUT_INDEXER> analyzed. Unit <IPV4_LUT_INDEXER> generated.

Analyzing Entity <COUNTER_6B_LUT_FIFO_MODE> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/COUNTER_6B_LUT_FIFO_MODE.vhd" line 42: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>, <funct_sel>
Entity <COUNTER_6B_LUT_FIFO_MODE> analyzed. Unit <COUNTER_6B_LUT_FIFO_MODE> generated.

Analyzing Entity <OVERRIDE_LUT_CONTROL> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/OVERRIDE_LUT_CONTROL.vhd" line 69: Instantiating black box module <comp_6b_equal>.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/OVERRIDE_LUT_CONTROL.vhd" line 81: Instantiating black box module <comp_6b_equal>.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/OVERRIDE_LUT_CONTROL.vhd" line 95: Instantiating black box module <comp_6b_equal>.
Entity <OVERRIDE_LUT_CONTROL> analyzed. Unit <OVERRIDE_LUT_CONTROL> generated.

Analyzing Entity <ALLOW_ZERO_UDP_CHECKSUM> in library <work> (Architecture <behavioral>).
Entity <ALLOW_ZERO_UDP_CHECKSUM> analyzed. Unit <ALLOW_ZERO_UDP_CHECKSUM> generated.

Analyzing Entity <ENABLE_USER_DATA_TRANSMISSION> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/ENABLE_USER_DATA_TRANSMISSION.vhd" line 44: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <ENABLE_USER_DATA_TRANSMISSION> analyzed. Unit <ENABLE_USER_DATA_TRANSMISSION> generated.

Analyzing generic Entity <IPV4WriteUDPHeader> in library <work> (Architecture <Behavioral>).
	DestIP = "11000000101010000000000101000000"
	DestMAC = "000000001100000010011111101111110011001110110000"
	DestPort = "0101010101010100"
	SrcPort = "0101010101010101"
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd" line 118: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <SrcMAC>, <SrcIP>
INFO:Xst:2679 - Register <setupNow_n> in unit <IPV4WriteUDPHeader> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <IPV4WriteUDPHeader> analyzed. Unit <IPV4WriteUDPHeader> generated.

Analyzing Entity <IPv4_PACKET_RECEIVER> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/IPv4_PACKET_RECEIVER.vhd" line 164: Instantiating black box module <comp_11b_equal>.
Entity <IPv4_PACKET_RECEIVER> analyzed. Unit <IPv4_PACKET_RECEIVER> generated.

Analyzing Entity <PACKET_RECEIVER_FSM> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/PACKET_RECEIVER_FSM.vhd" line 228: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <PACKET_RECEIVER_FSM> analyzed. Unit <PACKET_RECEIVER_FSM> generated.

Analyzing Entity <REG_8b_wren> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/REG_8b_wren.vhd" line 42: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <REG_8b_wren> analyzed. Unit <REG_8b_wren> generated.

Analyzing Entity <COUNTER_11B_EN_RECEIV> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/COUNTER_11B_EN_RECEIV.vhd" line 41: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <COUNTER_11B_EN_RECEIV> analyzed. Unit <COUNTER_11B_EN_RECEIV> generated.

Analyzing Entity <rate_counter> in library <work> (Architecture <behave>).
INFO:Xst:1433 - Contents of array <counts> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <counts> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <counts> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <counts> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:2679 - Register <counts<30>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<29>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<28>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<27>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<26>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<25>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<24>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<23>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<22>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<21>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<20>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<19>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<18>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<17>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<16>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<15>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<14>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<13>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<12>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<11>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<10>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<9>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<8>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<7>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<6>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<5>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<4>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<3>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <counts<2>> in unit <rate_counter> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
Entity <rate_counter> analyzed. Unit <rate_counter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <a2s>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/Shared/a2s.vhd".
    Found 2-bit register for signal <d>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <a2s> synthesized.


Synthesizing Unit <edge_detector>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/Sync_Trigger/edge_detector.vhd".
    Found 3-bit register for signal <s>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <edge_detector> synthesized.


Synthesizing Unit <REG_16B_WREN>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/REG_16B_WREN.vhd".
    Found 16-bit register for signal <output>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <REG_16B_WREN> synthesized.


Synthesizing Unit <ALLOW_ZERO_UDP_CHECKSUM>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/ALLOW_ZERO_UDP_CHECKSUM.vhd".
    Found 1-bit register for signal <output_to_datasel>.
    Found 1-bit register for signal <input_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <ALLOW_ZERO_UDP_CHECKSUM> synthesized.


Synthesizing Unit <ENABLE_USER_DATA_TRANSMISSION>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/ENABLE_USER_DATA_TRANSMISSION.vhd".
    Found 1-bit register for signal <usr_data_sel>.
    Found 1-bit register for signal <usr_data_sel_prev>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <ENABLE_USER_DATA_TRANSMISSION> synthesized.


Synthesizing Unit <IPV4WriteUDPHeader>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4WriteUDPHeader.vhd".
WARNING:Xst:646 - Signal <summand> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sum> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addressChanged> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <addr_reg>.
    -----------------------------------------------------------------------
    | States             | 39                                             |
    | Transitions        | 40                                             |
    | Inputs             | 1                                              |
    | Outputs            | 39                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 32-bit latch for signal <Checksum32_n>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ChecksumTemplate_n_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit adder for signal <Checksum32_n$addsub0000>.
    Found 32-bit register for signal <Checksum32_reg>.
    Found 16-bit register for signal <CheckSumTemplate_i>.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0000> created at line 187.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0001> created at line 203.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0002> created at line 226.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0003> created at line 244.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0004> created at line 268.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0005> created at line 283.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0006> created at line 296.
    Found 1-bit xor2 for signal <ChecksumTemplate_n_0$xor0007> created at line 309.
    Found 17-bit register for signal <ChecksumTemplate_reg>.
    Found 1-bit register for signal <setupNow_reg>.
    Found 17-bit adder for signal <sum$add0000> created at line 184.
    Found 17-bit adder for signal <sum$add0001> created at line 200.
    Found 17-bit adder for signal <sum$add0002> created at line 223.
    Found 17-bit adder for signal <sum$add0003> created at line 241.
    Found 17-bit adder for signal <sum$add0004> created at line 265.
    Found 17-bit adder for signal <sum$add0005> created at line 280.
    Found 17-bit adder for signal <sum$add0007> created at line 306.
    Found 16-bit adder for signal <summand$add0000> created at line 318.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  66 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
Unit <IPV4WriteUDPHeader> synthesized.


Synthesizing Unit <COUNTER_11B_EN_TRANS>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/COUNTER_11B_EN_TRANS.vhd".
    Found 11-bit up counter for signal <value_O>.
    Summary:
	inferred   1 Counter(s).
Unit <COUNTER_11B_EN_TRANS> synthesized.


Synthesizing Unit <COUNTER_6B_LUT_FIFO_MODE>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/COUNTER_6B_LUT_FIFO_MODE.vhd".
    Found 6-bit up counter for signal <value_O>.
    Summary:
	inferred   1 Counter(s).
Unit <COUNTER_6B_LUT_FIFO_MODE> synthesized.


Synthesizing Unit <PACKET_RECEIVER_FSM>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/PACKET_RECEIVER_FSM.vhd".
    Found finite state machine <FSM_1> for signal <current_st>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | rst_state                                      |
    | Power Up State     | rst_state                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <PACKET_RECEIVER_FSM> synthesized.


Synthesizing Unit <REG_8b_wren>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/REG_8b_wren.vhd".
    Found 8-bit register for signal <output_val>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <REG_8b_wren> synthesized.


Synthesizing Unit <COUNTER_11B_EN_RECEIV>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/COUNTER_11B_EN_RECEIV.vhd".
    Found 11-bit up counter for signal <value_O>.
    Summary:
	inferred   1 Counter(s).
Unit <COUNTER_11B_EN_RECEIV> synthesized.


Synthesizing Unit <sync_trigger>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/Sync_Trigger/Sync_trigger.vhd".
WARNING:Xst:646 - Signal <coincidence_array<2:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 31-bit comparator greater for signal <coincidence$cmp_gt0000> created at line 127.
    Found 1-bit register for signal <coincidence_hold>.
    Found 31-bit adder for signal <temp$addsub0000> created at line 49.
    Found 4-bit register for signal <trig_out_s_d<3:0>>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <sync_trigger> synthesized.


Synthesizing Unit <PLL_core>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/CRU/COREgen/PLL_core.vhd".
Unit <PLL_core> synthesized.


Synthesizing Unit <rate_counter>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/rate_counter/rate_counter.vhd".
WARNING:Xst:647 - Input <coincidence<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_b (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <din>.
    Found 1-bit register for signal <we>.
    Found 6-bit register for signal <count1>.
    Found 6-bit adder for signal <count1$addsub0000> created at line 159.
    Found 32-bit register for signal <counts<31>>.
    Found 64-bit register for signal <counts<1:0>>.
    Found 32-bit adder for signal <counts_0$addsub0000> created at line 120.
    Found 32-bit adder for signal <counts_1$addsub0000> created at line 120.
    Found 32-bit adder for signal <counts_31$addsub0000> created at line 120.
    Found 32-bit 32-to-1 multiplexer for signal <din$varindex0000> created at line 144.
    Found 1-bit register for signal <en_counter>.
    Found 1-bit register for signal <sek>.
    Found 32-bit up counter for signal <ucnt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 113 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <rate_counter> synthesized.


Synthesizing Unit <gmii_if>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/physical/gmii_if.vhd".
    Found 8-bit register for signal <RXD_TO_MAC>.
    Found 8-bit register for signal <GMII_TXD>.
    Found 1-bit register for signal <RX_ER_TO_MAC>.
    Found 1-bit register for signal <RX_DV_TO_MAC>.
    Found 1-bit register for signal <GMII_TX_EN>.
    Found 1-bit register for signal <GMII_TX_ER>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <gmii_if> synthesized.


Synthesizing Unit <v5_emac_v1_5>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5.vhd".
WARNING:Xst:647 - Input <CLIENTEMAC0TXDVLDMSW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <gnd_v48_i<47:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <client_rx_data_0_i<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <v5_emac_v1_5> synthesized.


Synthesizing Unit <tx_client_fifo_8>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/client/fifo/tx_client_fifo_8.vhd".
    Found finite state machine <FSM_3> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 21                                             |
    | Inputs             | 5                                              |
    | Outputs            | 15                                             |
    | Clock              | rd_clk (rising_edge)                           |
    | Reset              | rd_sreset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | wr_clk (rising_edge)                           |
    | Reset              | wr_sreset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_s                                         |
    | Power Up State     | wait_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <tx_data>.
    Found 1-bit register for signal <tx_data_valid>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 1-bit register for signal <frame_in_fifo>.
    Found 1-bit register for signal <frame_in_fifo_sync>.
    Found 4-bit up counter for signal <rd_16_count>.
    Found 12-bit register for signal <rd_addr>.
    Found 12-bit adder for signal <rd_addr$addsub0000> created at line 885.
    Found 12-bit register for signal <rd_addr_txfer>.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 1-bit register for signal <rd_col_window_expire>.
    Found 2-bit register for signal <rd_col_window_pipe>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 12-bit register for signal <rd_dec_addr>.
    Found 12-bit subtractor for signal <rd_dec_addr$sub0000> created at line 972.
    Found 1-bit register for signal <rd_drop_frame>.
    Found 1-bit register for signal <rd_enable_delay>.
    Found 1-bit register for signal <rd_enable_delay2>.
    Found 1-bit register for signal <rd_eof>.
    Found 1-bit register for signal <rd_eof_pipe>.
    Found 1-bit register for signal <rd_eof_reg>.
    Found 1-bit register for signal <rd_retran_frame_tog>.
    Found 1-bit register for signal <rd_retransmit>.
    Found 10-bit up counter for signal <rd_slot_timer>.
    Found 12-bit register for signal <rd_start_addr>.
    Found 12-bit subtractor for signal <rd_start_addr$sub0000> created at line 898.
    Found 1-bit register for signal <rd_tran_frame_tog>.
    Found 1-bit register for signal <rd_txfer_tog>.
    Found 1-bit register for signal <wr_accept_bram>.
    Found 2-bit register for signal <wr_accept_pipe>.
    Found 12-bit up counter for signal <wr_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 12-bit subtractor for signal <wr_addr_diff$sub0000> created at line 1201.
    Found 1-bit register for signal <wr_col_window_expire>.
    Found 2-bit register for signal <wr_col_window_pipe>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 16-bit register for signal <wr_data_pipe>.
    Found 1-bit register for signal <wr_eof_bram<0>>.
    Found 2-bit register for signal <wr_eof_pipe>.
    Found 1-bit register for signal <wr_eof_state_reg>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 1-bit register for signal <wr_frame_in_fifo>.
    Found 9-bit updown counter for signal <wr_frames>.
    Found 9-bit adder for signal <wr_frames$add0000> created at line 764.
    Found 1-bit register for signal <wr_ovflow_dst_rdy>.
    Found 12-bit register for signal <wr_rd_addr>.
    Found 1-bit register for signal <wr_retran_frame_delay>.
    Found 1-bit register for signal <wr_retran_frame_sync>.
    Found 1-bit register for signal <wr_retran_frame_tog>.
    Found 1-bit register for signal <wr_retransmit_frame>.
    Found 1-bit xor2 for signal <wr_retransmit_frame$xor0000> created at line 744.
    Found 2-bit register for signal <wr_sof_pipe>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 12-bit adder for signal <wr_start_addr$add0000> created at line 833.
    Found 1-bit register for signal <wr_tran_frame_delay>.
    Found 1-bit register for signal <wr_tran_frame_sync>.
    Found 1-bit register for signal <wr_tran_frame_tog>.
    Found 1-bit register for signal <wr_transmit_frame>.
    Found 1-bit xor2 for signal <wr_transmit_frame$xor0000> created at line 681.
    Found 1-bit xor2 for signal <wr_txfer_en>.
    Found 1-bit register for signal <wr_txfer_tog>.
    Found 1-bit register for signal <wr_txfer_tog_delay>.
    Found 1-bit register for signal <wr_txfer_tog_sync>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred 188 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
Unit <tx_client_fifo_8> synthesized.


Synthesizing Unit <rx_client_fifo_8>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/client/fifo/rx_client_fifo_8.vhd".
WARNING:Xst:646 - Signal <rd_valid_pipe<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_5> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 17                                             |
    | Clock              | rd_clk (rising_edge)                           |
    | Reset              | rd_sreset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_s                                         |
    | Power Up State     | wait_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | wr_clk (rising_edge)                           |
    | Reset              | wr_sreset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <rd_data_out>.
    Found 1-bit register for signal <rd_src_rdy_n>.
    Found 1-bit register for signal <rd_sof_n>.
    Found 1-bit xor6 for signal <binary_1$xor0000> created at line 225.
    Found 1-bit xor2 for signal <binary_1$xor0001> created at line 225.
    Found 1-bit xor2 for signal <binary_1$xor0002> created at line 225.
    Found 1-bit xor2 for signal <binary_1$xor0003> created at line 225.
    Found 1-bit xor2 for signal <binary_1$xor0004> created at line 225.
    Found 1-bit register for signal <frame_in_fifo>.
    Found 12-bit updown accumulator for signal <rd_addr>.
    Found 12-bit register for signal <rd_addr_gray>.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0000> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0001> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0002> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0003> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0004> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0005> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0006> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0007> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0008> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0009> created at line 241.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0010> created at line 241.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 1-bit register for signal <rd_eof>.
    Found 1-bit register for signal <rd_eof_n_int>.
    Found 9-bit updown counter for signal <rd_frames>.
    Found 1-bit register for signal <rd_store_frame>.
    Found 1-bit xor2 for signal <rd_store_frame$xor0000> created at line 503.
    Found 1-bit register for signal <rd_store_frame_delay>.
    Found 1-bit register for signal <rd_store_frame_sync>.
    Found 1-bit register for signal <rd_store_frame_tog>.
    Found 3-bit register for signal <rd_valid_pipe>.
    Found 12-bit up counter for signal <wr_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 12-bit subtractor for signal <wr_addr_diff$sub0000> created at line 828.
    Found 2-bit register for signal <wr_bf_pipe>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 16-bit register for signal <wr_data_pipe>.
    Found 2-bit register for signal <wr_dv_pipe>.
    Found 1-bit register for signal <wr_eof_bram<0>>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 2-bit register for signal <wr_gf_pipe>.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0000> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0001> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0002> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0003> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0004> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0005> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0006> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0007> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0008> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0009> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0010> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0011> created at line 225.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0012> created at line 225.
    Found 12-bit register for signal <wr_rd_addr_gray>.
    Found 12-bit register for signal <wr_rd_addr_gray_sync>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 1-bit register for signal <wr_store_frame_tog>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   1 Accumulator(s).
	inferred 143 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Xor(s).
Unit <rx_client_fifo_8> synthesized.


Synthesizing Unit <IPv4_PACKET_RECEIVER>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/IPv4_PACKET_RECEIVER.vhd".
WARNING:Xst:646 - Signal <MSbyte_reg_val_out<7:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit subtractor for signal <length_val_7_0$sub0000> created at line 172.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <IPv4_PACKET_RECEIVER> synthesized.


Synthesizing Unit <TARGET_EOF>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/TARGET_EOF.vhd".
WARNING:Xst:647 - Input <total_length_from_reg<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <last_byte> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <count_en_sig>.
    Found 1-bit register for signal <last_byte_reg_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <TARGET_EOF> synthesized.


Synthesizing Unit <IPV4_LUT_INDEXER>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4_LUT_INDEXER.vhd".
    Found 1-bit register for signal <count_en_sig>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <IPV4_LUT_INDEXER> synthesized.


Synthesizing Unit <OVERRIDE_LUT_CONTROL>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/OVERRIDE_LUT_CONTROL.vhd".
    Found 1-bit register for signal <sel_length_LSBs>.
    Found 1-bit register for signal <sel_total_length_LSBs>.
    Found 1-bit register for signal <sel_header_checksum_LSBs>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <OVERRIDE_LUT_CONTROL> synthesized.


Synthesizing Unit <CRU>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/CRU/CRU.vhd".
INFO:Xst:1799 - State ud10 is never reached in FSM <state>.
INFO:Xst:1799 - State ud11 is never reached in FSM <state>.
INFO:Xst:1799 - State ud12 is never reached in FSM <state>.
INFO:Xst:1799 - State ud13 is never reached in FSM <state>.
INFO:Xst:1799 - State ud14 is never reached in FSM <state>.
INFO:Xst:1799 - State ud15 is never reached in FSM <state>.
INFO:Xst:1799 - State ud16 is never reached in FSM <state>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | fpga_100m_clk_s (rising_edge)                  |
    | Reset              | fpga_cpu_reset (positive)                      |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <enable_diff_out_b>.
    Found 1-bit register for signal <pll_reset>.
    Found 1-bit register for signal <reset_global_b>.
    Found 3-bit register for signal <rst_counter>.
    Found 3-bit adder for signal <rst_counter$addsub0000> created at line 233.
    Found 16-bit register for signal <wait_counter>.
    Found 16-bit adder for signal <wait_counter$share0000> created at line 169.
    Found 5-bit register for signal <wait_counter2>.
    Found 5-bit adder for signal <wait_counter2$addsub0000> created at line 227.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  27 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <CRU> synthesized.


Synthesizing Unit <v5_emac_v1_5_block>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_block.vhd".
Unit <v5_emac_v1_5_block> synthesized.


Synthesizing Unit <eth_fifo_8>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/client/fifo/eth_fifo_8.vhd".
Unit <eth_fifo_8> synthesized.


Synthesizing Unit <IPV4_PACKET_TRANSMITTER>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDP_mr/IPV4_PACKET_TRANSMITTER.vhd".
WARNING:Xst:646 - Signal <transmit_data_input_bus_tmp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <header_checksum_base_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <LUTDataWrite> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <source_ready_previous_value> equivalent to <source_ready> has been removed
    Found 1-bit register for signal <source_ready>.
    Found 16-bit subtractor for signal <tmp_header_checksum>.
    Found 16-bit adder for signal <tmp_length>.
    Found 16-bit adder for signal <tmp_total_length>.
    Found 1-bit register for signal <transmit_start_enable_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <IPV4_PACKET_TRANSMITTER> synthesized.


Synthesizing Unit <v5_emac_v1_5_locallink>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_locallink.vhd".
    Found 1-bit register for signal <rx_bad_frame_0_r>.
    Found 8-bit register for signal <rx_data_0_r>.
    Found 1-bit register for signal <rx_data_valid_0_r>.
    Found 1-bit register for signal <rx_good_frame_0_r>.
    Found 6-bit register for signal <rx_pre_reset_0_i>.
    Found 1-bit register for signal <rx_reset_0_i>.
    Found 6-bit register for signal <tx_pre_reset_0_i>.
    Found 1-bit register for signal <tx_reset_0_i>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <v5_emac_v1_5_locallink> synthesized.


Synthesizing Unit <UDP_IP_Core>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/UDPIP/udp_ip__core/trunk/UDP_IP_CORE/UDP_IP_CORE__Virtex5/UDP_IP_Core.vhd".
Unit <UDP_IP_Core> synthesized.


Synthesizing Unit <v5_emac_v1_5_example_design>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/UDP/CoreGEN/v5_emac_v1_5/example_design/v5_emac_v1_5_example_design.vhd".
WARNING:Xst:646 - Signal <valid_out_usr_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <usr_data_trans_phase_on> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <usr_data_output_bus> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_clk_0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_ll_src_rdy_n_0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <refclk_ibufg_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rd_en_fifo> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <input_word> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <full_fifo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dout_fifo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_count_fifo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit up counter for signal <counter>.
    Found 12-bit register for signal <idelayctrl_reset_0_r<12:1>>.
    Found 6-bit register for signal <ll_pre_reset_0_i>.
    Found 1-bit register for signal <ll_reset_0_i>.
    Found 8-bit register for signal <transmit_data_input_bus>.
    Found 16-bit register for signal <transmit_data_length>.
    Summary:
	inferred   1 Counter(s).
	inferred  43 D-type flip-flop(s).
Unit <v5_emac_v1_5_example_design> synthesized.


Synthesizing Unit <top>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/top/top.vhd".
WARNING:Xst:1306 - Output <LEDS<0>> is never assigned.
WARNING:Xst:1306 - Output <LEDS<2:6>> is never assigned.
WARNING:Xst:647 - Input <DIP_SWITCH> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <uc_leds> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <uc_buttons> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk125> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <LEDS<7>>.
    Found 1-bit register for signal <trigled>.
    Found 1-bit xor2 for signal <trigled$xor0000> created at line 277.
    Found 1-bit register for signal <trigled1>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 28
 12-bit adder                                          : 2
 12-bit subtractor                                     : 4
 16-bit adder                                          : 4
 16-bit subtractor                                     : 1
 17-bit adder                                          : 7
 3-bit adder                                           : 1
 31-bit adder                                          : 1
 32-bit adder                                          : 4
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 10
 10-bit up counter                                     : 1
 11-bit up counter                                     : 2
 12-bit up counter                                     : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
 9-bit updown counter                                  : 2
# Accumulators                                         : 1
 12-bit updown accumulator                             : 1
# Registers                                            : 207
 1-bit register                                        : 160
 12-bit register                                       : 12
 16-bit register                                       : 4
 17-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 2
 32-bit register                                       : 4
 5-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 21
# Latches                                              : 18
 1-bit latch                                           : 17
 32-bit latch                                          : 1
# Comparators                                          : 1
 31-bit comparator greater                             : 1
# Multiplexers                                         : 1
 32-bit 32-to-1 multiplexer                            : 1
# Xors                                                 : 42
 1-bit xor2                                            : 41
 1-bit xor6                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <Inst_CRU/state/FSM> on signal <state[1:4]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 init          | 0000
 reset_pll     | 0001
 wait1         | 0011
 det_clockloss | 0101
 wait_clk_lock | 0010
 en_output     | 0110
 reset_rocs    | 0111
 rst5          | 0100
 wait2         | 1100
 ud10          | unreached
 ud11          | unreached
 ud12          | unreached
 ud13          | unreached
 ud14          | unreached
 ud15          | unreached
 ud16          | unreached
---------------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state/FSM> on signal <wr_state[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 idle_s   | 000
 frame_s  | 001
 end_s    | 101
 gf_s     | 011
 bf_s     | 100
 ovflow_s | 010
----------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_state/FSM> on signal <rd_state[1:3]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 wait_s      | 000
 queue1_s    | 001
 queue2_s    | 010
 queue3_s    | 011
 queue_sof_s | 100
 sof_s       | 110
 data_s      | 101
 eof_s       | 111
-------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state/FSM> on signal <wr_state[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 wait_s   | 00
 data_s   | 01
 eof_s    | 10
 ovflow_s | 11
----------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state/FSM> on signal <rd_state[1:4]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 idle_s       | 0000
 queue1_s     | 0011
 queue2_s     | 0010
 queue3_s     | 0110
 queue_ack_s  | 0111
 wait_ack_s   | 0101
 frame_s      | 0100
 drop_s       | 1100
 retransmit_s | 0001
--------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <EMAC_1/rate_counter_1/state/FSM> on signal <state[1:3]> with sequential encoding.
---------------------------
 State         | Encoding
---------------------------
 init          | 000
 count         | 001
 wait_for_fifo | 010
 write_fifo1   | 011
 write_fifo2   | 100
 write_fifo3   | 101
 write_fifo4   | 110
---------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <EMAC_1/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/PACKET_RECEIVER_FSM_port_map/current_st/FSM> on signal <current_st[1:3]> with gray encoding.
----------------------------------------------------
 State                                  | Encoding
----------------------------------------------------
 rst_state                              | 000
 idle_state                             | 001
 detect_n_store_usr_length_msbyte_state | 011
 store_usr_length_lsbyte_state          | 010
 checksum_gap_state                     | 110
 receive_usr_data_state                 | 111
----------------------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/addr_reg/FSM> on signal <addr_reg[1:6]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000000
 000001 | 000001
 000010 | 000011
 000011 | 000010
 000100 | 000110
 000101 | 000111
 000110 | 000101
 000111 | 000100
 001000 | 001100
 001001 | 001101
 001010 | 001111
 001011 | 001110
 001100 | 001010
 001101 | 001011
 001110 | 001001
 001111 | 001000
 010000 | 011000
 010001 | 011001
 010010 | 011011
 010011 | 011010
 010100 | 011110
 010101 | 011111
 010110 | 011101
 010111 | 011100
 011010 | 010100
 011001 | 010101
 011000 | 010111
 011011 | 010110
 011100 | 010010
 011101 | 010011
 011110 | 010001
 011111 | 010000
 100000 | 110000
 100001 | 110001
 100010 | 110011
 100011 | 110010
 100100 | 110110
 100101 | 110111
 100110 | 110101
--------------------
Loading device for application Rf_Device from file '5vfx30t.nph' in environment C:\Xilinx\10.1\ISE.
WARNING:Xst:2404 -  FFs/Latches <output<15:0>> (without init value) have a constant value of 0 in block <REG_16B_WREN>.
WARNING:Xst:2404 -  FFs/Latches <transmit_data_length<15:1>> (without init value) have a constant value of 0 in block <v5_emac_v1_5_example_design>.

Synthesizing (advanced) Unit <tx_client_fifo_8>.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal wr_rd_addr may hinder XST clustering optimizations.
Unit <tx_client_fifo_8> synthesized (advanced).
INFO:Xst:2261 - The FF/Latch <usr_data_sel_prev> in Unit <ENABLE_USER_DATA_TRANSMISSION> is equivalent to the following FF/Latch, which will be removed : <usr_data_sel> 
WARNING:Xst:1710 - FF/Latch <rd_enable_delay> (without init value) has a constant value of 1 in block <tx_client_fifo_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_enable_delay2> (without init value) has a constant value of 1 in block <tx_client_fifo_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rd_valid_pipe_2> of sequential type is unconnected in block <rx_client_fifo_8>.
WARNING:Xst:1293 - FF/Latch <count_en_sig> has a constant value of 0 in block <IPV4_LUT_INDEXER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <transmit_start_enable_reg> (without init value) has a constant value of 0 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <source_ready> (without init value) has a constant value of 1 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <transmit_data_input_bus_0> in Unit <v5_emac_v1_5_example_design> is equivalent to the following 8 FFs/Latches, which will be removed : <transmit_data_input_bus_1> <transmit_data_input_bus_2> <transmit_data_input_bus_3> <transmit_data_input_bus_4> <transmit_data_input_bus_5> <transmit_data_input_bus_6> <transmit_data_input_bus_7> <transmit_data_length> 
WARNING:Xst:1710 - FF/Latch <wr_ovflow_dst_rdy> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_accept_pipe_0> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_sof_pipe_0> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <FSM_FFd2> has a constant value of 0 in block <wr_state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <count_en_sig> has a constant value of 0 in block <TARGET_EOF_port_map>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_sof_pipe_1> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wr_fifo_status_0> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_2> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_1> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_3> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_2> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <rd_src_rdy_n> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_3> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:1290 - Hierarchical block <ENABLE_USER_DATA_READ_port_map> is unconnected in block <IPV4_PACKET_TRANSMITTER_port_map>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <output_val_3> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_4> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_5> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_6> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:2677 - Node <output_val_7> of sequential type is unconnected in block <MSbyte_REG>.
WARNING:Xst:1293 - FF/Latch <FSM_FFd1> has a constant value of 0 in block <wr_state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_accept_pipe_1> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_eof_pipe_1> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_data_pipe_1_7> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_data_pipe_1_6> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_data_pipe_1_5> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_data_pipe_1_4> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_data_pipe_1_3> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_data_pipe_1_2> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_data_pipe_1_1> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_data_pipe_1_0> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_eof_bram_0> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_bram_0> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_bram_1> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_bram_2> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_bram_3> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_bram_4> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_bram_5> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_bram_6> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_bram_7> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_accept_bram> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_0> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_1> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_2> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_3> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_4> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_5> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_6> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_7> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_8> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_9> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_10> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_start_addr_11> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <transmit_data_input_bus_0> of sequential type is unconnected in block <EMAC_1>.
WARNING:Xst:2677 - Node <sel_length_LSBs> of sequential type is unconnected in block <OVERRIDE_LUT_CONTROL_port_map>.
WARNING:Xst:1290 - Hierarchical block <ALLOW_ZERO_UDP_CHECKSUM_port_map> is unconnected in block <IPV4_PACKET_TRANSMITTER_port_map>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ENABLE_USER_DATA_TRANSMISSION_port_map> is unconnected in block <IPV4_PACKET_TRANSMITTER_port_map>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 28
 12-bit adder                                          : 2
 12-bit subtractor                                     : 4
 16-bit adder                                          : 4
 16-bit subtractor                                     : 1
 17-bit adder                                          : 7
 3-bit adder                                           : 1
 31-bit adder                                          : 1
 32-bit adder                                          : 4
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 10
 10-bit up counter                                     : 1
 11-bit up counter                                     : 2
 12-bit up counter                                     : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
 9-bit updown counter                                  : 2
# Accumulators                                         : 1
 12-bit updown accumulator                             : 1
# Registers                                            : 681
 Flip-Flops                                            : 681
# Latches                                              : 18
 1-bit latch                                           : 17
 32-bit latch                                          : 1
# Comparators                                          : 1
 31-bit comparator greater                             : 1
# Multiplexers                                         : 1
 32-bit 32-to-1 multiplexer                            : 1
# Xors                                                 : 42
 1-bit xor2                                            : 41
 1-bit xor6                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <TARGET_EOF_port_map/count_en_sig> has a constant value of 0 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_7> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_6> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_5> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_4> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:2677 - Node <UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/MSbyte_REG/output_val_3> of sequential type is unconnected in block <v5_emac_v1_5_example_design>.
WARNING:Xst:1710 - FF/Latch <TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_10> (without init value) has a constant value of 1 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_LUT_INDEXER_port_map/LUT_INDEXER_MODULE/value_O_5> (without init value) has a constant value of 0 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_LUT_INDEXER_port_map/LUT_INDEXER_MODULE/value_O_4> (without init value) has a constant value of 0 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_LUT_INDEXER_port_map/LUT_INDEXER_MODULE/value_O_3> (without init value) has a constant value of 0 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_LUT_INDEXER_port_map/LUT_INDEXER_MODULE/value_O_2> (without init value) has a constant value of 0 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_LUT_INDEXER_port_map/LUT_INDEXER_MODULE/value_O_1> (without init value) has a constant value of 0 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_LUT_INDEXER_port_map/LUT_INDEXER_MODULE/value_O_0> (without init value) has a constant value of 0 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_9> (without init value) has a constant value of 1 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_8> (without init value) has a constant value of 1 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_7> (without init value) has a constant value of 1 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_6> (without init value) has a constant value of 1 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_5> (without init value) has a constant value of 1 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_4> (without init value) has a constant value of 1 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_3> (without init value) has a constant value of 0 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_2> (without init value) has a constant value of 1 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_1> (without init value) has a constant value of 1 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_EOF_port_map/COUNT_TRANFERED_BYTES/value_O_0> (without init value) has a constant value of 0 in block <IPV4_PACKET_TRANSMITTER>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance ideld0 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld1 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld2 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld3 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld4 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld5 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld6 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideld7 in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideldv in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ideler in unit gmii_if of type IDELAY has been replaced by IODELAY
INFO:Xst:1901 - Instance ramgen_l in unit tx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramgen_u in unit tx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramgen_l in unit rx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramgen_u in unit rx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16

Optimizing unit <top> ...

Optimizing unit <gmii_if> ...

Optimizing unit <tx_client_fifo_8> ...

Optimizing unit <rx_client_fifo_8> ...

Optimizing unit <sync_trigger> ...

Optimizing unit <rate_counter> ...

Optimizing unit <CRU> ...

Optimizing unit <IPV4_PACKET_TRANSMITTER> ...

Optimizing unit <v5_emac_v1_5_locallink> ...

Optimizing unit <v5_emac_v1_5_example_design> ...
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_accept_pipe_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_sof_pipe_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_accept_pipe_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_accept_bram> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/ENABLE_USER_DATA_READ_port_map/usr_data_sel_prev> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_pipe_1_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_eof_pipe_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_eof_bram_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_expire> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_eof_state_reg> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/ALLOW_ZERO_UDP_CHECKSUM_port_map/output_to_datasel> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/ALLOW_ZERO_UDP_CHECKSUM_port_map/input_reg> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/ENABLE_USER_DATA_TRANSMISSION_port_map/usr_data_sel_prev> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/OVERRIDE_LUT_CONTROL_port_map/sel_length_LSBs> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/TARGET_EOF_port_map/last_byte_reg_out> of sequential type is unconnected in block <top>.
WARNING:Xst:2398 - RAMs <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u>, <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l> are equivalent

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <EMAC_1/v5_emac_ll/tx_pre_reset_0_i_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <EMAC_1/ll_pre_reset_0_i_0> 
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal EMAC_1/v5_emac_ll/tx_pre_reset_0_i<0> and EMAC_1/ll_pre_reset_0_i<0> EMAC_1/ll_pre_reset_0_i<0> signal will be lost.
INFO:Xst:2261 - The FF/Latch <EMAC_1/v5_emac_ll/tx_pre_reset_0_i_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <EMAC_1/ll_pre_reset_0_i_1> 
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal EMAC_1/v5_emac_ll/tx_pre_reset_0_i<1> and EMAC_1/ll_pre_reset_0_i<1> EMAC_1/ll_pre_reset_0_i<1> signal will be lost.
INFO:Xst:2261 - The FF/Latch <EMAC_1/v5_emac_ll/tx_pre_reset_0_i_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <EMAC_1/ll_pre_reset_0_i_2> 
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal EMAC_1/v5_emac_ll/tx_pre_reset_0_i<2> and EMAC_1/ll_pre_reset_0_i<2> EMAC_1/ll_pre_reset_0_i<2> signal will be lost.
INFO:Xst:2261 - The FF/Latch <EMAC_1/v5_emac_ll/tx_pre_reset_0_i_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <EMAC_1/ll_pre_reset_0_i_3> 
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal EMAC_1/v5_emac_ll/tx_pre_reset_0_i<3> and EMAC_1/ll_pre_reset_0_i<3> EMAC_1/ll_pre_reset_0_i<3> signal will be lost.
INFO:Xst:2261 - The FF/Latch <EMAC_1/v5_emac_ll/tx_pre_reset_0_i_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <EMAC_1/ll_pre_reset_0_i_4> 
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal EMAC_1/v5_emac_ll/tx_pre_reset_0_i<4> and EMAC_1/ll_pre_reset_0_i<4> EMAC_1/ll_pre_reset_0_i<4> signal will be lost.
INFO:Xst:2261 - The FF/Latch <EMAC_1/v5_emac_ll/tx_pre_reset_0_i_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <EMAC_1/ll_pre_reset_0_i_5> 
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal EMAC_1/v5_emac_ll/tx_pre_reset_0_i<5> and EMAC_1/ll_pre_reset_0_i<5> EMAC_1/ll_pre_reset_0_i<5> signal will be lost.
INFO:Xst:2261 - The FF/Latch <EMAC_1/v5_emac_ll/tx_reset_0_i> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <EMAC_1/ll_reset_0_i> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 7.
FlipFlop EMAC_1/rate_counter_1/count1_0 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 3-bit shift register for signal <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_7>.
	Found 3-bit shift register for signal <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_6>.
	Found 3-bit shift register for signal <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_5>.
	Found 3-bit shift register for signal <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_4>.
	Found 3-bit shift register for signal <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3>.
	Found 3-bit shift register for signal <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_2>.
	Found 3-bit shift register for signal <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1>.
	Found 3-bit shift register for signal <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_0>.
	Found 2-bit shift register for signal <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_gf_pipe_1>.
	Found 2-bit shift register for signal <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_bf_pipe_1>.
	Found 2-bit shift register for signal <EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_valid_pipe_1>.
	Found 12-bit shift register for signal <EMAC_1/idelayctrl_reset_0_r_12>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 639
 Flip-Flops                                            : 639
# Shift Registers                                      : 12
 12-bit shift register                                 : 1
 2-bit shift register                                  : 3
 3-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 101

Cell Usage :
# BELS                             : 1770
#      GND                         : 1
#      INV                         : 58
#      LUT1                        : 240
#      LUT2                        : 65
#      LUT3                        : 65
#      LUT4                        : 102
#      LUT5                        : 117
#      LUT6                        : 375
#      MUXCY                       : 352
#      MUXF7                       : 32
#      VCC                         : 1
#      XORCY                       : 362
# FlipFlops/Latches                : 714
#      FD                          : 13
#      FDC                         : 188
#      FDCE                        : 23
#      FDE                         : 180
#      FDP                         : 16
#      FDPE                        : 12
#      FDR                         : 96
#      FDRE                        : 133
#      FDS                         : 1
#      FDSE                        : 1
#      LD                          : 32
#      LD_1                        : 17
#      ODDR                        : 2
# RAMS                             : 4
#      RAMB16                      : 4
# Shift Registers                  : 12
#      SRLC16E                     : 12
# Clock Buffers                    : 12
#      BUFG                        : 11
#      BUFGP                       : 1
# IO Buffers                       : 79
#      IBUF                        : 43
#      IBUFDS                      : 2
#      IBUFG                       : 1
#      OBUF                        : 28
#      OBUFDS                      : 5
# Others                           : 22
#      comp_11b_equal              : 2
#      comp_6b_equal               : 4
#      dist_mem_64x8               : 1
#      fifo_generator_v4_4         : 1
#      IDELAYCTRL                  : 1
#      IODELAY                     : 11
#      PLL_ADV                     : 1
#      TEMAC                       : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx30tff665-1 


Slice Logic Utilization: 
 Number of Slice Registers:             703  out of  20480     3%  
 Number of Slice LUTs:                 1034  out of  20480     5%  
    Number used as Logic:              1022  out of  20480     4%  
    Number used as Memory:               12  out of   6080     0%  
       Number used as SRL:               12

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1224
   Number with an unused Flip Flop:     521  out of   1224    42%  
   Number with an unused LUT:           190  out of   1224    15%  
   Number of fully used LUT-FF pairs:   513  out of   1224    41%  
   Number of unique control sets:        54

IO Utilization: 
 Number of IOs:                         101
 Number of bonded IOBs:                  87  out of    360    24%  
    IOB Flip Flops/Latches:              11

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     68     2%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:               12  out of     32    37%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                               | Clock buffer(FF name)                                                                                       | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------+
Inst_CRU/Inst_PLL_ALL/CLKOUT1_BUF                                                                                                                                                                                          | BUFG                                                                                                        | 18    |
FPGA100M                                                                                                                                                                                                                   | IBUFG+BUFG                                                                                                  | 31    |
Inst_CRU/Inst_PLL_ALL/CLKOUT0_BUF                                                                                                                                                                                          | BUFG                                                                                                        | 3     |
EMAC_1/rx_client_clk_0_o                                                                                                                                                                                                   | BUFG                                                                                                        | 106   |
EMAC_1/tx_client_clk_0_o                                                                                                                                                                                                   | BUFG                                                                                                        | 490   |
EMAC_1/tx_phy_clk_0_o                                                                                                                                                                                                      | BUFG                                                                                                        | 11    |
GMII_RX_CLK_0                                                                                                                                                                                                              | IBUF+IODELAY+BUFG                                                                                           | 10    |
EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/ChecksumTemplate_n_16_and0000(EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/ChecksumTemplate_n_16_and00001:O)| NONE(*)(EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/ChecksumTemplate_n_16)| 17    |
EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/LUTwe1(EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_or0000_f7:O)                                                       | BUFG(*)(EMAC_1/UDP_IP_Core_1/IPV4_PACKET_TRANSMITTER_port_map/Inst_IPV4WriteUDPHeader/Checksum32_n_0)       | 32    |
Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUF                                                                                                                                                                                          | BUFG+BUFG                                                                                                   | 14    |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                            | Buffer(FF name)                                                                           | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
EMAC_1/rate_counter_1/G_edge_det[0].edge_detect_1/rst_b_inv(sync_trigger_1/G3[0].edge_detect_1/rst_b_inv1_INV_0:O)                                        | NONE(sync_trigger_1/trig_out_s_d_2)                                                       | 126   |
EMAC_1/v5_emac_ll/tx_reset_0_i(EMAC_1/v5_emac_ll/tx_reset_0_i:Q)                                                                                          | NONE(EMAC_1/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/LSbyte_REG/output_val_3)          | 70    |
BUTTONS<0>                                                                                                                                                | IBUF                                                                                      | 30    |
EMAC_1/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/rst_count(EMAC_1/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/PACKET_RECEIVER_FSM_port_map/rst_count1:O)| NONE(EMAC_1/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/COUNTER_11B_EN_port_map/value_O_0)| 11    |
Inst_CRU/fe_rst_sync/arst_b_inv(Inst_CRU/fe_rst_sync/arst_b_inv1_INV_0:O)                                                                                 | NONE(Inst_CRU/fe_rst_sync/d_1)                                                            | 2     |
----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.791ns (Maximum Frequency: 263.783MHz)
   Minimum input arrival time before clock: 2.713ns
   Maximum output required time after clock: 4.076ns
   Maximum combinational path delay: 4.196ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_CRU/Inst_PLL_ALL/CLKOUT1_BUF'
  Clock period: 3.265ns (frequency: 306.279MHz)
  Total number of paths / destination ports: 51 / 17
-------------------------------------------------------------------------
Delay:               3.265ns (Levels of Logic = 9)
  Source:            sync_trigger_1/coincidence_array<0>_0 (FF)
  Destination:       sync_trigger_1/coincidence_hold (FF)
  Source Clock:      Inst_CRU/Inst_PLL_ALL/CLKOUT1_BUF rising
  Destination Clock: Inst_CRU/Inst_PLL_ALL/CLKOUT1_BUF rising

  Data Path: sync_trigger_1/coincidence_array<0>_0 to sync_trigger_1/coincidence_hold
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   0.794  sync_trigger_1/coincidence_array<0>_0 (sync_trigger_1/coincidence_array<0>_0)
     LUT4:I0->O            1   0.094   0.000  sync_trigger_1/Mcompar_coincidence_cmp_gt0000_lut<0>1 (sync_trigger_1/Mcompar_coincidence_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  sync_trigger_1/Mcompar_coincidence_cmp_gt0000_cy<0> (sync_trigger_1/Mcompar_coincidence_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  sync_trigger_1/Mcompar_coincidence_cmp_gt0000_cy<1> (sync_trigger_1/Mcompar_coincidence_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  sync_trigger_1/Mcompar_coincidence_cmp_gt0000_cy<2> (sync_trigger_1/Mcompar_coincidence_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  sync_trigger_1/Mcompar_coincidence_cmp_gt0000_cy<3> (sync_trigger_1/Mcompar_coincidence_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  sync_trigger_1/Mcompar_coincidence_cmp_gt0000_cy<4> (sync_trigger_1/Mcompar_coincidence_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  sync_trigger_1/Mcompar_coincidence_cmp_gt0000_cy<5> (sync_trigger_1/Mcompar_coincidence_cmp_gt0000_cy<5>)
     MUXCY:CI->O           6   0.254   0.507  sync_trigger_1/Mcompar_coincidence_cmp_gt0000_cy<6> (sync_trigger_1/Mcompar_coincidence_cmp_gt0000_cy<6>)
     LUT2:I1->O            1   0.094   0.336  sync_trigger_1/coincidence_hold_not00011 (sync_trigger_1/coincidence_hold_not0001)
     FDCE:CE                   0.213          sync_trigger_1/coincidence_hold
    ----------------------------------------
    Total                      3.265ns (1.628ns logic, 1.637ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'FPGA100M'
  Clock period: 3.791ns (frequency: 263.783MHz)
  Total number of paths / destination ports: 1463 / 31
-------------------------------------------------------------------------
Delay:               3.791ns (Levels of Logic = 4)
  Source:            Inst_CRU/wait_counter_0 (FF)
  Destination:       Inst_CRU/wait_counter_15 (FF)
  Source Clock:      FPGA100M rising
  Destination Clock: FPGA100M rising

  Data Path: Inst_CRU/wait_counter_0 to Inst_CRU/wait_counter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.471   1.085  Inst_CRU/wait_counter_0 (Inst_CRU/wait_counter_0)
     LUT6:I0->O            3   0.094   0.587  Inst_CRU/state_cmp_eq00002_SW0 (N133)
     LUT6:I4->O            1   0.094   0.710  Inst_CRU/wait_counter_mux0001<0>1_SW1 (N136)
     LUT6:I3->O           16   0.094   0.562  Inst_CRU/wait_counter_mux0001<0>1 (Inst_CRU/N01)
     LUT4:I3->O            1   0.094   0.000  Inst_CRU/wait_counter_mux0001<9>1 (Inst_CRU/wait_counter_mux0001<9>)
     FDC:D                    -0.018          Inst_CRU/wait_counter_6
    ----------------------------------------
    Total                      3.791ns (0.847ns logic, 2.944ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_CRU/Inst_PLL_ALL/CLKOUT0_BUF'
  Clock period: 0.807ns (frequency: 1239.157MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.807ns (Levels of Logic = 0)
  Source:            Inst_CRU/fe_rst_sync/d_0 (FF)
  Destination:       Inst_CRU/fe_rst_sync/d_1 (FF)
  Source Clock:      Inst_CRU/Inst_PLL_ALL/CLKOUT0_BUF rising
  Destination Clock: Inst_CRU/Inst_PLL_ALL/CLKOUT0_BUF rising

  Data Path: Inst_CRU/fe_rst_sync/d_0 to Inst_CRU/fe_rst_sync/d_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  Inst_CRU/fe_rst_sync/d_0 (Inst_CRU/fe_rst_sync/d_0)
     FDC:D                    -0.018          Inst_CRU/fe_rst_sync/d_1
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'EMAC_1/tx_client_clk_0_o'
  Clock period: 3.476ns (frequency: 287.687MHz)
  Total number of paths / destination ports: 9592 / 836
-------------------------------------------------------------------------
Delay:               3.476ns (Levels of Logic = 4)
  Source:            EMAC_1/rate_counter_1/count1_0_1 (FF)
  Destination:       EMAC_1/rate_counter_1/din_0 (FF)
  Source Clock:      EMAC_1/tx_client_clk_0_o rising
  Destination Clock: EMAC_1/tx_client_clk_0_o rising

  Data Path: EMAC_1/rate_counter_1/count1_0_1 to EMAC_1/rate_counter_1/din_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.471   0.978  EMAC_1/rate_counter_1/count1_0_1 (EMAC_1/rate_counter_1/count1_0_1)
     LUT5:I0->O            8   0.094   1.011  EMAC_1/rate_counter_1/Mmux_din_varindex00001101_1 (EMAC_1/rate_counter_1/Mmux_din_varindex00001101)
     LUT5:I0->O            1   0.094   0.000  EMAC_1/rate_counter_1/din_mux0000<7>101_SW0_G (N358)
     MUXF7:I1->O           1   0.254   0.480  EMAC_1/rate_counter_1/din_mux0000<7>101_SW0 (N311)
     LUT6:I5->O            1   0.094   0.000  EMAC_1/rate_counter_1/din_mux0000<7>101 (EMAC_1/rate_counter_1/din_mux0000<7>)
     FDC:D                    -0.018          EMAC_1/rate_counter_1/din_0
    ----------------------------------------
    Total                      3.476ns (1.007ns logic, 2.469ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'EMAC_1/rx_client_clk_0_o'
  Clock period: 3.298ns (frequency: 303.214MHz)
  Total number of paths / destination ports: 1975 / 218
-------------------------------------------------------------------------
Delay:               3.298ns (Levels of Logic = 14)
  Source:            EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (FF)
  Destination:       EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_11 (FF)
  Source Clock:      EMAC_1/rx_client_clk_0_o rising
  Destination Clock: EMAC_1/rx_client_clk_0_o rising

  Data Path: EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 to EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.471   1.069  EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0)
     LUT6:I0->O            2   0.094   0.581  EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr<0>71 (EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr<0>71)
     LUT3:I1->O            1   0.094   0.000  EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_lut<0> (EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<0> (EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<1> (EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<2> (EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<3> (EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<4> (EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<5> (EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<6> (EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7> (EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<8> (EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<9> (EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<10> (EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<10>)
     XORCY:CI->O           1   0.357   0.000  EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_xor<11> (EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_sub0000<11>)
     FDR:D                    -0.018          EMAC_1/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_11
    ----------------------------------------
    Total                      3.298ns (1.648ns logic, 1.650ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUF'
  Clock period: 1.889ns (frequency: 529.381MHz)
  Total number of paths / destination ports: 13 / 12
-------------------------------------------------------------------------
Delay:               1.889ns (Levels of Logic = 0)
  Source:            EMAC_1/Mshreg_idelayctrl_reset_0_r_12 (FF)
  Destination:       EMAC_1/idelayctrl_reset_0_r_12 (FF)
  Source Clock:      Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUF rising
  Destination Clock: Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUF rising

  Data Path: EMAC_1/Mshreg_idelayctrl_reset_0_r_12 to EMAC_1/idelayctrl_reset_0_r_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   1.889   0.000  EMAC_1/Mshreg_idelayctrl_reset_0_r_12 (EMAC_1/Mshreg_idelayctrl_reset_0_r_12)
     FDE:D                    -0.018          EMAC_1/idelayctrl_reset_0_r_12
    ----------------------------------------
    Total                      1.889ns (1.889ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_CRU/Inst_PLL_ALL/CLKOUT1_BUF'
  Total number of paths / destination ports: 7 / 5
-------------------------------------------------------------------------
Offset:              2.042ns (Levels of Logic = 2)
  Source:            BUTTONS<1> (PAD)
  Destination:       trigled (FF)
  Destination Clock: Inst_CRU/Inst_PLL_ALL/CLKOUT1_BUF rising

  Data Path: BUTTONS<1> to trigled
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.818   0.581  BUTTONS_1_IBUF (BUTTONS_1_IBUF)
     LUT4:I2->O            1   0.094   0.336  trigled_and00001 (trigled_and0000)
     FDE:CE                    0.213          trigled
    ----------------------------------------
    Total                      2.042ns (1.125ns logic, 0.917ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'FPGA100M'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.068ns (Levels of Logic = 2)
  Source:            BUTTONS<0> (PAD)
  Destination:       Inst_CRU/pll_reset (FF)
  Destination Clock: FPGA100M rising

  Data Path: BUTTONS<0> to Inst_CRU/pll_reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            31   0.818   0.463  BUTTONS_0_IBUF (BUTTONS_0_IBUF)
     INV:I->O              1   0.238   0.336  Inst_CRU/fpga_cpu_reset_inv1_INV_0 (Inst_CRU/fpga_cpu_reset_inv)
     FDE:CE                    0.213          Inst_CRU/pll_reset
    ----------------------------------------
    Total                      2.068ns (1.269ns logic, 0.799ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EMAC_1/rx_client_clk_0_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            EMAC_1/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC0CLIENTRXDVLD (PAD)
  Destination:       EMAC_1/v5_emac_ll/rx_data_valid_0_r (FF)
  Destination Clock: EMAC_1/rx_client_clk_0_o rising

  Data Path: EMAC_1/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC0CLIENTRXDVLD to EMAC_1/v5_emac_ll/rx_data_valid_0_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0CLIENTRXDVLD    2   0.000   0.341  EMAC_1/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (EMAC_1/v5_emac_ll/rx_data_valid_0_i)
     FDC:D                    -0.018          EMAC_1/v5_emac_ll/rx_data_valid_0_r
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GMII_RX_CLK_0'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.336ns (Levels of Logic = 0)
  Source:            EMAC_1/v5_emac_ll/v5_emac_block/gmii0/ideldv:DATAOUT (PAD)
  Destination:       EMAC_1/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC (FF)
  Destination Clock: GMII_RX_CLK_0 rising

  Data Path: EMAC_1/v5_emac_ll/v5_emac_block/gmii0/ideldv:DATAOUT to EMAC_1/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        1   0.000   0.336  EMAC_1/v5_emac_ll/v5_emac_block/gmii0/ideldv (EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_RX_DV_DLY)
     FDC:D                    -0.018          EMAC_1/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC
    ----------------------------------------
    Total                      0.336ns (0.000ns logic, 0.336ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EMAC_1/tx_phy_clk_0_o'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.336ns (Levels of Logic = 0)
  Source:            EMAC_1/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC0PHYTXER (PAD)
  Destination:       EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_TX_ER (FF)
  Destination Clock: EMAC_1/tx_phy_clk_0_o rising

  Data Path: EMAC_1/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC0PHYTXER to EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_TX_ER
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0PHYTXER     1   0.000   0.336  EMAC_1/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (EMAC_1/v5_emac_ll/v5_emac_block/gmii_tx_er_0_i)
     FDC:D                    -0.018          EMAC_1/v5_emac_ll/v5_emac_block/gmii0/GMII_TX_ER
    ----------------------------------------
    Total                      0.336ns (0.000ns logic, 0.336ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EMAC_1/tx_client_clk_0_o'
  Total number of paths / destination ports: 125 / 112
-------------------------------------------------------------------------
Offset:              2.713ns (Levels of Logic = 3)
  Source:            EMAC_1/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC0CLIENTTXACK (PAD)
  Destination:       EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAM)
  Destination Clock: EMAC_1/tx_client_clk_0_o rising

  Data Path: EMAC_1/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC0CLIENTTXACK to EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0CLIENTTXACK    6   0.000   0.816  EMAC_1/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (EMAC_1/v5_emac_ll/tx_ack_0_i)
     LUT4:I0->O            1   0.094   0.576  EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en_SW2 (N72)
     LUT6:I4->O            1   0.094   0.000  EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en_G (N340)
     MUXF7:I1->O          43   0.254   0.465  EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en (EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en)
     RAMB16:ENB                0.414          EMAC_1/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    ----------------------------------------
    Total                      2.713ns (0.856ns logic, 1.857ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_CRU/Inst_PLL_ALL/CLKOUT0_BUF'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.076ns (Levels of Logic = 2)
  Source:            Inst_CRU/fe_rst_sync/d_1 (FF)
  Destination:       RESET_ROC_B1 (PAD)
  Source Clock:      Inst_CRU/Inst_PLL_ALL/CLKOUT0_BUF rising

  Data Path: Inst_CRU/fe_rst_sync/d_1 to RESET_ROC_B1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            109   0.471   0.718  Inst_CRU/fe_rst_sync/d_1 (Inst_CRU/fe_rst_sync/d_1)
     LUT2:I0->O            2   0.094   0.341  reset_roc_int_b1 (reset_roc_int_b)
     OBUFDS:I->O               2.452          MCLK_DIFF_OUT1 (RESET_ROC_B1)
    ----------------------------------------
    Total                      4.076ns (3.017ns logic, 1.059ns route)
                                       (74.0% logic, 26.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EMAC_1/tx_phy_clk_0_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 1)
  Source:            EMAC_1/v5_emac_ll/v5_emac_block/gmii0/gmii_tx_clk_oddr (FF)
  Destination:       GMII_TX_CLK_0 (PAD)
  Source Clock:      EMAC_1/tx_phy_clk_0_o rising

  Data Path: EMAC_1/v5_emac_ll/v5_emac_block/gmii0/gmii_tx_clk_oddr to GMII_TX_CLK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  EMAC_1/v5_emac_ll/v5_emac_block/gmii0/gmii_tx_clk_oddr (GMII_TX_CLK_0_OBUF)
     OBUF:I->O                 2.452          GMII_TX_CLK_0_OBUF (GMII_TX_CLK_0)
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_CRU/Inst_PLL_ALL/CLKOUT1_BUF'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.951ns (Levels of Logic = 2)
  Source:            sync_trigger_1/trig_out_s_d_0 (FF)
  Destination:       SYNC_TRIGGER_OUT_b<1> (PAD)
  Source Clock:      Inst_CRU/Inst_PLL_ALL/CLKOUT1_BUF rising

  Data Path: sync_trigger_1/trig_out_s_d_0 to SYNC_TRIGGER_OUT_b<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.471   0.587  sync_trigger_1/trig_out_s_d_0 (sync_trigger_1/trig_out_s_d_0)
     LUT2:I0->O            3   0.094   0.347  trig_out_se2_or00001 (trig_out_se2<0>)
     OBUFDS:I->O               2.452          G2[0].diff_out (SYNC_TRIGGER_OUT<0>)
    ----------------------------------------
    Total                      3.951ns (3.017ns logic, 0.934ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FPGA100M'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.471ns (Levels of Logic = 0)
  Source:            Inst_CRU/pll_reset (FF)
  Destination:       Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST:RST (PAD)
  Source Clock:      FPGA100M rising

  Data Path: Inst_CRU/pll_reset to Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.471   0.000  Inst_CRU/pll_reset (Inst_CRU/pll_reset)
    PLL_ADV:RST                0.000          Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST
    ----------------------------------------
    Total                      0.471ns (0.471ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EMAC_1/tx_client_clk_0_o'
  Total number of paths / destination ports: 246 / 54
-------------------------------------------------------------------------
Offset:              2.875ns (Levels of Logic = 3)
  Source:            EMAC_1/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/PACKET_RECEIVER_FSM_port_map/current_st_FSM_FFd1 (FF)
  Destination:       EMAC_1/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/Comp_11b_equal_port_map:b<7> (PAD)
  Source Clock:      EMAC_1/tx_client_clk_0_o rising

  Data Path: EMAC_1/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/PACKET_RECEIVER_FSM_port_map/current_st_FSM_FFd1 to EMAC_1/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/Comp_11b_equal_port_map:b<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.471   0.877  EMAC_1/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/PACKET_RECEIVER_FSM_port_map/current_st_FSM_FFd1 (EMAC_1/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/PACKET_RECEIVER_FSM_port_map/current_st_FSM_FFd1)
     LUT4:I0->O            4   0.094   1.085  EMAC_1/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/match_val<3>11 (EMAC_1/N9)
     LUT6:I0->O            1   0.094   0.000  EMAC_1/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/match_val<7>1 (EMAC_1/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/match_val<7>1)
     MUXF7:I1->O           0   0.254   0.000  EMAC_1/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/match_val<7>_f7 (EMAC_1/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/match_val<7>)
    comp_11b_equal:b<7>        0.000          EMAC_1/UDP_IP_Core_1/IPv4_PACKET_RECEIVER_port_map/Comp_11b_equal_port_map
    ----------------------------------------
    Total                      2.875ns (0.913ns logic, 1.962ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GMII_RX_CLK_0'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.807ns (Levels of Logic = 0)
  Source:            EMAC_1/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC (FF)
  Destination:       EMAC_1/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac:PHYEMAC0RXDV (PAD)
  Source Clock:      GMII_RX_CLK_0 rising

  Data Path: EMAC_1/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC to EMAC_1/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac:PHYEMAC0RXDV
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  EMAC_1/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC (EMAC_1/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC)
    TEMAC:PHYEMAC0RXDV         0.000          EMAC_1/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 77 / 74
-------------------------------------------------------------------------
Delay:               4.196ns (Levels of Logic = 3)
  Source:            BUTTONS<1> (PAD)
  Destination:       SYNC_TRIGGER_OUT_b<1> (PAD)

  Data Path: BUTTONS<1> to SYNC_TRIGGER_OUT_b<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.818   0.485  BUTTONS_1_IBUF (BUTTONS_1_IBUF)
     LUT2:I1->O            3   0.094   0.347  trig_out_se2_or00001 (trig_out_se2<0>)
     OBUFDS:I->O               2.452          G2[0].diff_out (SYNC_TRIGGER_OUT<0>)
    ----------------------------------------
    Total                      4.196ns (3.364ns logic, 0.832ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================


Total REAL time to Xst completion: 62.00 secs
Total CPU time to Xst completion: 62.94 secs
 
--> 

Total memory usage is 292572 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  290 (   0 filtered)
Number of infos    :   89 (   0 filtered)

