{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680960939556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680960939556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 21:35:39 2023 " "Processing started: Sat Apr 08 21:35:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680960939556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1680960939556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1680960939556 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1680960939592 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1680960939683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1680960939683 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680960939721 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680960939721 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aql1 " "Entity dcfifo_aql1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680960939853 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1680960939853 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1680960939853 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1680960939853 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1680960939856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 14 cmos_pclk port " "Ignored filter at top.sdc(14): cmos_pclk could not be matched with a port" {  } { { "E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/top.sdc" "" { Text "E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/top.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1680960939856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock top.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at top.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name cmos_pclk -period 11.904 \[get_ports \{cmos_pclk\}\] " "create_clock -name cmos_pclk -period 11.904 \[get_ports \{cmos_pclk\}\]" {  } { { "E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/top.sdc" "" { Text "E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/top.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680960939856 ""}  } { { "E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/top.sdc" "" { Text "E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/top.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1680960939856 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1680960939857 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1680960939857 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680960939857 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1680960939857 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 52 cmos_pclk clock " "Ignored filter at top.sdc(52): cmos_pclk could not be matched with a clock" {  } { { "E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/top.sdc" "" { Text "E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/top.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1680960939857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups top.sdc 52 Argument -group with value \[get_clocks \{cmos_pclk\}\] contains zero elements " "Ignored set_clock_groups at top.sdc(52): Argument -group with value \[get_clocks \{cmos_pclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{cmos_pclk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{cmos_pclk\}\]" {  } { { "E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/top.sdc" "" { Text "E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/top.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1680960939857 ""}  } { { "E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/top.sdc" "" { Text "E:/FPGA_work/CYCLONE_IV/Code_LCD/sdram_tvp5150_lcd480/top.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1680960939857 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iic_config:iic_config_m0\|iic_CTRL_CLK " "Node: iic_config:iic_config_m0\|iic_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register iic_config:iic_config_m0\|I2C_Controller:iic_controller_m0\|SD_COUNTER\[1\] iic_config:iic_config_m0\|iic_CTRL_CLK " "Register iic_config:iic_config_m0\|I2C_Controller:iic_controller_m0\|SD_COUNTER\[1\] is being clocked by iic_config:iic_config_m0\|iic_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680960939860 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1680960939860 "|top|iic_config:iic_config_m0|iic_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "bt656_rx:bt656_rx_m0\|lcc2 " "Node: bt656_rx:bt656_rx_m0\|lcc2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cmos_write_req_gen:cmos_write_req_gen_m0\|write_req bt656_rx:bt656_rx_m0\|lcc2 " "Register cmos_write_req_gen:cmos_write_req_gen_m0\|write_req is being clocked by bt656_rx:bt656_rx_m0\|lcc2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680960939860 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1680960939860 "|top|bt656_rx:bt656_rx_m0|lcc2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "bt656_clk_27m " "Node: bt656_clk_27m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register bt656_rx:bt656_rx_m0\|v bt656_clk_27m " "Register bt656_rx:bt656_rx_m0\|v is being clocked by bt656_clk_27m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680960939860 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1680960939860 "|top|bt656_clk_27m"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680960939864 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1680960939864 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1680960939870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.824 " "Worst-case setup slack is 2.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960939883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960939883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.824               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.824               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960939883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.521               0.000 clk  " "   15.521               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960939883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  104.177               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  104.177               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960939883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680960939883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960939886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960939886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.452               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960939886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.453               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960939886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 clk  " "    0.485               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960939886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680960939886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.797 " "Worst-case recovery slack is 6.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960939887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960939887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.797               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.797               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960939887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680960939887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.590 " "Worst-case removal slack is 1.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960939889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960939889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.590               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.590               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960939889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680960939889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.698 " "Worst-case minimum pulse width slack is 4.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960939890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960939890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.698               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.698               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960939890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.698               0.000 clk  " "    9.698               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960939890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.252               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   55.252               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960939890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680960939890 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 30 synchronizer chains. " "Report Metastability: Found 30 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960939923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 30 " "Number of Synchronizer Chains Found: 30" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960939923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960939923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.100 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.100" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960939923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.878 ns " "Worst Case Available Settling Time: 13.878 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960939923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960939923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960939923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960939923 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680960939923 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1680960939926 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1680960939940 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1680960940135 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iic_config:iic_config_m0\|iic_CTRL_CLK " "Node: iic_config:iic_config_m0\|iic_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register iic_config:iic_config_m0\|I2C_Controller:iic_controller_m0\|SD_COUNTER\[1\] iic_config:iic_config_m0\|iic_CTRL_CLK " "Register iic_config:iic_config_m0\|I2C_Controller:iic_controller_m0\|SD_COUNTER\[1\] is being clocked by iic_config:iic_config_m0\|iic_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680960940202 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1680960940202 "|top|iic_config:iic_config_m0|iic_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "bt656_rx:bt656_rx_m0\|lcc2 " "Node: bt656_rx:bt656_rx_m0\|lcc2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cmos_write_req_gen:cmos_write_req_gen_m0\|write_req bt656_rx:bt656_rx_m0\|lcc2 " "Register cmos_write_req_gen:cmos_write_req_gen_m0\|write_req is being clocked by bt656_rx:bt656_rx_m0\|lcc2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680960940202 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1680960940202 "|top|bt656_rx:bt656_rx_m0|lcc2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "bt656_clk_27m " "Node: bt656_clk_27m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register bt656_rx:bt656_rx_m0\|v bt656_clk_27m " "Register bt656_rx:bt656_rx_m0\|v is being clocked by bt656_clk_27m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680960940202 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1680960940202 "|top|bt656_clk_27m"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680960940203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.216 " "Worst-case setup slack is 3.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.216               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.216               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.870               0.000 clk  " "   15.870               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  104.578               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  104.578               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680960940213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 clk  " "    0.430               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680960940216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.980 " "Worst-case recovery slack is 6.980" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.980               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.980               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680960940218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.426 " "Worst-case removal slack is 1.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.426               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.426               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680960940221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.676 " "Worst-case minimum pulse width slack is 4.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.676               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.676               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.679               0.000 clk  " "    9.679               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.228               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   55.228               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680960940223 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 30 synchronizer chains. " "Report Metastability: Found 30 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960940263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 30 " "Number of Synchronizer Chains Found: 30" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960940263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960940263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.100 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.100" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960940263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.242 ns " "Worst Case Available Settling Time: 14.242 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960940263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960940263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960940263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960940263 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680960940263 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1680960940266 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iic_config:iic_config_m0\|iic_CTRL_CLK " "Node: iic_config:iic_config_m0\|iic_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register iic_config:iic_config_m0\|I2C_Controller:iic_controller_m0\|SD_COUNTER\[1\] iic_config:iic_config_m0\|iic_CTRL_CLK " "Register iic_config:iic_config_m0\|I2C_Controller:iic_controller_m0\|SD_COUNTER\[1\] is being clocked by iic_config:iic_config_m0\|iic_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680960940350 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1680960940350 "|top|iic_config:iic_config_m0|iic_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "bt656_rx:bt656_rx_m0\|lcc2 " "Node: bt656_rx:bt656_rx_m0\|lcc2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cmos_write_req_gen:cmos_write_req_gen_m0\|write_req bt656_rx:bt656_rx_m0\|lcc2 " "Register cmos_write_req_gen:cmos_write_req_gen_m0\|write_req is being clocked by bt656_rx:bt656_rx_m0\|lcc2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680960940350 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1680960940350 "|top|bt656_rx:bt656_rx_m0|lcc2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "bt656_clk_27m " "Node: bt656_clk_27m was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register bt656_rx:bt656_rx_m0\|v bt656_clk_27m " "Register bt656_rx:bt656_rx_m0\|v is being clocked by bt656_clk_27m" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1680960940350 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1680960940350 "|top|bt656_clk_27m"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680960940351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.873 " "Worst-case setup slack is 6.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.873               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.873               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.083               0.000 clk  " "   18.083               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  108.064               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  108.064               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680960940358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.167 " "Worst-case hold slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.167               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 clk  " "    0.201               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680960940366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.485 " "Worst-case recovery slack is 8.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.485               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.485               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680960940372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.667 " "Worst-case removal slack is 0.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.667               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.667               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680960940377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.735 " "Worst-case minimum pulse width slack is 4.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.735               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.735               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.264               0.000 clk  " "    9.264               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.293               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   55.293               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680960940381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680960940381 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 30 synchronizer chains. " "Report Metastability: Found 30 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960940431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 30 " "Number of Synchronizer Chains Found: 30" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960940431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960940431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.100 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.100" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960940431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.339 ns " "Worst Case Available Settling Time: 17.339 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960940431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960940431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960940431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1680960940431 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680960940431 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1680960940683 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1680960940684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680960940739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 21:35:40 2023 " "Processing ended: Sat Apr 08 21:35:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680960940739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680960940739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680960940739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1680960940739 ""}
