Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_data_refill_bram_func_synth xil_defaultlib.tb_data_refill_bram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110000...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100000...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111111100...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110010100...
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.dual_port_bram
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.RAM32X1S
Compiling module xil_defaultlib.data_mem_column_4
Compiling module xil_defaultlib.data_mem_column_5
Compiling module xil_defaultlib.data_mem_column_6
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.data_mem_column_7
Compiling module xil_defaultlib.data_mem_way
Compiling module xil_defaultlib.data_mem_column
Compiling module xil_defaultlib.data_mem_column_1
Compiling module xil_defaultlib.data_mem_column_2
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.data_mem_column_3
Compiling module xil_defaultlib.data_mem_way_0
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.data_array
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.refill_controller
Compiling module xil_defaultlib.data_refill_bram
Compiling module xil_defaultlib.tb_data_refill_bram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_data_refill_bram_func_synth
