<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Nut/OS: include/arch/arm/atmel/at91_spi.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  <td id="projectlogo"><img alt="Logo" src="nutos_logo.png"/></td>
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Nut/OS
   &#160;<span id="projectnumber">4.10.3</span>
   </div>
   <div id="projectbrief">API Reference</div>
  </td>
  
  
  
   
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
   
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.5.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('arch_2arm_2atmel_2at91__spi_8h.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">at91_spi.h File Reference</div>  </div>
</div>
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="arch_2arm_2atmel_2at91__spi_8h__dep__incl.png" border="0" usemap="#include_2arch_2arm_2atmel_2at91__spi_8hdep" alt=""/></div>
<map name="include_2arch_2arm_2atmel_2at91__spi_8hdep" id="include_2arch_2arm_2atmel_2at91__spi_8hdep">
<area shape="rect" id="node3" href="at91sam7s_8h.html" title="include/arch/arm/atmel/at91sam7s.h" alt="" coords="5,81,229,106"/><area shape="rect" id="node5" href="at91sam7se_8h.html" title="include/arch/arm/atmel/at91sam7se.h" alt="" coords="254,81,484,106"/><area shape="rect" id="node7" href="at91sam7x_8h.html" title="include/arch/arm/atmel/at91sam7x.h" alt="" coords="509,81,731,106"/><area shape="rect" id="node9" href="at91sam9260_8h.html" title="include/arch/arm/atmel/at91sam9260.h" alt="" coords="755,81,993,106"/><area shape="rect" id="node11" href="at91sam9g45_8h.html" title="include/arch/arm/atmel/at91sam9g45.h" alt="" coords="1018,81,1256,106"/><area shape="rect" id="node13" href="at91sam9xe_8h.html" title="include/arch/arm/atmel/at91sam9xe.h" alt="" coords="1281,81,1511,106"/></map>
</div>
</div>
<p><a href="arch_2arm_2atmel_2at91__spi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="member-group"></a>
SPI Control Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga8e275a46a44f13ece64e0efd15f7587c">SPI_CR_OFF</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga8e275a46a44f13ece64e0efd15f7587c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga871bf672ae2d310ce3376b87dc73f341">SPI_SPIEN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI enable.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga871bf672ae2d310ce3376b87dc73f341"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gaea567aa161cd996db0caa4579d16dd1a">SPI_SPIDIS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI disable.  <a href="group__xg_nut_arch_arm_at91_spi.html#gaea567aa161cd996db0caa4579d16dd1a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gab67d8fc9dba20b5f7c43feb5df7e658d">SPI_SWRST</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset.  <a href="group__xg_nut_arch_arm_at91_spi.html#gab67d8fc9dba20b5f7c43feb5df7e658d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga9b5584c127911cf3ce702d4476d498b4">SPI_LASTXFER</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Last transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga9b5584c127911cf3ce702d4476d498b4"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SPI Mode Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga667b39890bb5d185060da8604cb95048">SPI_MR_OFF</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode register offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga667b39890bb5d185060da8604cb95048"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga1039e667b18eb11df8ab4e168546200b">SPI_MSTR</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Master mode.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga1039e667b18eb11df8ab4e168546200b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga20d08039426809232c9f319198dd8a9d">SPI_PS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga20d08039426809232c9f319198dd8a9d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga75853bf4d9ff27cb8c01ca3f9f16bf17">SPI_PCSDEC</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip select decode.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga75853bf4d9ff27cb8c01ca3f9f16bf17"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gac2ff1b26d2b19679b192322e37ed4b3b">SPI_FDIV</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock selection.  <a href="group__xg_nut_arch_arm_at91_spi.html#gac2ff1b26d2b19679b192322e37ed4b3b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga35767f5bfa3d7dc1965df71ea657fe23">SPI_MODFDIS</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode fault detection.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga35767f5bfa3d7dc1965df71ea657fe23"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga46402bb34b70efa1ab4010d6da3e0187">SPI_LLB</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Local loopback enable.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga46402bb34b70efa1ab4010d6da3e0187"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga0d67221fb35e3c26beee74edca53d8eb">SPI_PCS</a>&#160;&#160;&#160;0x000F0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral chip select mask.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga0d67221fb35e3c26beee74edca53d8eb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga8ca24fe6b638ea1302ab6e3f6d3b3b14">SPI_PCS_0</a>&#160;&#160;&#160;0x000E0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral chip select 0.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga8ca24fe6b638ea1302ab6e3f6d3b3b14"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gaa44582de9b940b83f6981e4c69dd1c76">SPI_PCS_1</a>&#160;&#160;&#160;0x000D0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral chip select 1.  <a href="group__xg_nut_arch_arm_at91_spi.html#gaa44582de9b940b83f6981e4c69dd1c76"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga192ff06469ad7ae6c72c3d8a9117c357">SPI_PCS_2</a>&#160;&#160;&#160;0x000B0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral chip select 2.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga192ff06469ad7ae6c72c3d8a9117c357"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga4db907ee87d4a328c84185728f59e3a1">SPI_PCS_3</a>&#160;&#160;&#160;0x00070000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral chip select 3.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga4db907ee87d4a328c84185728f59e3a1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gacff720554f3019f12e82bc185bafc121">SPI_PCS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of peripheral chip select.  <a href="group__xg_nut_arch_arm_at91_spi.html#gacff720554f3019f12e82bc185bafc121"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga16181ca614d283b6ae6272d7ed5056b8">SPI_DLYBCS</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for delay between chip selects.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga16181ca614d283b6ae6272d7ed5056b8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gac7b5bc689a224102bf658ae8b4da91b6">SPI_DLYBCS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of delay between chip selects.  <a href="group__xg_nut_arch_arm_at91_spi.html#gac7b5bc689a224102bf658ae8b4da91b6"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SPI Receive Data Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gae9ef5d1a15263866020b69fc90432c40">SPI_RDR_OFF</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive data register offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#gae9ef5d1a15263866020b69fc90432c40"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga5cb38f8f2562ba378dca7984d788041a">SPI_RD</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive data mask.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga5cb38f8f2562ba378dca7984d788041a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga6908bf9f392bfea0063928124ac58d74">SPI_RD_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of receive data.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga6908bf9f392bfea0063928124ac58d74"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SPI Transmit Data Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gad2da1872736ca9a77a62a740a59ab597">SPI_TDR_OFF</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit data register offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#gad2da1872736ca9a77a62a740a59ab597"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga9126458deb8a1ae05a1b22388f200ea3">SPI_TD</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit data mask.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga9126458deb8a1ae05a1b22388f200ea3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gab9444f89e75f8c4ba84bb0933470f469">SPI_TD_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of transmit data.  <a href="group__xg_nut_arch_arm_at91_spi.html#gab9444f89e75f8c4ba84bb0933470f469"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SPI Status and Interrupt Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga3ffb187244e364d1b466b76406b0203f">SPI_SR_OFF</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga3ffb187244e364d1b466b76406b0203f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga63536d3845e1e0d63e502751009f66dd">SPI_IER_OFF</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga63536d3845e1e0d63e502751009f66dd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga25f7af3fca93bafc93bf0eb2890f9ce6">SPI_IDR_OFF</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt disable register offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga25f7af3fca93bafc93bf0eb2890f9ce6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gad347308043df64a6879d66637c0fb81a">SPI_IMR_OFF</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#gad347308043df64a6879d66637c0fb81a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gaa91538b9ec551ad89a26d8f42bc968f5">SPI_RDRF</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive data register full.  <a href="group__xg_nut_arch_arm_at91_spi.html#gaa91538b9ec551ad89a26d8f42bc968f5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga86bd92fa20f00109aac99ec9bf8a4e6c">SPI_TDRE</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit data register empty.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga86bd92fa20f00109aac99ec9bf8a4e6c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga2b216e06a94c77056d10d2c419786c75">SPI_MODF</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode fault error.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga2b216e06a94c77056d10d2c419786c75"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga001b753400060af2268a0f0b32bbb0d0">SPI_OVRES</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error status.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga001b753400060af2268a0f0b32bbb0d0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gabde28d7b97a355ea7f1e72a273f1b19f">SPI_ENDRX</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of RX buffer.  <a href="group__xg_nut_arch_arm_at91_spi.html#gabde28d7b97a355ea7f1e72a273f1b19f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga35eb31041ab7f44108e8cc29f71aa840">SPI_ENDTX</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of TX buffer.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga35eb31041ab7f44108e8cc29f71aa840"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga2af3ecadd677c8d5bcfec00c1c41cabf">SPI_RXBUFF</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RX buffer full.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga2af3ecadd677c8d5bcfec00c1c41cabf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gacd8fc892c61ebf85184a5c94b6019c5c">SPI_TXBUFE</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TX buffer empty.  <a href="group__xg_nut_arch_arm_at91_spi.html#gacd8fc892c61ebf85184a5c94b6019c5c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga1857754ffc22b109a1ad82dffc0690e1">SPI_NSSR</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NSS rising.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga1857754ffc22b109a1ad82dffc0690e1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga206133d7215eeb186be703c5890ac84a">SPI_TXEMPTY</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmission register empty.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga206133d7215eeb186be703c5890ac84a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga1f278741b5f23eb1dd9954cd6b0ea192">SPI_SPIENS</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI enable status.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga1f278741b5f23eb1dd9954cd6b0ea192"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SPI Chip Select Registers</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga3939589eccfd1fba44d3869076d7bf34">SPI_CSR0_OFF</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip select register 0 offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga3939589eccfd1fba44d3869076d7bf34"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga51f931d4e56d8770c6919f9856f0652c">SPI_CSR1_OFF</a>&#160;&#160;&#160;0x00000034</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip select register 1 offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga51f931d4e56d8770c6919f9856f0652c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga00b9b79aa71c566f6be303caadb9131a">SPI_CSR2_OFF</a>&#160;&#160;&#160;0x00000038</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip select register 2 offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga00b9b79aa71c566f6be303caadb9131a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gacca57844dd70dce2469000f21e42f40e">SPI_CSR3_OFF</a>&#160;&#160;&#160;0x0000003C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip select register 3 offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#gacca57844dd70dce2469000f21e42f40e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gad8e335b1f808bd7408d2aef2377adcb1">SPI_CPOL</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock polarity.  <a href="group__xg_nut_arch_arm_at91_spi.html#gad8e335b1f808bd7408d2aef2377adcb1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga50366ed780ac3d87102f76e6cf00e1c9">SPI_NCPHA</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock phase.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga50366ed780ac3d87102f76e6cf00e1c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gadc9068ac64ffdd59b8af37472e387709">SPI_CSAAT</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip select active after transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#gadc9068ac64ffdd59b8af37472e387709"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga9177b1588e7d55b8831690096aba5644">SPI_BITS</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits per transfer mask.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga9177b1588e7d55b8831690096aba5644"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga39e773184c3563e6c3d739129766c1f8">SPI_BITS_8</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">8 bits per transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga39e773184c3563e6c3d739129766c1f8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga02fa36f378be4cb9b6a3f1b776ab34b6">SPI_BITS_9</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">9 bits per transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga02fa36f378be4cb9b6a3f1b776ab34b6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga21c324ffdb1787455527a53776b9e513">SPI_BITS_10</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">10 bits per transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga21c324ffdb1787455527a53776b9e513"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga3a8f114a450f53d5cc8e29a199c6d3cc">SPI_BITS_11</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">11 bits per transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga3a8f114a450f53d5cc8e29a199c6d3cc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga0166386a770171ae5c9fd3eb1cc1b817">SPI_BITS_12</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">12 bits per transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga0166386a770171ae5c9fd3eb1cc1b817"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gaed3cbe853bbaf0a8293e79f036da2ecc">SPI_BITS_13</a>&#160;&#160;&#160;0x00000050</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">13 bits per transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#gaed3cbe853bbaf0a8293e79f036da2ecc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga393e89b3ea398be5afd440a23affae0f">SPI_BITS_14</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">14 bits per transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga393e89b3ea398be5afd440a23affae0f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gafea545866c7be45da9951b532143474b">SPI_BITS_15</a>&#160;&#160;&#160;0x00000070</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">15 bits per transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#gafea545866c7be45da9951b532143474b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gae4613682b4adc697ed9b5cdce299674b">SPI_BITS_16</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">16 bits per transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#gae4613682b4adc697ed9b5cdce299674b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gaa15eeddebde002e6a1e5cf893c423e61">SPI_BITS_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of bits per transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#gaa15eeddebde002e6a1e5cf893c423e61"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga5e7060fc31c70cf78a2869fbebd08023">SPI_SCBR</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial clock baud rate mask.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga5e7060fc31c70cf78a2869fbebd08023"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga2df02f604ac7924a0007918ab71b2c67">SPI_SCBR_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of serial clock baud rate.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga2df02f604ac7924a0007918ab71b2c67"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga30e93a3290cf04fae37d2539d2fb119a">SPI_DLYBS</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay before SPCK mask.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga30e93a3290cf04fae37d2539d2fb119a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga3649e40f6cf0e94e8d449caf04d6c7d8">SPI_DLYBS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of delay before SPCK.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga3649e40f6cf0e94e8d449caf04d6c7d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga6072cb9d3ae9bb3f024e257532ae6ec0">SPI_DLYBCT</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay between consecutive transfers mask.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga6072cb9d3ae9bb3f024e257532ae6ec0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gaa3224c7c92461b3274f9e26248efab06">SPI_DLYBCT_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of delay between consecutive transfers.  <a href="group__xg_nut_arch_arm_at91_spi.html#gaa3224c7c92461b3274f9e26248efab06"></a><br/></td></tr>
</table>
</div>
</div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="arch_2arm_2atmel_2at91__spi_8h.html">at91_spi.h</a>      </li>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr>
<address>
  <small>
    &copy;&nbsp;2000-2010 by contributors - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
