Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue Jan  8 12:01:35 2019
| Host             : NingHeChuan running 64-bit major release  (build 9200)
| Command          : report_power -file dds_top_power_routed.rpt -pb dds_top_power_summary_routed.pb -rpx dds_top_power_routed.rpx
| Design           : dds_top
| Device           : xc7z015iclg485-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.731        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.635        |
| Device Static (W)        | 0.096        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 92.0         |
| Junction Temperature (C) | 33.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.132 |      151 |       --- |             --- |
|   LUT as Logic |     0.075 |       37 |     46200 |            0.08 |
|   CARRY4       |     0.039 |       19 |     11550 |            0.16 |
|   Register     |     0.012 |       74 |     92400 |            0.08 |
|   BUFG         |     0.005 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       19 |       --- |             --- |
| Signals        |     0.127 |      166 |       --- |             --- |
| Block RAM      |     0.636 |        6 |        95 |            6.32 |
| I/O            |     0.740 |       18 |       150 |           12.00 |
| Static Power   |     0.096 |          |           |                 |
| Total          |     1.731 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.900 |       0.894 |      0.006 |
| Vccaux    |       1.800 |     0.037 |       0.027 |      0.010 |
| Vcco33    |       3.300 |     0.207 |       0.206 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.061 |       0.060 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.015 |       0.000 |      0.015 |
| Vccpaux   |       1.800 |     0.009 |       0.000 |      0.009 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| dds_top                                      |     1.635 |
|   DA_inst                                    |    <0.001 |
|   Mux_DDS_inst                               |     0.019 |
|   blk_mem_cos_inst                           |     0.159 |
|     U0                                       |     0.159 |
|       inst_blk_mem_gen                       |     0.159 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.159 |
|           valid.cstr                         |     0.159 |
|             ramloop[0].ram.r                 |     0.052 |
|               prim_init.ram                  |     0.052 |
|             ramloop[1].ram.r                 |     0.107 |
|               prim_init.ram                  |     0.107 |
|   blk_mem_sin_inst                           |     0.159 |
|     U0                                       |     0.159 |
|       inst_blk_mem_gen                       |     0.159 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.159 |
|           valid.cstr                         |     0.159 |
|             ramloop[0].ram.r                 |     0.052 |
|               prim_init.ram                  |     0.052 |
|             ramloop[1].ram.r                 |     0.107 |
|               prim_init.ram                  |     0.107 |
|   blk_mem_square_inst                        |     0.159 |
|     U0                                       |     0.159 |
|       inst_blk_mem_gen                       |     0.159 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.159 |
|           valid.cstr                         |     0.159 |
|             ramloop[0].ram.r                 |     0.052 |
|               prim_init.ram                  |     0.052 |
|             ramloop[1].ram.r                 |     0.107 |
|               prim_init.ram                  |     0.107 |
|   blk_mem_triangular_inst                    |     0.159 |
|     U0                                       |     0.159 |
|       inst_blk_mem_gen                       |     0.159 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.159 |
|           valid.cstr                         |     0.159 |
|             ramloop[0].ram.r                 |     0.052 |
|               prim_init.ram                  |     0.052 |
|             ramloop[1].ram.r                 |     0.107 |
|               prim_init.ram                  |     0.107 |
+----------------------------------------------+-----------+


