Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 49790ABEF89
	for <lists+qemu-devel@lfdr.de>; Wed, 21 May 2025 11:22:40 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1uHfeT-00052n-BN; Wed, 21 May 2025 05:22:17 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <manos.pitsidianakis@linaro.org>)
 id 1uHfeR-00052R-9G
 for qemu-devel@nongnu.org; Wed, 21 May 2025 05:22:15 -0400
Received: from mail-ed1-x529.google.com ([2a00:1450:4864:20::529])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <manos.pitsidianakis@linaro.org>)
 id 1uHfeN-0007qv-BH
 for qemu-devel@nongnu.org; Wed, 21 May 2025 05:22:14 -0400
Received: by mail-ed1-x529.google.com with SMTP id
 4fb4d7f45d1cf-601a6e2e93cso3532090a12.1
 for <qemu-devel@nongnu.org>; Wed, 21 May 2025 02:22:09 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1747819326; x=1748424126; darn=nongnu.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=zb8q/SmPRpppwbgMXjZ7fPIPS3K7I9owG5+ij7uJ31s=;
 b=RRLmHkwoFYRElRk+7oOiQowW84GcCzOgnUY3qsBpMaLPu4vbm49Eb7CoJYmdN6OYNB
 MyV7ek+eRZs99xJkWL/+M1Ay9nGjK7oaJ8/CTVi+Cj5j33nqXgUb7tF095GNkYZPJzFJ
 DxZQRvShGA1SSqr7ggsteYB6ix2lZQCn4UoNjYzzbcTJjRIYkswbt59AME+8QJI30PkX
 M1rm5VoVHhUJkH/ECgUJyNQo1brXpyA6+qwRjNY/GWn3a5W9zK8OlSYxZi9MaaUlzdX9
 3OAYsQlPO7BKZEsCQ+JOjO95kDWciTETWpTGW6aGntYWPHUuZfi9sN7LjO8H+0eHjeHG
 v/6g==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1747819326; x=1748424126;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=zb8q/SmPRpppwbgMXjZ7fPIPS3K7I9owG5+ij7uJ31s=;
 b=BVXQfJjaL4IwTFt0JN/UqQtvUkfL+VKsWpn+l01CosH//Hdh8WCmrMujOMrERNICFj
 TdqUbNzwq4Ms/Nyd5fqVV3jCO3qcmTuZA+qRaQWj/qmCLzOrFAPqKLxIRMUITIFIsssX
 m7ZnUx03kHDNFJFnOEcEKYIgqDM2W0A/FfLcS2DXqfeJScmuxb3tBAigl0AXdUI7hXQQ
 8QyFinlaBD+KtlMl0Xcz0Ud+qLZtgiYVTTPQA6emiX4+w3s3OMtDucMucc0cbek9Xvzs
 IsU+9avy2N4KlFJngEnW2WvmywEzvlDJPpqqQmTMZfaNl9Syy2vrlwUVW7G5czmdfs01
 FhoQ==
X-Gm-Message-State: AOJu0YymXP0ImWfb0+QIcUf5e574R3fQ4g5VAmeuNvxeun4q1pZ9SPOr
 mQEGuWdonOx6O+ViUGvWVWQpyhwb/LrWUT87fel7RLd0XDM0mmm9DrEzvVInwM7Zg9xqVBOigGf
 QZ8styvGknZt5h/ikHunwXFROef4kAKUpgMkLGpUWAw==
X-Gm-Gg: ASbGncvwu/QeSq4bI01bngJ+ggl5Ezs6R19/pskV4/l9aH8Jf7Ab9Fvx4sHuovXp96C
 T4FOXRqmBv5aTnuwN130EgRO/4DygnPam2Japio8DhAOSQm5gWKV7B5jAHlXwNWtEHBBAM8MBZw
 /WNiBU9Ws7Ww/znQjza6gDF1ZXVbxI
X-Google-Smtp-Source: AGHT+IFx4l/hM9hYgXVHHM9GKRPoXfbzrhoF00ZoCjwKNu3T6LwSO4IUSFLh4iiRZdPq4QxA3vi34SHMbFansZ6BJCk=
X-Received: by 2002:a05:6402:254c:b0:601:9afe:8da9 with SMTP id
 4fb4d7f45d1cf-6019afe8ee7mr12495815a12.11.1747819326435; Wed, 21 May 2025
 02:22:06 -0700 (PDT)
MIME-Version: 1.0
References: <20250521081845.496442-1-pbonzini@redhat.com>
 <20250521081845.496442-6-pbonzini@redhat.com>
In-Reply-To: <20250521081845.496442-6-pbonzini@redhat.com>
From: Manos Pitsidianakis <manos.pitsidianakis@linaro.org>
Date: Wed, 21 May 2025 12:21:40 +0300
X-Gm-Features: AX0GCFtjwf2hNxVWBVZeB9p8qnuLMEZMMHhgYfQmgeGdUdVkCgfole99mQWYMOU
Message-ID: <CAAjaMXaeM0Nt3dzEJLCiAOeCQzneEDO6yeX3+CF5tZ2dhQ=YLw@mail.gmail.com>
Subject: Re: [RFC PATCH 5/6] rust: pl011: switch from bilge to bitfield-struct
To: Paolo Bonzini <pbonzini@redhat.com>
Cc: qemu-devel@nongnu.org, peter.maydell@linaro.org, qemu-rust@nongnu.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2a00:1450:4864:20::529;
 envelope-from=manos.pitsidianakis@linaro.org; helo=mail-ed1-x529.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Wed, May 21, 2025 at 11:19=E2=80=AFAM Paolo Bonzini <pbonzini@redhat.com=
> wrote:
>
> The bilge crate, while very nice and espressive, is heavily reliant on
> traits; because trait functions are never const, bilge and const mix
> about as well as water and oil.
>
> Try using the bitfield-struct crate instead.  It is built to support
> const very well and the only downside is that more manual annotations
> are needed (for enums and non-full-byte members).  Otherwise, the use
> is pretty much the same and in fact device code does not change at all,
> only register declarations.
>
> Recent versions want to use Rust 1.83, so this uses a slightly older
> version with basically no lost functionality; but anyway, I want to switc=
h
> to 1.83 for QEMU as well due to improved "const" support in the compiler.
>
> Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
> ---
>  rust/Cargo.toml                     |   1 +
>  rust/hw/char/pl011/Cargo.toml       |   3 +-
>  rust/hw/char/pl011/meson.build      |  11 +--
>  rust/hw/char/pl011/src/registers.rs | 108 ++++++++++++++--------------
>  4 files changed, 56 insertions(+), 67 deletions(-)
>
> diff --git a/rust/Cargo.toml b/rust/Cargo.toml
> index 165328b6d01..3345858b5b4 100644
> --- a/rust/Cargo.toml
> +++ b/rust/Cargo.toml
> @@ -97,5 +97,6 @@ used_underscore_binding =3D "deny"
>  #wildcard_imports =3D "deny"   # still have many bindings::* imports
>
>  # these may have false positives
> +enum_variant_names =3D "allow"
>  #option_if_let_else =3D "deny"
>  cognitive_complexity =3D "deny"
> diff --git a/rust/hw/char/pl011/Cargo.toml b/rust/hw/char/pl011/Cargo.tom=
l
> index 003ef9613d4..97e3dd00c35 100644
> --- a/rust/hw/char/pl011/Cargo.toml
> +++ b/rust/hw/char/pl011/Cargo.toml
> @@ -16,8 +16,7 @@ rust-version.workspace =3D true
>  crate-type =3D ["staticlib"]
>
>  [dependencies]
> -bilge =3D { version =3D "0.2.0" }
> -bilge-impl =3D { version =3D "0.2.0" }
> +bitfield-struct =3D { version =3D "0.9" }
>  bits =3D { path =3D "../../../bits" }
>  qemu_api =3D { path =3D "../../../qemu-api" }
>  qemu_api_macros =3D { path =3D "../../../qemu-api-macros" }
> diff --git a/rust/hw/char/pl011/meson.build b/rust/hw/char/pl011/meson.bu=
ild
> index f134a6cdc6b..1bae5a03310 100644
> --- a/rust/hw/char/pl011/meson.build
> +++ b/rust/hw/char/pl011/meson.build
> @@ -1,17 +1,10 @@
> -subproject('bilge-0.2-rs', required: true)
> -subproject('bilge-impl-0.2-rs', required: true)
> -
> -bilge_dep =3D dependency('bilge-0.2-rs')
> -bilge_impl_dep =3D dependency('bilge-impl-0.2-rs')
> -
>  _libpl011_rs =3D static_library(
>    'pl011',
>    files('src/lib.rs'),
>    override_options: ['rust_std=3D2021', 'build.rust_std=3D2021'],
>    rust_abi: 'rust',
>    dependencies: [
> -    bilge_dep,
> -    bilge_impl_dep,
> +    bitfield_struct_dep,
>      bits_rs,
>      qemu_api,
>      qemu_api_macros,
> @@ -22,6 +15,6 @@ rust_devices_ss.add(when: 'CONFIG_X_PL011_RUST', if_tru=
e: [declare_dependency(
>    link_whole: [_libpl011_rs],
>    # Putting proc macro crates in `dependencies` is necessary for Meson t=
o find
>    # them when compiling the root per-target static rust lib.
> -  dependencies: [bilge_impl_dep, qemu_api_macros],
> +  dependencies: [bitfield_struct_dep, qemu_api_macros],
>    variables: {'crate': 'pl011'},
>  )])
> diff --git a/rust/hw/char/pl011/src/registers.rs b/rust/hw/char/pl011/src=
/registers.rs
> index 7ececd39f86..f2138c637c5 100644
> --- a/rust/hw/char/pl011/src/registers.rs
> +++ b/rust/hw/char/pl011/src/registers.rs
> @@ -5,12 +5,16 @@
>  //! Device registers exposed as typed structs which are backed by arbitr=
ary
>  //! integer bitmaps. [`Data`], [`Control`], [`LineControl`], etc.
>
> +// rustc prefers "constant-like" enums to use upper case names, but that
> +// is inconsistent in its own way.
> +#![allow(non_upper_case_globals)]
> +
>  // For more detail see the PL011 Technical Reference Manual DDI0183:
>  // https://developer.arm.com/documentation/ddi0183/latest/
>
> -use bilge::prelude::*;
> +use bitfield_struct::bitfield;
>  use bits::bits;
> -use qemu_api::{impl_vmstate_bitsized, impl_vmstate_forward};
> +use qemu_api::impl_vmstate_forward;
>
>  /// Offset of each register from the base memory address of the device.
>  #[doc(alias =3D "offset")]
> @@ -78,14 +82,18 @@ pub enum RegisterOffset {
>  /// The `UARTRSR` register is updated only when a read occurs
>  /// from the `UARTDR` register with the same status information
>  /// that can also be obtained by reading the `UARTDR` register
> -#[bitsize(8)]
> -#[derive(Clone, Copy, Default, DebugBits, FromBits)]
> +#[bitfield(u8)]
>  pub struct Errors {
>      pub framing_error: bool,
>      pub parity_error: bool,
>      pub break_error: bool,
>      pub overrun_error: bool,
> -    _reserved_unpredictable: u4,
> +    #[bits(4)]
> +    _reserved_unpredictable: u8,
> +}
> +
> +impl Errors {
> +    pub const BREAK: Self =3D Errors::new().with_break_error(true);
>  }
>
>  /// Data Register, `UARTDR`
> @@ -93,19 +101,18 @@ pub struct Errors {
>  /// The `UARTDR` register is the data register; write for TX and
>  /// read for RX. It is a 12-bit register, where bits 7..0 are the
>  /// character and bits 11..8 are error bits.
> -#[bitsize(32)]
> -#[derive(Clone, Copy, Default, DebugBits, FromBits)]
> +#[bitfield(u32)]
>  #[doc(alias =3D "UARTDR")]
>  pub struct Data {
>      pub data: u8,
> +    #[bits(8)]
>      pub errors: Errors,
>      _reserved: u16,
>  }
> -impl_vmstate_bitsized!(Data);
> +impl_vmstate_forward!(Data);
>
>  impl Data {
> -    // bilge is not very const-friendly, unfortunately
> -    pub const BREAK: Self =3D Self { value: 1 << 10 };
> +    pub const BREAK: Self =3D Self::new().with_errors(Errors::BREAK);
>  }
>
>  /// Receive Status Register / Error Clear Register, `UARTRSR/UARTECR`
> @@ -119,13 +126,14 @@ impl Data {
>  /// and UARTECR for writes, but really it's a single error status
>  /// register where writing anything to the register clears the error
>  /// bits.
> -#[bitsize(32)]
> -#[derive(Clone, Copy, DebugBits, FromBits)]
> +#[bitfield(u32)]
>  pub struct ReceiveStatusErrorClear {
> +    #[bits(8)]
>      pub errors: Errors,
> -    _reserved_unpredictable: u24,
> +    #[bits(24)]
> +    _reserved_unpredictable: u32,
>  }
> -impl_vmstate_bitsized!(ReceiveStatusErrorClear);
> +impl_vmstate_forward!(ReceiveStatusErrorClear);
>
>  impl ReceiveStatusErrorClear {
>      pub fn set_from_data(&mut self, data: Data) {
> @@ -138,14 +146,7 @@ pub fn reset(&mut self) {
>      }
>  }
>
> -impl Default for ReceiveStatusErrorClear {
> -    fn default() -> Self {
> -        0.into()
> -    }
> -}
> -
> -#[bitsize(32)]
> -#[derive(Clone, Copy, DebugBits, FromBits)]
> +#[bitfield(u32, default =3D false)]
>  /// Flag Register, `UARTFR`
>  ///
>  /// This has the usual inbound RS232 modem-control signals, plus flags
> @@ -171,9 +172,10 @@ pub struct Flags {
>      pub transmit_fifo_empty: bool,
>      /// RI: Ring indicator
>      pub ring_indicator: bool,
> -    _reserved_zero_no_modify: u23,
> +    #[bits(23)]
> +    _reserved_zero_no_modify: u32,
>  }
> -impl_vmstate_bitsized!(Flags);
> +impl_vmstate_forward!(Flags);
>
>  impl Flags {
>      pub fn reset(&mut self) {
> @@ -183,16 +185,14 @@ pub fn reset(&mut self) {
>
>  impl Default for Flags {
>      fn default() -> Self {
> -        let mut ret: Self =3D 0.into();
>          // After reset TXFF, RXFF, and BUSY are 0, and TXFE and RXFE are=
 1
> -        ret.set_receive_fifo_empty(true);
> -        ret.set_transmit_fifo_empty(true);
> -        ret
> +        Self::from(0)
> +            .with_receive_fifo_empty(true)
> +            .with_transmit_fifo_empty(true)
>      }
>  }
>
> -#[bitsize(32)]
> -#[derive(Clone, Copy, DebugBits, FromBits)]
> +#[bitfield(u32)]
>  /// Line Control Register, `UARTLCR_H`
>  #[doc(alias =3D "UARTLCR_H")]
>  pub struct LineControl {
> @@ -201,48 +201,46 @@ pub struct LineControl {
>      /// PEN: Parity enable
>      pub parity_enabled: bool,
>      /// EPS: Even parity select
> +    #[bits(1)]
>      pub parity: Parity,
>      /// STP2: Two stop bits select
>      pub two_stops_bits: bool,
>      /// FEN: Enable FIFOs
> +    #[bits(1)]
>      pub fifos_enabled: Mode,
>      /// WLEN: Word length in bits
>      /// b11 =3D 8 bits
>      /// b10 =3D 7 bits
>      /// b01 =3D 6 bits
>      /// b00 =3D 5 bits.
> +    #[bits(2)]
>      pub word_length: WordLength,
>      /// SPS Stick parity select
>      pub sticky_parity: bool,
>      /// 31:8 - Reserved, do not modify, read as zero.
> -    _reserved_zero_no_modify: u24,
> +    #[bits(24)]
> +    _reserved_zero_no_modify: u32,
>  }
> -impl_vmstate_bitsized!(LineControl);
> +impl_vmstate_forward!(LineControl);
>
>  impl LineControl {
>      pub fn reset(&mut self) {
>          // All the bits are cleared to 0 when reset.
> -        *self =3D 0.into();
> +        *self =3D Self::default();
>      }
>  }
>
> -impl Default for LineControl {
> -    fn default() -> Self {
> -        0.into()
> -    }
> -}
> -
> -#[bitsize(1)]
> -#[derive(Clone, Copy, Debug, Eq, FromBits, PartialEq)]
>  /// `EPS` "Even parity select", field of [Line Control
>  /// register](LineControl).
> +#[repr(u8)]
> +#[derive(Clone, Copy, Debug, Eq, PartialEq, qemu_api_macros::TryInto)]
>  pub enum Parity {
>      Odd =3D 0,
>      Even =3D 1,
>  }
>
> -#[bitsize(1)]
> -#[derive(Clone, Copy, Debug, Eq, FromBits, PartialEq)]
> +#[repr(u8)]
> +#[derive(Clone, Copy, Debug, Eq, PartialEq, qemu_api_macros::TryInto)]
>  /// `FEN` "Enable FIFOs" or Device mode, field of [Line Control
>  /// register](LineControl).
>  pub enum Mode {
> @@ -253,8 +251,8 @@ pub enum Mode {
>      FIFO =3D 1,
>  }
>
> -#[bitsize(2)]
> -#[derive(Clone, Copy, Debug, Eq, FromBits, PartialEq)]
> +#[repr(u8)]
> +#[derive(Clone, Copy, Debug, Eq, PartialEq, qemu_api_macros::TryInto)]
>  /// `WLEN` Word length, field of [Line Control register](LineControl).
>  ///
>  /// These bits indicate the number of data bits transmitted or received =
in a
> @@ -275,9 +273,8 @@ pub enum WordLength {
>  /// The `UARTCR` register is the control register. It contains various
>  /// enable bits, and the bits to write to set the usual outbound RS232
>  /// modem control signals. All bits reset to 0 except TXE and RXE.
> -#[bitsize(32)]
> +#[bitfield(u32, default =3D false)]
>  #[doc(alias =3D "UARTCR")]
> -#[derive(Clone, Copy, DebugBits, FromBits)]
>  pub struct Control {
>      /// `UARTEN` UART enable: 0 =3D UART is disabled.
>      pub enable_uart: bool,
> @@ -285,9 +282,10 @@ pub struct Control {
>      /// QEMU does not model this.
>      pub enable_sir: bool,
>      /// `SIRLP` SIR low-power IrDA mode. QEMU does not model this.
> -    pub sir_lowpower_irda_mode: u1,
> +    pub sir_lowpower_irda_mode: bool,
>      /// Reserved, do not modify, read as zero.
> -    _reserved_zero_no_modify: u4,
> +    #[bits(4)]
> +    _reserved_zero_no_modify: u8,
>      /// `LBE` Loopback enable: feed UART output back to the input
>      pub enable_loopback: bool,
>      /// `TXE` Transmit enable
> @@ -309,21 +307,19 @@ pub struct Control {
>      /// 31:16 - Reserved, do not modify, read as zero.
>      _reserved_zero_no_modify2: u16,
>  }
> -impl_vmstate_bitsized!(Control);
> +impl_vmstate_forward!(Control);
>
>  impl Control {
>      pub fn reset(&mut self) {
> -        *self =3D 0.into();
> -        self.set_enable_receive(true);
> -        self.set_enable_transmit(true);
> +        *self =3D Self::default();
>      }
>  }
>
>  impl Default for Control {
>      fn default() -> Self {
> -        let mut ret: Self =3D 0.into();
> -        ret.reset();
> -        ret
> +        Self::from(0)
> +            .with_enable_receive(true)
> +            .with_enable_transmit(true)
>      }
>  }
>
> --
> 2.49.0
>

Perhaps it'd be simpler to contribute const-ability to upstream bilge?
Is From/Into the only problem trait? I was thinking we can generate
from/into associated methods for each type that are const. It'd not
even be a big change and we can carry it as a patch until we can
catchup with upstream crates.io version in subprojects/. WDYT?

--=20
Manos Pitsidianakis
Emulation and Virtualization Engineer at Linaro Ltd

