
#####==========stderr_mid==========#####:
clang version 3.5.0 (tags/RELEASE_350/final)
Target: dsp
Thread model: posix
 "D:\ppp\lee_han-dsp_compiler-master\dsp_compiler_old\build-x64\Debug\bin\clang.exe" -cc1 -triple dsp -emit-llvm -disable-free -main-file-name mat1x3.c -mrelocation-model static -mdisable-fp-elim -fmath-errno -no-integrated-as -mconstructor-aliases -v -dwarf-column-info -coverage-file "D:\\ppp\\Linker PPP\\20191209-windows-linker\\compiler-linker-win10-test\\./testcase_8slots/mat1x3.ll" -resource-dir "D:\\ppp\\lee_han-dsp_compiler-master\\dsp_compiler_old\\build-x64\\Debug\\bin\\..\\lib\\clang\\3.5.0" -I ./include -O1 -fno-dwarf-directory-asm -fdebug-compilation-dir "D:\\ppp\\Linker PPP\\20191209-windows-linker\\compiler-linker-win10-test" -ferror-limit 19 -fmessage-length 0 -mstackrealign -fobjc-runtime=gcc -fdiagnostics-show-option -o ./testcase_8slots/mat1x3.ll -x c ./testcase_8slots/mat1x3.c
clang -cc1 version 3.5.0 based upon LLVM 3.5.0svn default target x86_64-pc-windows-msvc
ignoring nonexistent directory "/usr/local/include"
ignoring nonexistent directory "/usr/include"
#include "..." search starts here:
#include <...> search starts here:
 ./include
 D:\ppp\lee_han-dsp_compiler-master\dsp_compiler_old\build-x64\Debug\bin\..\lib\clang\3.5.0\include
End of search list.
'' is not a recognized processor for this target (ignoring processor)

#####==========stderr_asm==========#####:
# Machine code for function main: SSA

BB#0: derived from LLVM BB %entry
	%vreg12<def> = MovGR %ZERO, 0; CPURegs:%vreg12
	%vreg15<def> = MovIGH %ZERO, <ga:@main.h>[TF=3]; CPURegs:%vreg15
	%vreg14<def,tied1> = MovIGL %vreg15<tied0>, <ga:@main.h>[TF=4]; CPURegs:%vreg14,%vreg15
	%vreg16<def> = MovIGH %ZERO, <ga:@main.y>[TF=3]; CPURegs:%vreg16
	%vreg13<def,tied1> = MovIGL %vreg16<tied0>, <ga:@main.y>[TF=4]; CPURegs:%vreg13,%vreg16
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.cond1.preheader
    Predecessors according to CFG: BB#0 BB#3
	%vreg0<def> = PHI %vreg12, <BB#0>, %vreg11, <BB#3>; CPURegs:%vreg0,%vreg12,%vreg11
	%vreg1<def> = PHI %vreg13, <BB#0>, %vreg10, <BB#3>; CPURegs:%vreg1,%vreg13,%vreg10
	%vreg2<def> = PHI %vreg14, <BB#0>, %vreg9, <BB#3>; CPURegs:%vreg2,%vreg14,%vreg9
	%vreg17<def> = MovGR %ZERO, 0; CPURegs:%vreg17
	%vreg19<def> = MovIGH %ZERO, <ga:@main.x>[TF=3]; CPURegs:%vreg19
	%vreg18<def,tied1> = MovIGL %vreg19<tied0>, <ga:@main.x>[TF=4]; CPURegs:%vreg18,%vreg19
	Jmp <BB#2>
    Successors according to CFG: BB#2

BB#2: derived from LLVM BB %for.body3
    Predecessors according to CFG: BB#1 BB#2
	%vreg3<def> = PHI %vreg17, <BB#1>, %vreg8, <BB#2>; CPURegs:%vreg3,%vreg17,%vreg8
	%vreg4<def> = PHI %vreg2, <BB#1>, %vreg6, <BB#2>; CPURegs:%vreg4,%vreg2,%vreg6
	%vreg5<def> = PHI %vreg18, <BB#1>, %vreg7, <BB#2>; CPURegs:%vreg5,%vreg18,%vreg7
	%vreg20<def> = LD %vreg4, 0; mem:LD4[%p_h.113](tbaa=<badref>) CPURegs:%vreg20,%vreg4
	%vreg21<def> = LD %vreg5, 0; mem:LD4[%p_x.012](tbaa=<badref>) CPURegs:%vreg21,%vreg5
	%vreg22<def> = MUL32 %vreg21<kill>, %vreg20<kill>; CPURegs:%vreg22,%vreg21,%vreg20
	%vreg23<def> = LD %vreg1, 0; mem:LD4[%p_y.016](tbaa=<badref>) CPURegs:%vreg23,%vreg1
	%vreg24<def> = ADDu %vreg23<kill>, %vreg22<kill>; CPURegs:%vreg24,%vreg23,%vreg22
	ST %vreg24<kill>, %vreg1, 0; mem:ST4[%p_y.016](tbaa=<badref>) CPURegs:%vreg24,%vreg1
	%vreg7<def> = ADDiu %vreg5, 4; CPURegs:%vreg7,%vreg5
	%vreg6<def> = ADDiu %vreg4, 4; CPURegs:%vreg6,%vreg4
	%vreg8<def> = ADDiu %vreg3, 1; CPURegs:%vreg8,%vreg3
	%vreg25<def> = NEQI %vreg8, 3; CPURegs:%vreg25,%vreg8
	JC %vreg25<kill>, <BB#2>; CPURegs:%vreg25
	Jmp <BB#3>
    Successors according to CFG: BB#3(4) BB#2(124)

BB#3: derived from LLVM BB %for.end
    Predecessors according to CFG: BB#2
	%vreg10<def> = ADDiu %vreg1, 4; CPURegs:%vreg10,%vreg1
	%vreg9<def> = ADDiu %vreg2, 12; CPURegs:%vreg9,%vreg2
	%vreg11<def> = ADDiu %vreg0, 1; CPURegs:%vreg11,%vreg0
	%vreg26<def> = NEQI %vreg11, 3; CPURegs:%vreg26,%vreg11
	JC %vreg26<kill>, <BB#1>; CPURegs:%vreg26
	Jmp <BB#4>
    Successors according to CFG: BB#4(4) BB#1(124)

BB#4: derived from LLVM BB %for.end8
    Predecessors according to CFG: BB#3
	%vreg27<def> = MovGR %ZERO, 0; CPURegs:%vreg27
	%V0<def> = COPY %vreg27; CPURegs:%vreg27
	RetLR %V0<imp-use>

# End machine code for function main.


#####==========stderr_obj==========#####:
# Machine code for function main: SSA

BB#0: derived from LLVM BB %entry
	%vreg12<def> = MovGR %ZERO, 0; CPURegs:%vreg12
	%vreg15<def> = MovIGH %ZERO, <ga:@main.h>[TF=3]; CPURegs:%vreg15
	%vreg14<def,tied1> = MovIGL %vreg15<tied0>, <ga:@main.h>[TF=4]; CPURegs:%vreg14,%vreg15
	%vreg16<def> = MovIGH %ZERO, <ga:@main.y>[TF=3]; CPURegs:%vreg16
	%vreg13<def,tied1> = MovIGL %vreg16<tied0>, <ga:@main.y>[TF=4]; CPURegs:%vreg13,%vreg16
	Jmp <BB#1>
    Successors according to CFG: BB#1

BB#1: derived from LLVM BB %for.cond1.preheader
    Predecessors according to CFG: BB#0 BB#3
	%vreg0<def> = PHI %vreg12, <BB#0>, %vreg11, <BB#3>; CPURegs:%vreg0,%vreg12,%vreg11
	%vreg1<def> = PHI %vreg13, <BB#0>, %vreg10, <BB#3>; CPURegs:%vreg1,%vreg13,%vreg10
	%vreg2<def> = PHI %vreg14, <BB#0>, %vreg9, <BB#3>; CPURegs:%vreg2,%vreg14,%vreg9
	%vreg17<def> = MovGR %ZERO, 0; CPURegs:%vreg17
	%vreg19<def> = MovIGH %ZERO, <ga:@main.x>[TF=3]; CPURegs:%vreg19
	%vreg18<def,tied1> = MovIGL %vreg19<tied0>, <ga:@main.x>[TF=4]; CPURegs:%vreg18,%vreg19
	Jmp <BB#2>
    Successors according to CFG: BB#2

BB#2: derived from LLVM BB %for.body3
    Predecessors according to CFG: BB#1 BB#2
	%vreg3<def> = PHI %vreg17, <BB#1>, %vreg8, <BB#2>; CPURegs:%vreg3,%vreg17,%vreg8
	%vreg4<def> = PHI %vreg2, <BB#1>, %vreg6, <BB#2>; CPURegs:%vreg4,%vreg2,%vreg6
	%vreg5<def> = PHI %vreg18, <BB#1>, %vreg7, <BB#2>; CPURegs:%vreg5,%vreg18,%vreg7
	%vreg20<def> = LD %vreg4, 0; mem:LD4[%p_h.113](tbaa=<badref>) CPURegs:%vreg20,%vreg4
	%vreg21<def> = LD %vreg5, 0; mem:LD4[%p_x.012](tbaa=<badref>) CPURegs:%vreg21,%vreg5
	%vreg22<def> = MUL32 %vreg21<kill>, %vreg20<kill>; CPURegs:%vreg22,%vreg21,%vreg20
	%vreg23<def> = LD %vreg1, 0; mem:LD4[%p_y.016](tbaa=<badref>) CPURegs:%vreg23,%vreg1
	%vreg24<def> = ADDu %vreg23<kill>, %vreg22<kill>; CPURegs:%vreg24,%vreg23,%vreg22
	ST %vreg24<kill>, %vreg1, 0; mem:ST4[%p_y.016](tbaa=<badref>) CPURegs:%vreg24,%vreg1
	%vreg7<def> = ADDiu %vreg5, 4; CPURegs:%vreg7,%vreg5
	%vreg6<def> = ADDiu %vreg4, 4; CPURegs:%vreg6,%vreg4
	%vreg8<def> = ADDiu %vreg3, 1; CPURegs:%vreg8,%vreg3
	%vreg25<def> = NEQI %vreg8, 3; CPURegs:%vreg25,%vreg8
	JC %vreg25<kill>, <BB#2>; CPURegs:%vreg25
	Jmp <BB#3>
    Successors according to CFG: BB#3(4) BB#2(124)

BB#3: derived from LLVM BB %for.end
    Predecessors according to CFG: BB#2
	%vreg10<def> = ADDiu %vreg1, 4; CPURegs:%vreg10,%vreg1
	%vreg9<def> = ADDiu %vreg2, 12; CPURegs:%vreg9,%vreg2
	%vreg11<def> = ADDiu %vreg0, 1; CPURegs:%vreg11,%vreg0
	%vreg26<def> = NEQI %vreg11, 3; CPURegs:%vreg26,%vreg11
	JC %vreg26<kill>, <BB#1>; CPURegs:%vreg26
	Jmp <BB#4>
    Successors according to CFG: BB#4(4) BB#1(124)

BB#4: derived from LLVM BB %for.end8
    Predecessors according to CFG: BB#3
	%vreg27<def> = MovGR %ZERO, 0; CPURegs:%vreg27
	%V0<def> = COPY %vreg27; CPURegs:%vreg27
	RetLR %V0<imp-use>

# End machine code for function main.

