clk_wiz_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../project_22_11.gen/sources_1/ip/clk_wiz_0_3/clk_wiz_0_sim_netlist.vhdl,incdir="../../../../project_22_11.gen/sources_1/ip/clk_wiz_0_3"
glbl.v,Verilog,xil_defaultlib,glbl.v
