<html><body><samp><pre>
<!@TC:1647249596>
#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-VTJO39V

# Mon Mar 14 03:19:55 2022

#Implementation: oscVHDL00


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VTJO39V

Implementation : oscVHDL00
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1647249602> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VTJO39V

Implementation : oscVHDL00
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1647249602> | Running in 64-bit mode 
@N: : <a href="E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\osc00.vhd:10:7:10:12:@N::@XP_MSG">osc00.vhd(10)</a><!@TM:1647249602> | Top entity is set to osc00.
VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\osc00.vhd:10:7:10:12:@N:CD630:@XP_MSG">osc00.vhd(10)</a><!@TM:1647249602> | Synthesizing work.osc00.osc0.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\div00.vhd:9:7:9:12:@N:CD630:@XP_MSG">div00.vhd(9)</a><!@TM:1647249602> | Synthesizing work.div00.div0.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\div00.vhd:30:6:30:12:@N:CD364:@XP_MSG">div00.vhd(30)</a><!@TM:1647249602> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\div00.vhd:39:6:39:12:@N:CD364:@XP_MSG">div00.vhd(39)</a><!@TM:1647249602> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\div00.vhd:48:6:48:12:@N:CD364:@XP_MSG">div00.vhd(48)</a><!@TM:1647249602> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\div00.vhd:57:6:57:12:@N:CD364:@XP_MSG">div00.vhd(57)</a><!@TM:1647249602> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\div00.vhd:66:6:66:12:@N:CD364:@XP_MSG">div00.vhd(66)</a><!@TM:1647249602> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\div00.vhd:75:6:75:12:@N:CD364:@XP_MSG">div00.vhd(75)</a><!@TM:1647249602> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\div00.vhd:84:6:84:12:@N:CD364:@XP_MSG">div00.vhd(84)</a><!@TM:1647249602> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\div00.vhd:93:6:93:12:@N:CD364:@XP_MSG">div00.vhd(93)</a><!@TM:1647249602> | Removing redundant assignment.
Post processing for work.div00.div0
Running optimization stage 1 on div00 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\oscint00.vhd:8:7:8:15:@N:CD630:@XP_MSG">oscint00.vhd(8)</a><!@TM:1647249602> | Synthesizing work.oscint00.oscint0.
<font color=#A52A2A>@W:<a href="@W:CD276:@XP_HELP">CD276</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd:2297:8:2297:16:@W:CD276:@XP_MSG">machxo2.vhd(2297)</a><!@TM:1647249602> | Map for port sedstdby of component osch not found</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd:2291:10:2291:14:@N:CD630:@XP_MSG">machxo2.vhd(2291)</a><!@TM:1647249602> | Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Post processing for work.oscint00.oscint0
Running optimization stage 1 on oscint00 .......
Post processing for work.osc00.osc0
Running optimization stage 1 on osc00 .......
Running optimization stage 2 on oscint00 .......
Running optimization stage 2 on div00 .......
Running optimization stage 2 on osc00 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\oscVHDL00\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 98MB peak: 100MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 14 03:20:00 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VTJO39V

Implementation : oscVHDL00
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1647249602> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 14 03:20:01 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\oscVHDL00\synwork\oscVHDL00_oscVHDL00_comp.rt.csv:@XP_FILE">oscVHDL00_oscVHDL00_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 28MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 14 03:20:01 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1647249596>
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VTJO39V

Implementation : oscVHDL00
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1647249604> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 14 03:20:03 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1647249596>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1647249596>
# Mon Mar 14 03:20:04 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VTJO39V

Implementation : oscVHDL00
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1647249610> | No constraint file specified. 
Linked File:  <a href="E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\oscVHDL00\oscVHDL00_oscVHDL00_scck.rpt:@XP_FILE">oscVHDL00_oscVHDL00_scck.rpt</a>
See clock summary report "E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\oscVHDL00\oscVHDL00_oscVHDL00_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1647249610> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1647249610> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1647249610> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1647249610> | Applying syn_allowed_resources blockrams=26 on top level netlist osc00  

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                Requested     Requested     Clock        Clock                   Clock
Level     Clock                                Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------------------------
0 -       oscint00|osc_int0_inferred_clock     2.1 MHz       480.769       inferred     Inferred_clkgroup_0     23   
=====================================================================================================================



Clock Load Summary
***********************

                                     Clock     Source                     Clock Pin        Non-clock Pin     Non-clock Pin
Clock                                Load      Pin                        Seq Example      Seq Example       Comb Example 
--------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int0_inferred_clock     23        C00.OSCInst0.OSC(OSCH)     C01.oscOut.C     -                 -            
==========================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\backup\practices\practicas_arqui_comp-main\parcial01\00_osc00vhdl\div00.vhd:22:2:22:4:@W:MT529:@XP_MSG">div00.vhd(22)</a><!@TM:1647249610> | Found inferred clock oscint00|osc_int0_inferred_clock which controls 23 sequential elements including C01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
<a href="@|L:E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\oscVHDL00\synwork\oscVHDL00_oscVHDL00_prem.srm@|S:C00.OSCInst0.OSC@|E:C01.sdiv[21:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       C00.OSCInst0.OSC     OSCH                   23         C01.sdiv[21:0] 
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1647249610> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)


Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 91MB peak: 173MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Mon Mar 14 03:20:08 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1647249596>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1647249596>
# Mon Mar 14 03:20:09 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VTJO39V

Implementation : oscVHDL00
<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1647249616> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1647249616> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1647249616> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 167MB peak: 167MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 172MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 175MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   467.61ns		  44 /        23

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1647249616> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 180MB)

Writing Analyst data base E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\oscVHDL00\synwork\oscVHDL00_oscVHDL00_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 179MB peak: 180MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1647249616> | Writing EDF file: E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\oscVHDL00\oscVHDL00_oscVHDL00.edi 
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1647249616> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 184MB peak: 184MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 183MB peak: 184MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1647249616> | Found inferred clock oscint00|osc_int0_inferred_clock with period 480.77ns. Please declare a user-defined clock on net C00.clkaux.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Mon Mar 14 03:20:14 2022
#


Top view:               osc00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1647249616> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1647249616> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 466.444

                                     Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int0_inferred_clock     2.1 MHz       69.8 MHz      480.769       14.325        466.444     inferred     Inferred_clkgroup_0
=========================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int0_inferred_clock  oscint00|osc_int0_inferred_clock  |  480.769     466.444  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: oscint00|osc_int0_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                Starting                                                             Arrival            
Instance        Reference                            Type        Pin     Net         Time        Slack  
                Clock                                                                                   
--------------------------------------------------------------------------------------------------------
C01.sdiv[0]     oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[0]     1.044       466.444
C01.sdiv[1]     oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[1]     1.044       466.444
C01.sdiv[2]     oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[2]     1.044       466.444
C01.sdiv[3]     oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[3]     1.044       466.444
C01.sdiv[4]     oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[4]     1.044       466.444
C01.sdiv[5]     oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[5]     1.044       466.444
C01.sdiv[6]     oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[6]     1.044       466.444
C01.sdiv[7]     oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[7]     1.044       466.444
C01.sdiv[8]     oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[8]     1.044       466.444
C01.sdiv[9]     oscint00|osc_int0_inferred_clock     FD1S3IX     Q       sdiv[9]     1.044       466.444
========================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                 Starting                                                                 Required            
Instance         Reference                            Type        Pin     Net             Time         Slack  
                 Clock                                                                                        
--------------------------------------------------------------------------------------------------------------
C01.sdiv[21]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       sdiv_11[21]     480.664      466.444
C01.sdiv[19]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       sdiv_11[19]     480.664      466.587
C01.sdiv[20]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       sdiv_11[20]     480.664      466.587
C01.sdiv[17]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       sdiv_11[17]     480.664      466.729
C01.sdiv[18]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       sdiv_11[18]     480.664      466.729
C01.sdiv[15]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       sdiv_11[15]     480.664      466.872
C01.sdiv[16]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       sdiv_11[16]     480.664      466.872
C01.sdiv[13]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       sdiv_11[13]     480.664      467.015
C01.sdiv[14]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       sdiv_11[14]     480.664      467.015
C01.sdiv[11]     oscint00|osc_int0_inferred_clock     FD1S3IX     D       sdiv_11[11]     480.664      467.158
==============================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\oscVHDL00\oscVHDL00_oscVHDL00.srr:srsfE:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\oscVHDL00\oscVHDL00_oscVHDL00.srs:fp:25427:32168:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      14.220
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     466.444

    Number of logic level(s):                20
    Starting point:                          C01.sdiv[0] / Q
    Ending point:                            C01.sdiv[21] / D
    The start point is clocked by            oscint00|osc_int0_inferred_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK
    The end   point is clocked by            oscint00|osc_int0_inferred_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK

Instance / Net                                         Pin      Pin               Arrival      No. of    
Name                                      Type         Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------
C01.sdiv[0]                               FD1S3IX      Q        Out     1.044     1.044 r      -         
sdiv[0]                                   Net          -        -       -         -            2         
C01.pdiv\.oscout60lto21_i_a2_1_7          ORCALUT4     A        In      0.000     1.044 r      -         
C01.pdiv\.oscout60lto21_i_a2_1_7          ORCALUT4     Z        Out     1.017     2.061 f      -         
oscout60lto21_i_a2_1_7                    Net          -        -       -         -            1         
C01.pdiv\.oscout60lto21_i_a2_1            ORCALUT4     C        In      0.000     2.061 f      -         
C01.pdiv\.oscout60lto21_i_a2_1            ORCALUT4     Z        Out     1.193     3.253 f      -         
N_76                                      Net          -        -       -         -            4         
C01.pdiv\.oscout28lto21_i_a2_0            ORCALUT4     D        In      0.000     3.253 f      -         
C01.pdiv\.oscout28lto21_i_a2_0            ORCALUT4     Z        Out     1.153     4.406 f      -         
N_78                                      Net          -        -       -         -            3         
C01.oscOut_0_sqmuxa_1_0_i_a2              ORCALUT4     C        In      0.000     4.406 f      -         
C01.oscOut_0_sqmuxa_1_0_i_a2              ORCALUT4     Z        Out     1.153     5.559 f      -         
N_87                                      Net          -        -       -         -            3         
C01.pdiv\.oscout12lto21_i_a3              ORCALUT4     C        In      0.000     5.559 f      -         
C01.pdiv\.oscout12lto21_i_a3              ORCALUT4     Z        Out     1.017     6.576 f      -         
N_66                                      Net          -        -       -         -            1         
C01.pdiv\.oscout12lto21_i_a3_RNIEMSE1     ORCALUT4     C        In      0.000     6.576 f      -         
C01.pdiv\.oscout12lto21_i_a3_RNIEMSE1     ORCALUT4     Z        Out     1.017     7.593 r      -         
un1_oscout73_i_i_o2_4                     Net          -        -       -         -            1         
C01.pdiv\.oscout52lto21_i_a3_RNI5PECC     ORCALUT4     C        In      0.000     7.593 r      -         
C01.pdiv\.oscout52lto21_i_a3_RNI5PECC     ORCALUT4     Z        Out     1.089     8.681 r      -         
N_14                                      Net          -        -       -         -            2         
C01.un1_sdiv_cry_0_0_RNO                  ORCALUT4     A        In      0.000     8.681 r      -         
C01.un1_sdiv_cry_0_0_RNO                  ORCALUT4     Z        Out     1.017     9.698 f      -         
N_5_i                                     Net          -        -       -         -            1         
C01.un1_sdiv_cry_0_0                      CCU2D        B0       In      0.000     9.698 f      -         
C01.un1_sdiv_cry_0_0                      CCU2D        COUT     Out     1.544     11.243 r     -         
un1_sdiv_cry_0                            Net          -        -       -         -            1         
C01.un1_sdiv_cry_1_0                      CCU2D        CIN      In      0.000     11.243 r     -         
C01.un1_sdiv_cry_1_0                      CCU2D        COUT     Out     0.143     11.386 r     -         
un1_sdiv_cry_2                            Net          -        -       -         -            1         
C01.un1_sdiv_cry_3_0                      CCU2D        CIN      In      0.000     11.386 r     -         
C01.un1_sdiv_cry_3_0                      CCU2D        COUT     Out     0.143     11.528 r     -         
un1_sdiv_cry_4                            Net          -        -       -         -            1         
C01.un1_sdiv_cry_5_0                      CCU2D        CIN      In      0.000     11.528 r     -         
C01.un1_sdiv_cry_5_0                      CCU2D        COUT     Out     0.143     11.671 r     -         
un1_sdiv_cry_6                            Net          -        -       -         -            1         
C01.un1_sdiv_cry_7_0                      CCU2D        CIN      In      0.000     11.671 r     -         
C01.un1_sdiv_cry_7_0                      CCU2D        COUT     Out     0.143     11.814 r     -         
un1_sdiv_cry_8                            Net          -        -       -         -            1         
C01.un1_sdiv_cry_9_0                      CCU2D        CIN      In      0.000     11.814 r     -         
C01.un1_sdiv_cry_9_0                      CCU2D        COUT     Out     0.143     11.957 r     -         
un1_sdiv_cry_10                           Net          -        -       -         -            1         
C01.un1_sdiv_cry_11_0                     CCU2D        CIN      In      0.000     11.957 r     -         
C01.un1_sdiv_cry_11_0                     CCU2D        COUT     Out     0.143     12.100 r     -         
un1_sdiv_cry_12                           Net          -        -       -         -            1         
C01.un1_sdiv_cry_13_0                     CCU2D        CIN      In      0.000     12.100 r     -         
C01.un1_sdiv_cry_13_0                     CCU2D        COUT     Out     0.143     12.242 r     -         
un1_sdiv_cry_14                           Net          -        -       -         -            1         
C01.un1_sdiv_cry_15_0                     CCU2D        CIN      In      0.000     12.242 r     -         
C01.un1_sdiv_cry_15_0                     CCU2D        COUT     Out     0.143     12.385 r     -         
un1_sdiv_cry_16                           Net          -        -       -         -            1         
C01.un1_sdiv_cry_17_0                     CCU2D        CIN      In      0.000     12.385 r     -         
C01.un1_sdiv_cry_17_0                     CCU2D        COUT     Out     0.143     12.528 r     -         
un1_sdiv_cry_18                           Net          -        -       -         -            1         
C01.un1_sdiv_cry_19_0                     CCU2D        CIN      In      0.000     12.528 r     -         
C01.un1_sdiv_cry_19_0                     CCU2D        COUT     Out     0.143     12.671 r     -         
un1_sdiv_cry_20                           Net          -        -       -         -            1         
C01.un1_sdiv_s_21_0                       CCU2D        CIN      In      0.000     12.671 r     -         
C01.un1_sdiv_s_21_0                       CCU2D        S0       Out     1.549     14.220 r     -         
sdiv_11[21]                               Net          -        -       -         -            1         
C01.sdiv[21]                              FD1S3IX      D        In      0.000     14.220 r     -         
=========================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 184MB peak: 184MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 184MB peak: 184MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report</a>
Part: lcmxo2_7000he-5

Register bits: 23 of 6864 (0%)
PIC Latch:       0
I/O cells:       6


Details:
CCU2D:          12
FD1S3AX:        1
FD1S3IX:        22
GSR:            1
IB:             5
OB:             1
ORCALUT4:       44
OSCH:           1
PUR:            1
VHI:            2
VLO:            3
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 64MB peak: 184MB)

Process took 0h:00m:05s realtime, 0h:00m:03s cputime
# Mon Mar 14 03:20:15 2022

###########################################################]

</pre></samp></body></html>
