

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Tue Oct  7 23:28:31 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 17/01/2025 GMT
    14                           ; 
    15                           ; Copyright Â© 2025, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000FE0                     bsr             equ	4064
    48   000FE9                     fsr0            equ	4073
    49   000FEA                     fsr0h           equ	4074
    50   000FE9                     fsr0l           equ	4073
    51   000FE1                     fsr1            equ	4065
    52   000FE2                     fsr1h           equ	4066
    53   000FE1                     fsr1l           equ	4065
    54   000FD9                     fsr2            equ	4057
    55   000FDA                     fsr2h           equ	4058
    56   000FD9                     fsr2l           equ	4057
    57   000FEF                     indf0           equ	4079
    58   000FE7                     indf1           equ	4071
    59   000FDF                     indf2           equ	4063
    60   000FF2                     intcon          equ	4082
    61   000000                     nvmcon          equ	0
    62   000FF9                     pcl             equ	4089
    63   000FFA                     pclath          equ	4090
    64   000FFB                     pclatu          equ	4091
    65   000FEB                     plusw0          equ	4075
    66   000FE3                     plusw1          equ	4067
    67   000FDB                     plusw2          equ	4059
    68   000FED                     postdec0        equ	4077
    69   000FE5                     postdec1        equ	4069
    70   000FDD                     postdec2        equ	4061
    71   000FEE                     postinc0        equ	4078
    72   000FE6                     postinc1        equ	4070
    73   000FDE                     postinc2        equ	4062
    74   000FEC                     preinc0         equ	4076
    75   000FE4                     preinc1         equ	4068
    76   000FDC                     preinc2         equ	4060
    77   000FF3                     prod            equ	4083
    78   000FF4                     prodh           equ	4084
    79   000FF3                     prodl           equ	4083
    80   000FD8                     status          equ	4056
    81   000FF5                     tablat          equ	4085
    82   000FF6                     tblptr          equ	4086
    83   000FF7                     tblptrh         equ	4087
    84   000FF6                     tblptrl         equ	4086
    85   000FF8                     tblptru         equ	4088
    86   000FFD                     tosl            equ	4093
    87   000FE8                     wreg            equ	4072
    88   000F62                     SPPDATA         equ	3938	;# 
    89   000F63                     SPPCFG          equ	3939	;# 
    90   000F64                     SPPEPS          equ	3940	;# 
    91   000F65                     SPPCON          equ	3941	;# 
    92   000F66                     UFRM            equ	3942	;# 
    93   000F66                     UFRML           equ	3942	;# 
    94   000F67                     UFRMH           equ	3943	;# 
    95   000F68                     UIR             equ	3944	;# 
    96   000F69                     UIE             equ	3945	;# 
    97   000F6A                     UEIR            equ	3946	;# 
    98   000F6B                     UEIE            equ	3947	;# 
    99   000F6C                     USTAT           equ	3948	;# 
   100   000F6D                     UCON            equ	3949	;# 
   101   000F6E                     UADDR           equ	3950	;# 
   102   000F6F                     UCFG            equ	3951	;# 
   103   000F70                     UEP0            equ	3952	;# 
   104   000F71                     UEP1            equ	3953	;# 
   105   000F72                     UEP2            equ	3954	;# 
   106   000F73                     UEP3            equ	3955	;# 
   107   000F74                     UEP4            equ	3956	;# 
   108   000F75                     UEP5            equ	3957	;# 
   109   000F76                     UEP6            equ	3958	;# 
   110   000F77                     UEP7            equ	3959	;# 
   111   000F78                     UEP8            equ	3960	;# 
   112   000F79                     UEP9            equ	3961	;# 
   113   000F7A                     UEP10           equ	3962	;# 
   114   000F7B                     UEP11           equ	3963	;# 
   115   000F7C                     UEP12           equ	3964	;# 
   116   000F7D                     UEP13           equ	3965	;# 
   117   000F7E                     UEP14           equ	3966	;# 
   118   000F7F                     UEP15           equ	3967	;# 
   119   000F80                     PORTA           equ	3968	;# 
   120   000F81                     PORTB           equ	3969	;# 
   121   000F82                     PORTC           equ	3970	;# 
   122   000F83                     PORTD           equ	3971	;# 
   123   000F84                     PORTE           equ	3972	;# 
   124   000F89                     LATA            equ	3977	;# 
   125   000F8A                     LATB            equ	3978	;# 
   126   000F8B                     LATC            equ	3979	;# 
   127   000F8C                     LATD            equ	3980	;# 
   128   000F8D                     LATE            equ	3981	;# 
   129   000F92                     TRISA           equ	3986	;# 
   130   000F92                     DDRA            equ	3986	;# 
   131   000F93                     TRISB           equ	3987	;# 
   132   000F93                     DDRB            equ	3987	;# 
   133   000F94                     TRISC           equ	3988	;# 
   134   000F94                     DDRC            equ	3988	;# 
   135   000F95                     TRISD           equ	3989	;# 
   136   000F95                     DDRD            equ	3989	;# 
   137   000F96                     TRISE           equ	3990	;# 
   138   000F96                     DDRE            equ	3990	;# 
   139   000F9B                     OSCTUNE         equ	3995	;# 
   140   000F9D                     PIE1            equ	3997	;# 
   141   000F9E                     PIR1            equ	3998	;# 
   142   000F9F                     IPR1            equ	3999	;# 
   143   000FA0                     PIE2            equ	4000	;# 
   144   000FA1                     PIR2            equ	4001	;# 
   145   000FA2                     IPR2            equ	4002	;# 
   146   000FA6                     EECON1          equ	4006	;# 
   147   000FA7                     EECON2          equ	4007	;# 
   148   000FA8                     EEDATA          equ	4008	;# 
   149   000FA9                     EEADR           equ	4009	;# 
   150   000FAB                     RCSTA           equ	4011	;# 
   151   000FAB                     RCSTA1          equ	4011	;# 
   152   000FAC                     TXSTA           equ	4012	;# 
   153   000FAC                     TXSTA1          equ	4012	;# 
   154   000FAD                     TXREG           equ	4013	;# 
   155   000FAD                     TXREG1          equ	4013	;# 
   156   000FAE                     RCREG           equ	4014	;# 
   157   000FAE                     RCREG1          equ	4014	;# 
   158   000FAF                     SPBRG           equ	4015	;# 
   159   000FAF                     SPBRG1          equ	4015	;# 
   160   000FB0                     SPBRGH          equ	4016	;# 
   161   000FB1                     T3CON           equ	4017	;# 
   162   000FB2                     TMR3            equ	4018	;# 
   163   000FB2                     TMR3L           equ	4018	;# 
   164   000FB3                     TMR3H           equ	4019	;# 
   165   000FB4                     CMCON           equ	4020	;# 
   166   000FB5                     CVRCON          equ	4021	;# 
   167   000FB6                     ECCP1AS         equ	4022	;# 
   168   000FB6                     CCP1AS          equ	4022	;# 
   169   000FB7                     ECCP1DEL        equ	4023	;# 
   170   000FB7                     CCP1DEL         equ	4023	;# 
   171   000FB8                     BAUDCON         equ	4024	;# 
   172   000FB8                     BAUDCTL         equ	4024	;# 
   173   000FBA                     CCP2CON         equ	4026	;# 
   174   000FBB                     CCPR2           equ	4027	;# 
   175   000FBB                     CCPR2L          equ	4027	;# 
   176   000FBC                     CCPR2H          equ	4028	;# 
   177   000FBD                     CCP1CON         equ	4029	;# 
   178   000FBD                     ECCP1CON        equ	4029	;# 
   179   000FBE                     CCPR1           equ	4030	;# 
   180   000FBE                     CCPR1L          equ	4030	;# 
   181   000FBF                     CCPR1H          equ	4031	;# 
   182   000FC0                     ADCON2          equ	4032	;# 
   183   000FC1                     ADCON1          equ	4033	;# 
   184   000FC2                     ADCON0          equ	4034	;# 
   185   000FC3                     ADRES           equ	4035	;# 
   186   000FC3                     ADRESL          equ	4035	;# 
   187   000FC4                     ADRESH          equ	4036	;# 
   188   000FC5                     SSPCON2         equ	4037	;# 
   189   000FC6                     SSPCON1         equ	4038	;# 
   190   000FC7                     SSPSTAT         equ	4039	;# 
   191   000FC8                     SSPADD          equ	4040	;# 
   192   000FC9                     SSPBUF          equ	4041	;# 
   193   000FCA                     T2CON           equ	4042	;# 
   194   000FCB                     PR2             equ	4043	;# 
   195   000FCB                     MEMCON          equ	4043	;# 
   196   000FCC                     TMR2            equ	4044	;# 
   197   000FCD                     T1CON           equ	4045	;# 
   198   000FCE                     TMR1            equ	4046	;# 
   199   000FCE                     TMR1L           equ	4046	;# 
   200   000FCF                     TMR1H           equ	4047	;# 
   201   000FD0                     RCON            equ	4048	;# 
   202   000FD1                     WDTCON          equ	4049	;# 
   203   000FD2                     HLVDCON         equ	4050	;# 
   204   000FD2                     LVDCON          equ	4050	;# 
   205   000FD3                     OSCCON          equ	4051	;# 
   206   000FD5                     T0CON           equ	4053	;# 
   207   000FD6                     TMR0            equ	4054	;# 
   208   000FD6                     TMR0L           equ	4054	;# 
   209   000FD7                     TMR0H           equ	4055	;# 
   210   000FD8                     STATUS          equ	4056	;# 
   211   000FD9                     FSR2            equ	4057	;# 
   212   000FD9                     FSR2L           equ	4057	;# 
   213   000FDA                     FSR2H           equ	4058	;# 
   214   000FDB                     PLUSW2          equ	4059	;# 
   215   000FDC                     PREINC2         equ	4060	;# 
   216   000FDD                     POSTDEC2        equ	4061	;# 
   217   000FDE                     POSTINC2        equ	4062	;# 
   218   000FDF                     INDF2           equ	4063	;# 
   219   000FE0                     BSR             equ	4064	;# 
   220   000FE1                     FSR1            equ	4065	;# 
   221   000FE1                     FSR1L           equ	4065	;# 
   222   000FE2                     FSR1H           equ	4066	;# 
   223   000FE3                     PLUSW1          equ	4067	;# 
   224   000FE4                     PREINC1         equ	4068	;# 
   225   000FE5                     POSTDEC1        equ	4069	;# 
   226   000FE6                     POSTINC1        equ	4070	;# 
   227   000FE7                     INDF1           equ	4071	;# 
   228   000FE8                     WREG            equ	4072	;# 
   229   000FE9                     FSR0            equ	4073	;# 
   230   000FE9                     FSR0L           equ	4073	;# 
   231   000FEA                     FSR0H           equ	4074	;# 
   232   000FEB                     PLUSW0          equ	4075	;# 
   233   000FEC                     PREINC0         equ	4076	;# 
   234   000FED                     POSTDEC0        equ	4077	;# 
   235   000FEE                     POSTINC0        equ	4078	;# 
   236   000FEF                     INDF0           equ	4079	;# 
   237   000FF0                     INTCON3         equ	4080	;# 
   238   000FF1                     INTCON2         equ	4081	;# 
   239   000FF2                     INTCON          equ	4082	;# 
   240   000FF3                     PROD            equ	4083	;# 
   241   000FF3                     PRODL           equ	4083	;# 
   242   000FF4                     PRODH           equ	4084	;# 
   243   000FF5                     TABLAT          equ	4085	;# 
   244   000FF6                     TBLPTR          equ	4086	;# 
   245   000FF6                     TBLPTRL         equ	4086	;# 
   246   000FF7                     TBLPTRH         equ	4087	;# 
   247   000FF8                     TBLPTRU         equ	4088	;# 
   248   000FF9                     PCLAT           equ	4089	;# 
   249   000FF9                     PC              equ	4089	;# 
   250   000FF9                     PCL             equ	4089	;# 
   251   000FFA                     PCLATH          equ	4090	;# 
   252   000FFB                     PCLATU          equ	4091	;# 
   253   000FFC                     STKPTR          equ	4092	;# 
   254   000FFD                     TOS             equ	4093	;# 
   255   000FFD                     TOSL            equ	4093	;# 
   256   000FFE                     TOSH            equ	4094	;# 
   257   000FFF                     TOSU            equ	4095	;# 
   258   000F80                     _PORTA          set	3968
   259   000F8A                     _LATB           set	3978
   260   000F92                     _TRISA          set	3986
   261   000FC1                     _ADCON1         set	4033
   262   000F89                     _LATA           set	3977
   263   000F93                     _TRISB          set	3987
   264   000FD3                     _OSCCON         set	4051
   265                           
   266                           ; #config settings
   267                           
   268                           	psect	cinit
   269   000944                     __pcinit:
   270                           	callstack 0
   271   000944                     start_initialization:
   272                           	callstack 0
   273   000944                     __initialization:
   274                           	callstack 0
   275   000944                     end_of_initialization:
   276                           	callstack 0
   277   000944                     __end_of__initialization:
   278                           	callstack 0
   279   000944  0E00               	movlw	low (__Lmediumconst shr (0+16))
   280   000946  6EF8               	movwf	tblptru,c
   281   000948  0100               	movlb	0
   282   00094A  EF01  F004         	goto	_main	;jump to C main() function
   283                           
   284                           	psect	cstackCOMRAM
   285   000001                     __pcstackCOMRAM:
   286                           	callstack 0
   287   000001                     main@input:
   288                           	callstack 0
   289   000001                     
   290                           ; 1 bytes @ 0x0
   291   000001                     	ds	1
   292                           
   293 ;;
   294 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   295 ;;
   296 ;; *************** function _main *****************
   297 ;; Defined at:
   298 ;;		line 11 in file "main.c"
   299 ;; Parameters:    Size  Location     Type
   300 ;;		None
   301 ;; Auto vars:     Size  Location     Type
   302 ;;  input           1    0[COMRAM] unsigned char 
   303 ;; Return value:  Size  Location     Type
   304 ;;                  1    wreg      void 
   305 ;; Registers used:
   306 ;;		wreg, status,2, status,0
   307 ;; Tracked objects:
   308 ;;		On entry : 0/0
   309 ;;		On exit  : 0/0
   310 ;;		Unchanged: 0/0
   311 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   312 ;;      Params:         0       0       0       0       0       0       0       0       0
   313 ;;      Locals:         1       0       0       0       0       0       0       0       0
   314 ;;      Temps:          0       0       0       0       0       0       0       0       0
   315 ;;      Totals:         1       0       0       0       0       0       0       0       0
   316 ;;Total ram usage:        1 bytes
   317 ;; This function calls:
   318 ;;		Nothing
   319 ;; This function is called by:
   320 ;;		Startup code after reset
   321 ;; This function uses a non-reentrant model
   322 ;;
   323                           
   324                           	psect	text0
   325   000802                     __ptext0:
   326                           	callstack 0
   327   000802                     _main:
   328                           	callstack 31
   329   000802                     
   330                           ;main.c: 13:     OSCCON=0x72;
   331   000802  0E72               	movlw	114
   332   000804  6ED3               	movwf	211,c	;volatile
   333   000806                     
   334                           ;main.c: 14:     TRISB=0x00;
   335   000806  6A93               	clrf	147,c	;volatile
   336   000808                     
   337                           ;main.c: 15:     LATA=0x00;
   338   000808  6A89               	clrf	137,c	;volatile
   339                           
   340                           ;main.c: 17:     ADCON1 = 0x0F;
   341   00080A  0E0F               	movlw	15
   342   00080C  6EC1               	movwf	193,c	;volatile
   343   00080E                     
   344                           ;main.c: 18:     TRISA=0xFF;
   345   00080E  6892               	setf	146,c	;volatile
   346   000810                     
   347                           ;main.c: 19:     LATB=0x00;
   348   000810  6A8A               	clrf	138,c	;volatile
   349   000812                     l734:
   350                           
   351                           ;main.c: 23:        unsigned char input = PORTA;
   352   000812  CF80 F001          	movff	3968,main@input	;volatile
   353                           
   354                           ;main.c: 26:        switch (input) {
   355   000816  EF41  F004         	goto	l786
   356   00081A                     l736:
   357                           
   358                           ;main.c: 28:             LATB = 0b10011110;
   359   00081A  0E9E               	movlw	158
   360   00081C  6E8A               	movwf	138,c	;volatile
   361                           
   362                           ;main.c: 29:             break;
   363   00081E  EF09  F004         	goto	l734
   364   000822                     l738:
   365                           
   366                           ;main.c: 32:             LATB = 0b00011100;
   367   000822  0E1C               	movlw	28
   368   000824  6E8A               	movwf	138,c	;volatile
   369                           
   370                           ;main.c: 33:             break;
   371   000826  EF09  F004         	goto	l734
   372   00082A                     l742:
   373                           
   374                           ;main.c: 40:             LATB = 0b10011100;
   375   00082A  0E9C               	movlw	156
   376   00082C  6E8A               	movwf	138,c	;volatile
   377                           
   378                           ;main.c: 41:             break;
   379   00082E  EF09  F004         	goto	l734
   380   000832                     l744:
   381                           
   382                           ;main.c: 44:             LATB = 0b10001101;
   383   000832  0E8D               	movlw	141
   384   000834  6E8A               	movwf	138,c	;volatile
   385                           
   386                           ;main.c: 45:             break;
   387   000836  EF09  F004         	goto	l734
   388   00083A                     l746:
   389                           
   390                           ;main.c: 48:             LATB = 0b00001010;
   391   00083A  0E0A               	movlw	10
   392   00083C  6E8A               	movwf	138,c	;volatile
   393                           
   394                           ;main.c: 49:             break;
   395   00083E  EF09  F004         	goto	l734
   396   000842                     l748:
   397                           
   398                           ;main.c: 52:             LATB = 0b11111101;
   399   000842  0EFD               	movlw	253
   400   000844  6E8A               	movwf	138,c	;volatile
   401                           
   402                           ;main.c: 53:             break;
   403   000846  EF09  F004         	goto	l734
   404   00084A                     l752:
   405                           
   406                           ;main.c: 60:             LATB = 0b00101010;
   407   00084A  0E2A               	movlw	42
   408   00084C  6E8A               	movwf	138,c	;volatile
   409                           
   410                           ;main.c: 61:             break;
   411   00084E  EF09  F004         	goto	l734
   412   000852                     l758:
   413                           
   414                           ;main.c: 72:             LATB = 0b10001110;
   415   000852  0E8E               	movlw	142
   416   000854  6E8A               	movwf	138,c	;volatile
   417                           
   418                           ;main.c: 73:             break;
   419   000856  EF09  F004         	goto	l734
   420   00085A                     l760:
   421                           
   422                           ;main.c: 76:             LATB = 0b11101110;
   423   00085A  0EEE               	movlw	238
   424   00085C  6E8A               	movwf	138,c	;volatile
   425                           
   426                           ;main.c: 77:             break;
   427   00085E  EF09  F004         	goto	l734
   428   000862                     l766:
   429                           
   430                           ;main.c: 88:             LATB = 0b10111110;
   431   000862  0EBE               	movlw	190
   432   000864  6E8A               	movwf	138,c	;volatile
   433                           
   434                           ;main.c: 89:             break;
   435   000866  EF09  F004         	goto	l734
   436   00086A                     l774:
   437                           
   438                           ;main.c: 104:             LATB = 0b00001100;
   439   00086A  0E0C               	movlw	12
   440   00086C  6E8A               	movwf	138,c	;volatile
   441                           
   442                           ;main.c: 105:             break;
   443   00086E  EF09  F004         	goto	l734
   444   000872                     l776:
   445                           
   446                           ;main.c: 108:             LATB = 0b10110110;
   447   000872  0EB6               	movlw	182
   448   000874  6E8A               	movwf	138,c	;volatile
   449                           
   450                           ;main.c: 109:             break;
   451   000876  EF09  F004         	goto	l734
   452   00087A                     l782:
   453                           
   454                           ;main.c: 120:             LATB = 0b00000001;
   455   00087A  0E01               	movlw	1
   456   00087C  6E8A               	movwf	138,c	;volatile
   457                           
   458                           ;main.c: 121:             break;
   459   00087E  EF09  F004         	goto	l734
   460   000882                     l786:
   461   000882  5001               	movf	main@input^0,w,c
   462                           
   463                           ; Switch size 1, requested type "simple"
   464                           ; Number of cases is 23, Range of values is 0 to 22
   465                           ; switch strategies available:
   466                           ; Name         Instructions Cycles
   467                           ; simple_byte           70    36 (average)
   468                           ;	Chosen strategy is simple_byte
   469   000884  0A00               	xorlw	0	; case 0
   470   000886  B4D8               	btfsc	status,2,c
   471   000888  EF0D  F004         	goto	l736
   472   00088C  0A01               	xorlw	1	; case 1
   473   00088E  B4D8               	btfsc	status,2,c
   474   000890  EF11  F004         	goto	l738
   475   000894  0A03               	xorlw	3	; case 2
   476   000896  B4D8               	btfsc	status,2,c
   477   000898  EF0D  F004         	goto	l736
   478   00089C  0A01               	xorlw	1	; case 3
   479   00089E  B4D8               	btfsc	status,2,c
   480   0008A0  EF15  F004         	goto	l742
   481   0008A4  0A07               	xorlw	7	; case 4
   482   0008A6  B4D8               	btfsc	status,2,c
   483   0008A8  EF19  F004         	goto	l744
   484   0008AC  0A01               	xorlw	1	; case 5
   485   0008AE  B4D8               	btfsc	status,2,c
   486   0008B0  EF1D  F004         	goto	l746
   487   0008B4  0A03               	xorlw	3	; case 6
   488   0008B6  B4D8               	btfsc	status,2,c
   489   0008B8  EF21  F004         	goto	l748
   490   0008BC  0A01               	xorlw	1	; case 7
   491   0008BE  B4D8               	btfsc	status,2,c
   492   0008C0  EF0D  F004         	goto	l736
   493   0008C4  0A0F               	xorlw	15	; case 8
   494   0008C6  B4D8               	btfsc	status,2,c
   495   0008C8  EF25  F004         	goto	l752
   496   0008CC  0A01               	xorlw	1	; case 9
   497   0008CE  B4D8               	btfsc	status,2,c
   498   0008D0  EF15  F004         	goto	l742
   499   0008D4  0A03               	xorlw	3	; case 10
   500   0008D6  B4D8               	btfsc	status,2,c
   501   0008D8  EF0D  F004         	goto	l736
   502   0008DC  0A01               	xorlw	1	; case 11
   503   0008DE  B4D8               	btfsc	status,2,c
   504   0008E0  EF29  F004         	goto	l758
   505   0008E4  0A07               	xorlw	7	; case 12
   506   0008E6  B4D8               	btfsc	status,2,c
   507   0008E8  EF2D  F004         	goto	l760
   508   0008EC  0A01               	xorlw	1	; case 13
   509   0008EE  B4D8               	btfsc	status,2,c
   510   0008F0  EF11  F004         	goto	l738
   511   0008F4  0A03               	xorlw	3	; case 14
   512   0008F6  B4D8               	btfsc	status,2,c
   513   0008F8  EF21  F004         	goto	l748
   514   0008FC  0A01               	xorlw	1	; case 15
   515   0008FE  B4D8               	btfsc	status,2,c
   516   000900  EF31  F004         	goto	l766
   517   000904  0A1F               	xorlw	31	; case 16
   518   000906  B4D8               	btfsc	status,2,c
   519   000908  EF1D  F004         	goto	l746
   520   00090C  0A01               	xorlw	1	; case 17
   521   00090E  B4D8               	btfsc	status,2,c
   522   000910  EF2D  F004         	goto	l760
   523   000914  0A03               	xorlw	3	; case 18
   524   000916  B4D8               	btfsc	status,2,c
   525   000918  EF29  F004         	goto	l758
   526   00091C  0A01               	xorlw	1	; case 19
   527   00091E  B4D8               	btfsc	status,2,c
   528   000920  EF35  F004         	goto	l774
   529   000924  0A07               	xorlw	7	; case 20
   530   000926  B4D8               	btfsc	status,2,c
   531   000928  EF39  F004         	goto	l776
   532   00092C  0A01               	xorlw	1	; case 21
   533   00092E  B4D8               	btfsc	status,2,c
   534   000930  EF19  F004         	goto	l744
   535   000934  0A03               	xorlw	3	; case 22
   536   000936  B4D8               	btfsc	status,2,c
   537   000938  EF2D  F004         	goto	l760
   538   00093C  EF3D  F004         	goto	l782
   539   000940  EFFE  F03F         	goto	start
   540   000944                     __end_of_main:
   541                           	callstack 0
   542                           
   543                           	psect	smallconst
   544   000800                     __psmallconst:
   545                           	callstack 0
   546   000800  00                 	db	0
   547   000801  00                 	db	0	; dummy byte at the end
   548   000800                     __smallconst    set	__psmallconst
   549   000800                     __mediumconst   set	__psmallconst
   550   000002                     __activetblptr  equ	2
   551                           
   552                           	psect	rparam
   553   000001                     ___rparam_used  equ	1
   554   000000                     ___param_bank   equ	0
   555   000000                     __Lparam        equ	__Lrparam
   556   000000                     __Hparam        equ	__Hrparam
   557                           
   558                           	psect	config
   559                           
   560                           ;Config register CONFIG1L @ 0x300000
   561                           ;	PLL Prescaler Selection bits
   562                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   563                           ;	System Clock Postscaler Selection bits
   564                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   565                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   566                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   567   300000                     	org	3145728
   568   300000  00                 	db	0
   569                           
   570                           ;Config register CONFIG1H @ 0x300001
   571                           ;	Oscillator Selection bits
   572                           ;	FOSC = INTOSCIO_EC, Internal oscillator, port function on RA6, EC used by USB (INTIO)
   573                           ;	Fail-Safe Clock Monitor Enable bit
   574                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   575                           ;	Internal/External Oscillator Switchover bit
   576                           ;	IESO = OFF, Oscillator Switchover mode disabled
   577   300001                     	org	3145729
   578   300001  08                 	db	8
   579                           
   580                           ;Config register CONFIG2L @ 0x300002
   581                           ;	Power-up Timer Enable bit
   582                           ;	PWRT = OFF, PWRT disabled
   583                           ;	Brown-out Reset Enable bits
   584                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   585                           ;	Brown-out Reset Voltage bits
   586                           ;	BORV = 3, Minimum setting 2.05V
   587                           ;	USB Voltage Regulator Enable bit
   588                           ;	VREGEN = OFF, USB voltage regulator disabled
   589   300002                     	org	3145730
   590   300002  19                 	db	25
   591                           
   592                           ;Config register CONFIG2H @ 0x300003
   593                           ;	Watchdog Timer Enable bit
   594                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   595                           ;	Watchdog Timer Postscale Select bits
   596                           ;	WDTPS = 32768, 1:32768
   597   300003                     	org	3145731
   598   300003  1E                 	db	30
   599                           
   600                           ; Padding undefined space
   601   300004                     	org	3145732
   602   300004  FF                 	db	255
   603                           
   604                           ;Config register CONFIG3H @ 0x300005
   605                           ;	CCP2 MUX bit
   606                           ;	CCP2MX = OFF, CCP2 input/output is multiplexed with RB3
   607                           ;	PORTB A/D Enable bit
   608                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   609                           ;	Low-Power Timer 1 Oscillator Enable bit
   610                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   611                           ;	MCLR Pin Enable bit
   612                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   613   300005                     	org	3145733
   614   300005  80                 	db	128
   615                           
   616                           ;Config register CONFIG4L @ 0x300006
   617                           ;	Stack Full/Underflow Reset Enable bit
   618                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   619                           ;	Single-Supply ICSP Enable bit
   620                           ;	LVP = OFF, Single-Supply ICSP disabled
   621                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   622                           ;	ICPRT = OFF, ICPORT disabled
   623                           ;	Extended Instruction Set Enable bit
   624                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   625                           ;	Background Debugger Enable bit
   626                           ;	DEBUG = 0x1, unprogrammed default
   627   300006                     	org	3145734
   628   300006  80                 	db	128
   629                           
   630                           ; Padding undefined space
   631   300007                     	org	3145735
   632   300007  FF                 	db	255
   633                           
   634                           ;Config register CONFIG5L @ 0x300008
   635                           ;	Code Protection bit
   636                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   637                           ;	Code Protection bit
   638                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   639                           ;	Code Protection bit
   640                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   641                           ;	Code Protection bit
   642                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   643   300008                     	org	3145736
   644   300008  0F                 	db	15
   645                           
   646                           ;Config register CONFIG5H @ 0x300009
   647                           ;	Boot Block Code Protection bit
   648                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   649                           ;	Data EEPROM Code Protection bit
   650                           ;	CPD = OFF, Data EEPROM is not code-protected
   651   300009                     	org	3145737
   652   300009  C0                 	db	192
   653                           
   654                           ;Config register CONFIG6L @ 0x30000A
   655                           ;	Write Protection bit
   656                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   657                           ;	Write Protection bit
   658                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   659                           ;	Write Protection bit
   660                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   661                           ;	Write Protection bit
   662                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   663   30000A                     	org	3145738
   664   30000A  0F                 	db	15
   665                           
   666                           ;Config register CONFIG6H @ 0x30000B
   667                           ;	Configuration Register Write Protection bit
   668                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   669                           ;	Boot Block Write Protection bit
   670                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   671                           ;	Data EEPROM Write Protection bit
   672                           ;	WRTD = OFF, Data EEPROM is not write-protected
   673   30000B                     	org	3145739
   674   30000B  E0                 	db	224
   675                           
   676                           ;Config register CONFIG7L @ 0x30000C
   677                           ;	Table Read Protection bit
   678                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   679                           ;	Table Read Protection bit
   680                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   681                           ;	Table Read Protection bit
   682                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   683                           ;	Table Read Protection bit
   684                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   685   30000C                     	org	3145740
   686   30000C  0F                 	db	15
   687                           
   688                           ;Config register CONFIG7H @ 0x30000D
   689                           ;	Boot Block Table Read Protection bit
   690                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   691   30000D                     	org	3145741
   692   30000D  40                 	db	64
   693                           tosu	equ	0xFFF
   694                           tosh	equ	0xFFE
   695                           tosl	equ	0xFFD
   696                           stkptr	equ	0xFFC
   697                           pclatu	equ	0xFFB
   698                           pclath	equ	0xFFA
   699                           pcl	equ	0xFF9
   700                           tblptru	equ	0xFF8
   701                           tblptrh	equ	0xFF7
   702                           tblptrl	equ	0xFF6
   703                           tablat	equ	0xFF5
   704                           prodh	equ	0xFF4
   705                           prodl	equ	0xFF3
   706                           indf0	equ	0xFEF
   707                           postinc0	equ	0xFEE
   708                           postdec0	equ	0xFED
   709                           preinc0	equ	0xFEC
   710                           plusw0	equ	0xFEB
   711                           fsr0h	equ	0xFEA
   712                           fsr0l	equ	0xFE9
   713                           wreg	equ	0xFE8
   714                           indf1	equ	0xFE7
   715                           postinc1	equ	0xFE6
   716                           postdec1	equ	0xFE5
   717                           preinc1	equ	0xFE4
   718                           plusw1	equ	0xFE3
   719                           fsr1h	equ	0xFE2
   720                           fsr1l	equ	0xFE1
   721                           bsr	equ	0xFE0
   722                           indf2	equ	0xFDF
   723                           postinc2	equ	0xFDE
   724                           postdec2	equ	0xFDD
   725                           preinc2	equ	0xFDC
   726                           plusw2	equ	0xFDB
   727                           fsr2h	equ	0xFDA
   728                           fsr2l	equ	0xFD9
   729                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0      15
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM           95      0       0      0.0%
BITBANK0           160      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BITBIGSFRh         127      0       0      0.0%
BITBIGSFRl          32      0       0      0.0%
COMRAM              95      1       1      1.1%
BANK0              160      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BANK6              256      0       0      0.0%
BANK7              256      0       0      0.0%
BIGRAM            2047      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       1      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Tue Oct  7 23:28:31 2025

                    l730 080E                      l732 0810                      l724 0802  
                    l742 082A                      l734 0812                      l726 0806  
                    l760 085A                      l752 084A                      l744 0832  
                    l736 081A                      l728 0808                      l746 083A  
                    l738 0822                      l748 0842                      l782 087A  
                    l774 086A                      l766 0862                      l758 0852  
                    l776 0872                      l786 0882                     _LATA 0F89  
                   _LATB 0F8A                     _main 0802                     start 7FFC  
           ___param_bank 0000                    ?_main 0001                    _PORTA 0F80  
                  _TRISA 0F92                    _TRISB 0F93                    status 0FD8  
        __initialization 0944             __end_of_main 0944                   ??_main 0001  
          __activetblptr 0002                   _ADCON1 0FC1                   _OSCCON 0FD3  
                 isa$std 0001             __mediumconst 0800                   tblptru 0FF8  
             __accesstop 0060  __end_of__initialization 0944            ___rparam_used 0001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 0800                  __pcinit 0944                  __ramtop 0800  
                __ptext0 0802     end_of_initialization 0944            __Lmediumconst 0000  
    start_initialization 0944              __smallconst 0800                main@input 0001  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
