$date
	Sun Oct 23 06:59:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#960923
b1 !
1"
#960926
b1 &
b1 %
1$
#960927
0"
#960930
1#
#960934
b0 &
0#
b0 %
0$
#1914400
b1001 !
1"
#1914402
b1001 &
b1001 %
1$
#1914403
0"
#1914406
b11100 &
b11100 %
#1914410
b1110 &
b1110 %
#1914414
b111 &
b111 %
#1914418
b10110 &
b10110 %
#1914422
b1011 &
b1011 %
#1914426
b100010 &
b100010 %
#1914430
b10001 &
b10001 %
#1914434
b110100 &
b110100 %
#1914438
b11010 &
b11010 %
#1914442
b1101 &
b1101 %
#1914446
b101000 &
b101000 %
#1914450
b10100 &
b10100 %
#1914454
b1010 &
b1010 %
#1914458
b101 &
b101 %
#1914462
b10000 &
b10000 %
#1914466
b1000 &
b1000 %
#1914470
b100 &
b100 %
#1914474
b10 &
b10 %
#1914478
b1 &
1#
b1 %
#1914482
b0 &
b0 %
0#
0$
#2961802
b1011 &
b1011 %
1$
b1011 !
1"
#2961803
0"
#2961806
b100010 &
b100010 %
#2961810
b10001 &
b10001 %
#2961814
b110100 &
b110100 %
#2961818
b11010 &
b11010 %
#2961822
b1101 &
b1101 %
#2961826
b101000 &
b101000 %
#2961830
b10100 &
b10100 %
#2961834
b1010 &
b1010 %
#2961838
b101 &
b101 %
#2961842
b10000 &
b10000 %
#2961846
b1000 &
b1000 %
#2961850
b100 &
b100 %
#2961854
b10 &
b10 %
#2961858
b1 &
b1 %
1#
#2961862
b0 &
0#
b0 %
0$
#4500012
