// Seed: 2589949378
module module_0 #(
    parameter id_39 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(
        .id_7(id_8),
        .id_9(-1 - 1'b0)
    ),
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    _id_39,
    id_40
);
  inout wire id_37;
  inout wire id_36;
  inout wire id_35;
  input wire id_34;
  output wire id_33;
  output wire id_32;
  output wire id_31;
  input wire id_30;
  input wire id_29;
  output wire id_28;
  output wire id_27;
  inout wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_41[1  &  -1 : id_39  ** ""];
  ;
  wire id_42;
endmodule
module module_1 #(
    parameter id_1 = 32'd21
) (
    _id_1,
    id_2
);
  output wire id_2;
  input wire _id_1;
  wire id_3;
  logic [id_1 : -1 'h0] id_4;
  parameter id_5 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_3,
      id_4,
      id_4,
      id_3,
      id_3,
      id_3,
      id_5,
      id_5,
      id_2,
      id_5,
      id_4,
      id_4,
      id_5,
      id_5,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5,
      id_3,
      id_3,
      id_4,
      id_4,
      id_5,
      id_5,
      id_4,
      id_5,
      id_3,
      id_3
  );
  wire  id_6;
  logic id_7;
endmodule
