Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Feb  1 21:34:27 2024
| Host         : SNOW-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      10          
TIMING-20  Warning           Non-clocked latch                                                 5           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (5)
6. checking no_output_delay (22)
7. checking multiple_clock (182)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: buttonCenter (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttonUp (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switches[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switches[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: switches[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clk_wiz_0/inst/mmcm_adv_inst/LOCKED (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (182)
--------------------------------
 There are 182 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.980        0.000                      0                  203        0.081        0.000                      0                  203        3.000        0.000                       0                   188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         34.980        0.000                      0                  203        0.179        0.000                      0                  203       19.500        0.000                       0                   184  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       34.983        0.000                      0                  203        0.179        0.000                      0                  203       19.500        0.000                       0                   184  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         34.980        0.000                      0                  203        0.081        0.000                      0                  203  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       34.980        0.000                      0                  203        0.081        0.000                      0                  203  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100
  To Clock:  CLK100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.980ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 1.219ns (25.706%)  route 3.523ns (74.294%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.504     3.792    MovingBlockScreen/blockY
    SLICE_X4Y20          FDCE                                         r  MovingBlockScreen/blockY_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.506    38.511    MovingBlockScreen/CLK
    SLICE_X4Y20          FDCE                                         r  MovingBlockScreen/blockY_reg[9]/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.098    38.977    
    SLICE_X4Y20          FDCE (Setup_fdce_C_CE)      -0.205    38.772    MovingBlockScreen/blockY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -3.792    
  -------------------------------------------------------------------
                         slack                                 34.980    

Slack (MET) :             34.983ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.219ns (25.719%)  route 3.521ns (74.281%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.502     3.789    MovingBlockScreen/blockY
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.506    38.511    MovingBlockScreen/CLK
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[5]/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.098    38.977    
    SLICE_X4Y19          FDCE (Setup_fdce_C_CE)      -0.205    38.772    MovingBlockScreen/blockY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                 34.983    

Slack (MET) :             34.983ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.219ns (25.719%)  route 3.521ns (74.281%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.502     3.789    MovingBlockScreen/blockY
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.506    38.511    MovingBlockScreen/CLK
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[6]/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.098    38.977    
    SLICE_X4Y19          FDCE (Setup_fdce_C_CE)      -0.205    38.772    MovingBlockScreen/blockY_reg[6]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                 34.983    

Slack (MET) :             34.983ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.219ns (25.719%)  route 3.521ns (74.281%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.502     3.789    MovingBlockScreen/blockY
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.506    38.511    MovingBlockScreen/CLK
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[7]/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.098    38.977    
    SLICE_X4Y19          FDCE (Setup_fdce_C_CE)      -0.205    38.772    MovingBlockScreen/blockY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                 34.983    

Slack (MET) :             34.983ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.219ns (25.719%)  route 3.521ns (74.281%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.502     3.789    MovingBlockScreen/blockY
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.506    38.511    MovingBlockScreen/CLK
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[8]/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.098    38.977    
    SLICE_X4Y19          FDCE (Setup_fdce_C_CE)      -0.205    38.772    MovingBlockScreen/blockY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                 34.983    

Slack (MET) :             35.123ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.219ns (26.500%)  route 3.381ns (73.500%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.362     3.650    MovingBlockScreen/blockY
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    38.512    MovingBlockScreen/CLK
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[1]/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.098    38.978    
    SLICE_X4Y18          FDCE (Setup_fdce_C_CE)      -0.205    38.773    MovingBlockScreen/blockY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                 35.123    

Slack (MET) :             35.123ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.219ns (26.500%)  route 3.381ns (73.500%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.362     3.650    MovingBlockScreen/blockY
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    38.512    MovingBlockScreen/CLK
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[2]/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.098    38.978    
    SLICE_X4Y18          FDCE (Setup_fdce_C_CE)      -0.205    38.773    MovingBlockScreen/blockY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                 35.123    

Slack (MET) :             35.123ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.219ns (26.500%)  route 3.381ns (73.500%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.362     3.650    MovingBlockScreen/blockY
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    38.512    MovingBlockScreen/CLK
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[3]/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.098    38.978    
    SLICE_X4Y18          FDCE (Setup_fdce_C_CE)      -0.205    38.773    MovingBlockScreen/blockY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                 35.123    

Slack (MET) :             35.123ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.219ns (26.500%)  route 3.381ns (73.500%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.362     3.650    MovingBlockScreen/blockY
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    38.512    MovingBlockScreen/CLK
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[4]/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.098    38.978    
    SLICE_X4Y18          FDCE (Setup_fdce_C_CE)      -0.205    38.773    MovingBlockScreen/blockY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                 35.123    

Slack (MET) :             35.169ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.219ns (26.554%)  route 3.372ns (73.446%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.353     3.640    MovingBlockScreen/blockY
    SLICE_X6Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    38.512    MovingBlockScreen/CLK
    SLICE_X6Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[0]/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.098    38.978    
    SLICE_X6Y18          FDCE (Setup_fdce_C_CE)      -0.169    38.809    MovingBlockScreen/blockY_reg[0]
  -------------------------------------------------------------------
                         required time                         38.809    
                         arrival time                          -3.640    
  -------------------------------------------------------------------
                         slack                                 35.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Switch15Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch15Debouncer/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.578%)  route 0.134ns (41.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.559    -0.622    Switch15Debouncer/clk_out1
    SLICE_X11Y18         FDCE                                         r  Switch15Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Switch15Debouncer/state_reg/Q
                         net (fo=20, routed)          0.134    -0.348    Switch15Debouncer/state_reg_n_0
    SLICE_X10Y18         LUT4 (Prop_lut4_I3_O)        0.048    -0.300 r  Switch15Debouncer/counter[9]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.300    Switch15Debouncer/counter[9]_i_1__3_n_0
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.827    -0.863    Switch15Debouncer/clk_out1
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[9]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.131    -0.478    Switch15Debouncer/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Switch15Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch15Debouncer/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.861%)  route 0.138ns (42.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.559    -0.622    Switch15Debouncer/clk_out1
    SLICE_X11Y18         FDCE                                         r  Switch15Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Switch15Debouncer/state_reg/Q
                         net (fo=20, routed)          0.138    -0.344    Switch15Debouncer/state_reg_n_0
    SLICE_X10Y18         LUT4 (Prop_lut4_I3_O)        0.048    -0.296 r  Switch15Debouncer/counter[8]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.296    Switch15Debouncer/counter[8]_i_1__3_n_0
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.827    -0.863    Switch15Debouncer/clk_out1
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[8]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.131    -0.478    Switch15Debouncer/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Switch15Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch15Debouncer/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.559    -0.622    Switch15Debouncer/clk_out1
    SLICE_X11Y18         FDCE                                         r  Switch15Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Switch15Debouncer/state_reg/Q
                         net (fo=20, routed)          0.134    -0.348    Switch15Debouncer/state_reg_n_0
    SLICE_X10Y18         LUT4 (Prop_lut4_I3_O)        0.045    -0.303 r  Switch15Debouncer/counter[6]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.303    Switch15Debouncer/counter[6]_i_1__3_n_0
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.827    -0.863    Switch15Debouncer/clk_out1
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[6]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.120    -0.489    Switch15Debouncer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 VGADriver/x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGADriver/x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.223%)  route 0.084ns (28.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.595    VGADriver/clk_out1
    SLICE_X2Y20          FDCE                                         r  VGADriver/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  VGADriver/x_reg[5]/Q
                         net (fo=11, routed)          0.084    -0.347    VGADriver/vgaX[5]
    SLICE_X3Y20          LUT6 (Prop_lut6_I4_O)        0.045    -0.302 r  VGADriver/x[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    VGADriver/x[0]
    SLICE_X3Y20          FDCE                                         r  VGADriver/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.855    -0.835    VGADriver/clk_out1
    SLICE_X3Y20          FDCE                                         r  VGADriver/x_reg[0]/C
                         clock pessimism              0.252    -0.582    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.092    -0.490    VGADriver/x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Switch15Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch15Debouncer/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.559    -0.622    Switch15Debouncer/clk_out1
    SLICE_X11Y18         FDCE                                         r  Switch15Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Switch15Debouncer/state_reg/Q
                         net (fo=20, routed)          0.138    -0.344    Switch15Debouncer/state_reg_n_0
    SLICE_X10Y18         LUT4 (Prop_lut4_I3_O)        0.045    -0.299 r  Switch15Debouncer/counter[7]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.299    Switch15Debouncer/counter[7]_i_1__3_n_0
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.827    -0.863    Switch15Debouncer/clk_out1
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[7]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.121    -0.488    Switch15Debouncer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Button1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Button1Debouncer/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.539%)  route 0.164ns (46.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.591    -0.590    Button1Debouncer/CLK
    SLICE_X4Y10          FDCE                                         r  Button1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Button1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.164    -0.285    Button1Debouncer/state
    SLICE_X6Y10          LUT4 (Prop_lut4_I3_O)        0.048    -0.237 r  Button1Debouncer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    Button1Debouncer/counter[1]_i_1_n_0
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.862    -0.828    Button1Debouncer/CLK
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[1]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.131    -0.443    Button1Debouncer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Button1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Button1Debouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.939%)  route 0.168ns (47.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.591    -0.590    Button1Debouncer/CLK
    SLICE_X4Y10          FDCE                                         r  Button1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Button1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.168    -0.281    Button1Debouncer/state
    SLICE_X6Y10          LUT4 (Prop_lut4_I3_O)        0.048    -0.233 r  Button1Debouncer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    Button1Debouncer/counter[3]_i_1_n_0
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.862    -0.828    Button1Debouncer/CLK
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[3]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.131    -0.443    Button1Debouncer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Button1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Button1Debouncer/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.140%)  route 0.164ns (46.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.591    -0.590    Button1Debouncer/CLK
    SLICE_X4Y10          FDCE                                         r  Button1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Button1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.164    -0.285    Button1Debouncer/state
    SLICE_X6Y10          LUT4 (Prop_lut4_I2_O)        0.045    -0.240 r  Button1Debouncer/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    Button1Debouncer/counter[0]_i_1_n_0
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.862    -0.828    Button1Debouncer/CLK
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[0]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.120    -0.454    Button1Debouncer/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Button1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Button1Debouncer/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.540%)  route 0.168ns (47.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.591    -0.590    Button1Debouncer/CLK
    SLICE_X4Y10          FDCE                                         r  Button1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Button1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.168    -0.281    Button1Debouncer/state
    SLICE_X6Y10          LUT4 (Prop_lut4_I3_O)        0.045    -0.236 r  Button1Debouncer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    Button1Debouncer/counter[2]_i_1_n_0
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.862    -0.828    Button1Debouncer/CLK
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[2]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.121    -0.453    Button1Debouncer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 VGADriver/y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGADriver/y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.592    VGADriver/clk_out1
    SLICE_X2Y17          FDCE                                         r  VGADriver/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  VGADriver/y_reg[4]/Q
                         net (fo=11, routed)          0.129    -0.300    VGADriver/Q[4]
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.045    -0.255 r  VGADriver/y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    VGADriver/y[5]_i_1_n_0
    SLICE_X3Y17          FDCE                                         r  VGADriver/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.832    VGADriver/clk_out1
    SLICE_X3Y17          FDCE                                         r  VGADriver/y_reg[5]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.091    -0.488    VGADriver/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y10      Button1Debouncer/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y12      Button1Debouncer/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y12      Button1Debouncer/counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y12      Button1Debouncer/counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y12      Button1Debouncer/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y13      Button1Debouncer/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y13      Button1Debouncer/counter_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y13      Button1Debouncer/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y10      Button1Debouncer/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y10      Button1Debouncer/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y10      Button1Debouncer/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y10      Button1Debouncer/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.983ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 1.219ns (25.706%)  route 3.523ns (74.294%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.504     3.792    MovingBlockScreen/blockY
    SLICE_X4Y20          FDCE                                         r  MovingBlockScreen/blockY_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.506    38.511    MovingBlockScreen/CLK
    SLICE_X4Y20          FDCE                                         r  MovingBlockScreen/blockY_reg[9]/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.094    38.980    
    SLICE_X4Y20          FDCE (Setup_fdce_C_CE)      -0.205    38.775    MovingBlockScreen/blockY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.775    
                         arrival time                          -3.792    
  -------------------------------------------------------------------
                         slack                                 34.983    

Slack (MET) :             34.986ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.219ns (25.719%)  route 3.521ns (74.281%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.502     3.789    MovingBlockScreen/blockY
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.506    38.511    MovingBlockScreen/CLK
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[5]/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.094    38.980    
    SLICE_X4Y19          FDCE (Setup_fdce_C_CE)      -0.205    38.775    MovingBlockScreen/blockY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.775    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                 34.986    

Slack (MET) :             34.986ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.219ns (25.719%)  route 3.521ns (74.281%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.502     3.789    MovingBlockScreen/blockY
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.506    38.511    MovingBlockScreen/CLK
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[6]/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.094    38.980    
    SLICE_X4Y19          FDCE (Setup_fdce_C_CE)      -0.205    38.775    MovingBlockScreen/blockY_reg[6]
  -------------------------------------------------------------------
                         required time                         38.775    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                 34.986    

Slack (MET) :             34.986ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.219ns (25.719%)  route 3.521ns (74.281%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.502     3.789    MovingBlockScreen/blockY
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.506    38.511    MovingBlockScreen/CLK
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[7]/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.094    38.980    
    SLICE_X4Y19          FDCE (Setup_fdce_C_CE)      -0.205    38.775    MovingBlockScreen/blockY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.775    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                 34.986    

Slack (MET) :             34.986ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.219ns (25.719%)  route 3.521ns (74.281%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.502     3.789    MovingBlockScreen/blockY
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.506    38.511    MovingBlockScreen/CLK
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[8]/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.094    38.980    
    SLICE_X4Y19          FDCE (Setup_fdce_C_CE)      -0.205    38.775    MovingBlockScreen/blockY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.775    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                 34.986    

Slack (MET) :             35.126ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.219ns (26.500%)  route 3.381ns (73.500%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.362     3.650    MovingBlockScreen/blockY
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    38.512    MovingBlockScreen/CLK
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[1]/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X4Y18          FDCE (Setup_fdce_C_CE)      -0.205    38.776    MovingBlockScreen/blockY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                 35.126    

Slack (MET) :             35.126ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.219ns (26.500%)  route 3.381ns (73.500%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.362     3.650    MovingBlockScreen/blockY
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    38.512    MovingBlockScreen/CLK
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[2]/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X4Y18          FDCE (Setup_fdce_C_CE)      -0.205    38.776    MovingBlockScreen/blockY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                 35.126    

Slack (MET) :             35.126ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.219ns (26.500%)  route 3.381ns (73.500%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.362     3.650    MovingBlockScreen/blockY
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    38.512    MovingBlockScreen/CLK
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[3]/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X4Y18          FDCE (Setup_fdce_C_CE)      -0.205    38.776    MovingBlockScreen/blockY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                 35.126    

Slack (MET) :             35.126ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.219ns (26.500%)  route 3.381ns (73.500%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.362     3.650    MovingBlockScreen/blockY
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    38.512    MovingBlockScreen/CLK
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[4]/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X4Y18          FDCE (Setup_fdce_C_CE)      -0.205    38.776    MovingBlockScreen/blockY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                 35.126    

Slack (MET) :             35.172ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.219ns (26.554%)  route 3.372ns (73.446%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.353     3.640    MovingBlockScreen/blockY
    SLICE_X6Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    38.512    MovingBlockScreen/CLK
    SLICE_X6Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[0]/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X6Y18          FDCE (Setup_fdce_C_CE)      -0.169    38.812    MovingBlockScreen/blockY_reg[0]
  -------------------------------------------------------------------
                         required time                         38.812    
                         arrival time                          -3.640    
  -------------------------------------------------------------------
                         slack                                 35.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Switch15Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch15Debouncer/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.578%)  route 0.134ns (41.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.559    -0.622    Switch15Debouncer/clk_out1
    SLICE_X11Y18         FDCE                                         r  Switch15Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Switch15Debouncer/state_reg/Q
                         net (fo=20, routed)          0.134    -0.348    Switch15Debouncer/state_reg_n_0
    SLICE_X10Y18         LUT4 (Prop_lut4_I3_O)        0.048    -0.300 r  Switch15Debouncer/counter[9]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.300    Switch15Debouncer/counter[9]_i_1__3_n_0
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.827    -0.863    Switch15Debouncer/clk_out1
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[9]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.131    -0.478    Switch15Debouncer/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Switch15Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch15Debouncer/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.861%)  route 0.138ns (42.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.559    -0.622    Switch15Debouncer/clk_out1
    SLICE_X11Y18         FDCE                                         r  Switch15Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Switch15Debouncer/state_reg/Q
                         net (fo=20, routed)          0.138    -0.344    Switch15Debouncer/state_reg_n_0
    SLICE_X10Y18         LUT4 (Prop_lut4_I3_O)        0.048    -0.296 r  Switch15Debouncer/counter[8]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.296    Switch15Debouncer/counter[8]_i_1__3_n_0
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.827    -0.863    Switch15Debouncer/clk_out1
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[8]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.131    -0.478    Switch15Debouncer/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Switch15Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch15Debouncer/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.559    -0.622    Switch15Debouncer/clk_out1
    SLICE_X11Y18         FDCE                                         r  Switch15Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Switch15Debouncer/state_reg/Q
                         net (fo=20, routed)          0.134    -0.348    Switch15Debouncer/state_reg_n_0
    SLICE_X10Y18         LUT4 (Prop_lut4_I3_O)        0.045    -0.303 r  Switch15Debouncer/counter[6]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.303    Switch15Debouncer/counter[6]_i_1__3_n_0
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.827    -0.863    Switch15Debouncer/clk_out1
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[6]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.120    -0.489    Switch15Debouncer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 VGADriver/x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGADriver/x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.223%)  route 0.084ns (28.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.595    VGADriver/clk_out1
    SLICE_X2Y20          FDCE                                         r  VGADriver/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  VGADriver/x_reg[5]/Q
                         net (fo=11, routed)          0.084    -0.347    VGADriver/vgaX[5]
    SLICE_X3Y20          LUT6 (Prop_lut6_I4_O)        0.045    -0.302 r  VGADriver/x[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    VGADriver/x[0]
    SLICE_X3Y20          FDCE                                         r  VGADriver/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.855    -0.835    VGADriver/clk_out1
    SLICE_X3Y20          FDCE                                         r  VGADriver/x_reg[0]/C
                         clock pessimism              0.252    -0.582    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.092    -0.490    VGADriver/x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Switch15Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch15Debouncer/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.559    -0.622    Switch15Debouncer/clk_out1
    SLICE_X11Y18         FDCE                                         r  Switch15Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Switch15Debouncer/state_reg/Q
                         net (fo=20, routed)          0.138    -0.344    Switch15Debouncer/state_reg_n_0
    SLICE_X10Y18         LUT4 (Prop_lut4_I3_O)        0.045    -0.299 r  Switch15Debouncer/counter[7]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.299    Switch15Debouncer/counter[7]_i_1__3_n_0
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.827    -0.863    Switch15Debouncer/clk_out1
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[7]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.121    -0.488    Switch15Debouncer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Button1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Button1Debouncer/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.539%)  route 0.164ns (46.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.591    -0.590    Button1Debouncer/CLK
    SLICE_X4Y10          FDCE                                         r  Button1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Button1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.164    -0.285    Button1Debouncer/state
    SLICE_X6Y10          LUT4 (Prop_lut4_I3_O)        0.048    -0.237 r  Button1Debouncer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    Button1Debouncer/counter[1]_i_1_n_0
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.862    -0.828    Button1Debouncer/CLK
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[1]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.131    -0.443    Button1Debouncer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Button1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Button1Debouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.939%)  route 0.168ns (47.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.591    -0.590    Button1Debouncer/CLK
    SLICE_X4Y10          FDCE                                         r  Button1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Button1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.168    -0.281    Button1Debouncer/state
    SLICE_X6Y10          LUT4 (Prop_lut4_I3_O)        0.048    -0.233 r  Button1Debouncer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    Button1Debouncer/counter[3]_i_1_n_0
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.862    -0.828    Button1Debouncer/CLK
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[3]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.131    -0.443    Button1Debouncer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Button1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Button1Debouncer/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.140%)  route 0.164ns (46.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.591    -0.590    Button1Debouncer/CLK
    SLICE_X4Y10          FDCE                                         r  Button1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Button1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.164    -0.285    Button1Debouncer/state
    SLICE_X6Y10          LUT4 (Prop_lut4_I2_O)        0.045    -0.240 r  Button1Debouncer/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    Button1Debouncer/counter[0]_i_1_n_0
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.862    -0.828    Button1Debouncer/CLK
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[0]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.120    -0.454    Button1Debouncer/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Button1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Button1Debouncer/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.540%)  route 0.168ns (47.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.591    -0.590    Button1Debouncer/CLK
    SLICE_X4Y10          FDCE                                         r  Button1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Button1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.168    -0.281    Button1Debouncer/state
    SLICE_X6Y10          LUT4 (Prop_lut4_I3_O)        0.045    -0.236 r  Button1Debouncer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    Button1Debouncer/counter[2]_i_1_n_0
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.862    -0.828    Button1Debouncer/CLK
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[2]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.121    -0.453    Button1Debouncer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 VGADriver/y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGADriver/y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.592    VGADriver/clk_out1
    SLICE_X2Y17          FDCE                                         r  VGADriver/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  VGADriver/y_reg[4]/Q
                         net (fo=11, routed)          0.129    -0.300    VGADriver/Q[4]
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.045    -0.255 r  VGADriver/y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    VGADriver/y[5]_i_1_n_0
    SLICE_X3Y17          FDCE                                         r  VGADriver/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.832    VGADriver/clk_out1
    SLICE_X3Y17          FDCE                                         r  VGADriver/y_reg[5]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.091    -0.488    VGADriver/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y10      Button1Debouncer/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y12      Button1Debouncer/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y12      Button1Debouncer/counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y12      Button1Debouncer/counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y12      Button1Debouncer/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y13      Button1Debouncer/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y13      Button1Debouncer/counter_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y13      Button1Debouncer/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y10      Button1Debouncer/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y10      Button1Debouncer/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y10      Button1Debouncer/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y10      Button1Debouncer/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y12      Button1Debouncer/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.980ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 1.219ns (25.706%)  route 3.523ns (74.294%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.504     3.792    MovingBlockScreen/blockY
    SLICE_X4Y20          FDCE                                         r  MovingBlockScreen/blockY_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.506    38.511    MovingBlockScreen/CLK
    SLICE_X4Y20          FDCE                                         r  MovingBlockScreen/blockY_reg[9]/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.098    38.977    
    SLICE_X4Y20          FDCE (Setup_fdce_C_CE)      -0.205    38.772    MovingBlockScreen/blockY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -3.792    
  -------------------------------------------------------------------
                         slack                                 34.980    

Slack (MET) :             34.983ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.219ns (25.719%)  route 3.521ns (74.281%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.502     3.789    MovingBlockScreen/blockY
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.506    38.511    MovingBlockScreen/CLK
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[5]/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.098    38.977    
    SLICE_X4Y19          FDCE (Setup_fdce_C_CE)      -0.205    38.772    MovingBlockScreen/blockY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                 34.983    

Slack (MET) :             34.983ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.219ns (25.719%)  route 3.521ns (74.281%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.502     3.789    MovingBlockScreen/blockY
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.506    38.511    MovingBlockScreen/CLK
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[6]/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.098    38.977    
    SLICE_X4Y19          FDCE (Setup_fdce_C_CE)      -0.205    38.772    MovingBlockScreen/blockY_reg[6]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                 34.983    

Slack (MET) :             34.983ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.219ns (25.719%)  route 3.521ns (74.281%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.502     3.789    MovingBlockScreen/blockY
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.506    38.511    MovingBlockScreen/CLK
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[7]/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.098    38.977    
    SLICE_X4Y19          FDCE (Setup_fdce_C_CE)      -0.205    38.772    MovingBlockScreen/blockY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                 34.983    

Slack (MET) :             34.983ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.219ns (25.719%)  route 3.521ns (74.281%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.502     3.789    MovingBlockScreen/blockY
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.506    38.511    MovingBlockScreen/CLK
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[8]/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.098    38.977    
    SLICE_X4Y19          FDCE (Setup_fdce_C_CE)      -0.205    38.772    MovingBlockScreen/blockY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                 34.983    

Slack (MET) :             35.123ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.219ns (26.500%)  route 3.381ns (73.500%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.362     3.650    MovingBlockScreen/blockY
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    38.512    MovingBlockScreen/CLK
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[1]/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.098    38.978    
    SLICE_X4Y18          FDCE (Setup_fdce_C_CE)      -0.205    38.773    MovingBlockScreen/blockY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                 35.123    

Slack (MET) :             35.123ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.219ns (26.500%)  route 3.381ns (73.500%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.362     3.650    MovingBlockScreen/blockY
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    38.512    MovingBlockScreen/CLK
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[2]/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.098    38.978    
    SLICE_X4Y18          FDCE (Setup_fdce_C_CE)      -0.205    38.773    MovingBlockScreen/blockY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                 35.123    

Slack (MET) :             35.123ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.219ns (26.500%)  route 3.381ns (73.500%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.362     3.650    MovingBlockScreen/blockY
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    38.512    MovingBlockScreen/CLK
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[3]/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.098    38.978    
    SLICE_X4Y18          FDCE (Setup_fdce_C_CE)      -0.205    38.773    MovingBlockScreen/blockY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                 35.123    

Slack (MET) :             35.123ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.219ns (26.500%)  route 3.381ns (73.500%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.362     3.650    MovingBlockScreen/blockY
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    38.512    MovingBlockScreen/CLK
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[4]/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.098    38.978    
    SLICE_X4Y18          FDCE (Setup_fdce_C_CE)      -0.205    38.773    MovingBlockScreen/blockY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                 35.123    

Slack (MET) :             35.169ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.219ns (26.554%)  route 3.372ns (73.446%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.353     3.640    MovingBlockScreen/blockY
    SLICE_X6Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    38.512    MovingBlockScreen/CLK
    SLICE_X6Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[0]/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.098    38.978    
    SLICE_X6Y18          FDCE (Setup_fdce_C_CE)      -0.169    38.809    MovingBlockScreen/blockY_reg[0]
  -------------------------------------------------------------------
                         required time                         38.809    
                         arrival time                          -3.640    
  -------------------------------------------------------------------
                         slack                                 35.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Switch15Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch15Debouncer/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.578%)  route 0.134ns (41.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.559    -0.622    Switch15Debouncer/clk_out1
    SLICE_X11Y18         FDCE                                         r  Switch15Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Switch15Debouncer/state_reg/Q
                         net (fo=20, routed)          0.134    -0.348    Switch15Debouncer/state_reg_n_0
    SLICE_X10Y18         LUT4 (Prop_lut4_I3_O)        0.048    -0.300 r  Switch15Debouncer/counter[9]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.300    Switch15Debouncer/counter[9]_i_1__3_n_0
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.827    -0.863    Switch15Debouncer/clk_out1
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[9]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.098    -0.512    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.131    -0.381    Switch15Debouncer/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Switch15Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch15Debouncer/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.861%)  route 0.138ns (42.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.559    -0.622    Switch15Debouncer/clk_out1
    SLICE_X11Y18         FDCE                                         r  Switch15Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Switch15Debouncer/state_reg/Q
                         net (fo=20, routed)          0.138    -0.344    Switch15Debouncer/state_reg_n_0
    SLICE_X10Y18         LUT4 (Prop_lut4_I3_O)        0.048    -0.296 r  Switch15Debouncer/counter[8]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.296    Switch15Debouncer/counter[8]_i_1__3_n_0
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.827    -0.863    Switch15Debouncer/clk_out1
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[8]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.098    -0.512    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.131    -0.381    Switch15Debouncer/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Switch15Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch15Debouncer/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.559    -0.622    Switch15Debouncer/clk_out1
    SLICE_X11Y18         FDCE                                         r  Switch15Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Switch15Debouncer/state_reg/Q
                         net (fo=20, routed)          0.134    -0.348    Switch15Debouncer/state_reg_n_0
    SLICE_X10Y18         LUT4 (Prop_lut4_I3_O)        0.045    -0.303 r  Switch15Debouncer/counter[6]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.303    Switch15Debouncer/counter[6]_i_1__3_n_0
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.827    -0.863    Switch15Debouncer/clk_out1
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[6]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.098    -0.512    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.120    -0.392    Switch15Debouncer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 VGADriver/x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGADriver/x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.223%)  route 0.084ns (28.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.595    VGADriver/clk_out1
    SLICE_X2Y20          FDCE                                         r  VGADriver/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  VGADriver/x_reg[5]/Q
                         net (fo=11, routed)          0.084    -0.347    VGADriver/vgaX[5]
    SLICE_X3Y20          LUT6 (Prop_lut6_I4_O)        0.045    -0.302 r  VGADriver/x[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    VGADriver/x[0]
    SLICE_X3Y20          FDCE                                         r  VGADriver/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.855    -0.835    VGADriver/clk_out1
    SLICE_X3Y20          FDCE                                         r  VGADriver/x_reg[0]/C
                         clock pessimism              0.252    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.092    -0.393    VGADriver/x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Switch15Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch15Debouncer/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.559    -0.622    Switch15Debouncer/clk_out1
    SLICE_X11Y18         FDCE                                         r  Switch15Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Switch15Debouncer/state_reg/Q
                         net (fo=20, routed)          0.138    -0.344    Switch15Debouncer/state_reg_n_0
    SLICE_X10Y18         LUT4 (Prop_lut4_I3_O)        0.045    -0.299 r  Switch15Debouncer/counter[7]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.299    Switch15Debouncer/counter[7]_i_1__3_n_0
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.827    -0.863    Switch15Debouncer/clk_out1
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[7]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.098    -0.512    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.121    -0.391    Switch15Debouncer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Button1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Button1Debouncer/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.539%)  route 0.164ns (46.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.591    -0.590    Button1Debouncer/CLK
    SLICE_X4Y10          FDCE                                         r  Button1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Button1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.164    -0.285    Button1Debouncer/state
    SLICE_X6Y10          LUT4 (Prop_lut4_I3_O)        0.048    -0.237 r  Button1Debouncer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    Button1Debouncer/counter[1]_i_1_n_0
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.862    -0.828    Button1Debouncer/CLK
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[1]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.098    -0.477    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.131    -0.346    Button1Debouncer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Button1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Button1Debouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.939%)  route 0.168ns (47.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.591    -0.590    Button1Debouncer/CLK
    SLICE_X4Y10          FDCE                                         r  Button1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Button1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.168    -0.281    Button1Debouncer/state
    SLICE_X6Y10          LUT4 (Prop_lut4_I3_O)        0.048    -0.233 r  Button1Debouncer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    Button1Debouncer/counter[3]_i_1_n_0
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.862    -0.828    Button1Debouncer/CLK
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[3]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.098    -0.477    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.131    -0.346    Button1Debouncer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Button1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Button1Debouncer/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.140%)  route 0.164ns (46.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.591    -0.590    Button1Debouncer/CLK
    SLICE_X4Y10          FDCE                                         r  Button1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Button1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.164    -0.285    Button1Debouncer/state
    SLICE_X6Y10          LUT4 (Prop_lut4_I2_O)        0.045    -0.240 r  Button1Debouncer/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    Button1Debouncer/counter[0]_i_1_n_0
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.862    -0.828    Button1Debouncer/CLK
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[0]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.098    -0.477    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.120    -0.357    Button1Debouncer/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Button1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Button1Debouncer/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.540%)  route 0.168ns (47.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.591    -0.590    Button1Debouncer/CLK
    SLICE_X4Y10          FDCE                                         r  Button1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Button1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.168    -0.281    Button1Debouncer/state
    SLICE_X6Y10          LUT4 (Prop_lut4_I3_O)        0.045    -0.236 r  Button1Debouncer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    Button1Debouncer/counter[2]_i_1_n_0
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.862    -0.828    Button1Debouncer/CLK
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[2]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.098    -0.477    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.121    -0.356    Button1Debouncer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 VGADriver/y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGADriver/y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.592    VGADriver/clk_out1
    SLICE_X2Y17          FDCE                                         r  VGADriver/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  VGADriver/y_reg[4]/Q
                         net (fo=11, routed)          0.129    -0.300    VGADriver/Q[4]
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.045    -0.255 r  VGADriver/y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    VGADriver/y[5]_i_1_n_0
    SLICE_X3Y17          FDCE                                         r  VGADriver/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.832    VGADriver/clk_out1
    SLICE_X3Y17          FDCE                                         r  VGADriver/y_reg[5]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.091    -0.391    VGADriver/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.980ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 1.219ns (25.706%)  route 3.523ns (74.294%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.504     3.792    MovingBlockScreen/blockY
    SLICE_X4Y20          FDCE                                         r  MovingBlockScreen/blockY_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.506    38.511    MovingBlockScreen/CLK
    SLICE_X4Y20          FDCE                                         r  MovingBlockScreen/blockY_reg[9]/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.098    38.977    
    SLICE_X4Y20          FDCE (Setup_fdce_C_CE)      -0.205    38.772    MovingBlockScreen/blockY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -3.792    
  -------------------------------------------------------------------
                         slack                                 34.980    

Slack (MET) :             34.983ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.219ns (25.719%)  route 3.521ns (74.281%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.502     3.789    MovingBlockScreen/blockY
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.506    38.511    MovingBlockScreen/CLK
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[5]/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.098    38.977    
    SLICE_X4Y19          FDCE (Setup_fdce_C_CE)      -0.205    38.772    MovingBlockScreen/blockY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                 34.983    

Slack (MET) :             34.983ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.219ns (25.719%)  route 3.521ns (74.281%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.502     3.789    MovingBlockScreen/blockY
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.506    38.511    MovingBlockScreen/CLK
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[6]/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.098    38.977    
    SLICE_X4Y19          FDCE (Setup_fdce_C_CE)      -0.205    38.772    MovingBlockScreen/blockY_reg[6]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                 34.983    

Slack (MET) :             34.983ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.219ns (25.719%)  route 3.521ns (74.281%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.502     3.789    MovingBlockScreen/blockY
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.506    38.511    MovingBlockScreen/CLK
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[7]/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.098    38.977    
    SLICE_X4Y19          FDCE (Setup_fdce_C_CE)      -0.205    38.772    MovingBlockScreen/blockY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                 34.983    

Slack (MET) :             34.983ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.219ns (25.719%)  route 3.521ns (74.281%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.502     3.789    MovingBlockScreen/blockY
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.506    38.511    MovingBlockScreen/CLK
    SLICE_X4Y19          FDCE                                         r  MovingBlockScreen/blockY_reg[8]/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.098    38.977    
    SLICE_X4Y19          FDCE (Setup_fdce_C_CE)      -0.205    38.772    MovingBlockScreen/blockY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                 34.983    

Slack (MET) :             35.123ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.219ns (26.500%)  route 3.381ns (73.500%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.362     3.650    MovingBlockScreen/blockY
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    38.512    MovingBlockScreen/CLK
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[1]/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.098    38.978    
    SLICE_X4Y18          FDCE (Setup_fdce_C_CE)      -0.205    38.773    MovingBlockScreen/blockY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                 35.123    

Slack (MET) :             35.123ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.219ns (26.500%)  route 3.381ns (73.500%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.362     3.650    MovingBlockScreen/blockY
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    38.512    MovingBlockScreen/CLK
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[2]/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.098    38.978    
    SLICE_X4Y18          FDCE (Setup_fdce_C_CE)      -0.205    38.773    MovingBlockScreen/blockY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                 35.123    

Slack (MET) :             35.123ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.219ns (26.500%)  route 3.381ns (73.500%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.362     3.650    MovingBlockScreen/blockY
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    38.512    MovingBlockScreen/CLK
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[3]/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.098    38.978    
    SLICE_X4Y18          FDCE (Setup_fdce_C_CE)      -0.205    38.773    MovingBlockScreen/blockY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                 35.123    

Slack (MET) :             35.123ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 1.219ns (26.500%)  route 3.381ns (73.500%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.362     3.650    MovingBlockScreen/blockY
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    38.512    MovingBlockScreen/CLK
    SLICE_X4Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[4]/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.098    38.978    
    SLICE_X4Y18          FDCE (Setup_fdce_C_CE)      -0.205    38.773    MovingBlockScreen/blockY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.773    
                         arrival time                          -3.650    
  -------------------------------------------------------------------
                         slack                                 35.123    

Slack (MET) :             35.169ns  (required time - arrival time)
  Source:                 Button2Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MovingBlockScreen/blockY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.219ns (26.554%)  route 3.372ns (73.446%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561    -0.951    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456    -0.495 r  Button2Debouncer/out_reg_C/Q
                         net (fo=9, routed)           1.057     0.563    MovingBlockScreen/blockY1_carry_2
    SLICE_X11Y14         LUT6 (Prop_lut6_I5_O)        0.124     0.687 r  MovingBlockScreen/blockY1_carry_i_1/O
                         net (fo=1, routed)           0.000     0.687    MovingBlockScreen/blockY1_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.088 r  MovingBlockScreen/blockY1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.088    MovingBlockScreen/blockY1_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.202 r  MovingBlockScreen/blockY1_carry__0/CO[3]
                         net (fo=27, routed)          1.962     3.164    MovingBlockScreen/blockY1
    SLICE_X6Y17          LUT4 (Prop_lut4_I0_O)        0.124     3.288 r  MovingBlockScreen/blockY[9]_i_1/O
                         net (fo=10, routed)          0.353     3.640    MovingBlockScreen/blockY
    SLICE_X6Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    38.512    MovingBlockScreen/CLK
    SLICE_X6Y18          FDCE                                         r  MovingBlockScreen/blockY_reg[0]/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.098    38.978    
    SLICE_X6Y18          FDCE (Setup_fdce_C_CE)      -0.169    38.809    MovingBlockScreen/blockY_reg[0]
  -------------------------------------------------------------------
                         required time                         38.809    
                         arrival time                          -3.640    
  -------------------------------------------------------------------
                         slack                                 35.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Switch15Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch15Debouncer/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.578%)  route 0.134ns (41.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.559    -0.622    Switch15Debouncer/clk_out1
    SLICE_X11Y18         FDCE                                         r  Switch15Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Switch15Debouncer/state_reg/Q
                         net (fo=20, routed)          0.134    -0.348    Switch15Debouncer/state_reg_n_0
    SLICE_X10Y18         LUT4 (Prop_lut4_I3_O)        0.048    -0.300 r  Switch15Debouncer/counter[9]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.300    Switch15Debouncer/counter[9]_i_1__3_n_0
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.827    -0.863    Switch15Debouncer/clk_out1
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[9]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.098    -0.512    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.131    -0.381    Switch15Debouncer/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Switch15Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch15Debouncer/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.861%)  route 0.138ns (42.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.559    -0.622    Switch15Debouncer/clk_out1
    SLICE_X11Y18         FDCE                                         r  Switch15Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Switch15Debouncer/state_reg/Q
                         net (fo=20, routed)          0.138    -0.344    Switch15Debouncer/state_reg_n_0
    SLICE_X10Y18         LUT4 (Prop_lut4_I3_O)        0.048    -0.296 r  Switch15Debouncer/counter[8]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.296    Switch15Debouncer/counter[8]_i_1__3_n_0
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.827    -0.863    Switch15Debouncer/clk_out1
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[8]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.098    -0.512    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.131    -0.381    Switch15Debouncer/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Switch15Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch15Debouncer/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.559    -0.622    Switch15Debouncer/clk_out1
    SLICE_X11Y18         FDCE                                         r  Switch15Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Switch15Debouncer/state_reg/Q
                         net (fo=20, routed)          0.134    -0.348    Switch15Debouncer/state_reg_n_0
    SLICE_X10Y18         LUT4 (Prop_lut4_I3_O)        0.045    -0.303 r  Switch15Debouncer/counter[6]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.303    Switch15Debouncer/counter[6]_i_1__3_n_0
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.827    -0.863    Switch15Debouncer/clk_out1
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[6]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.098    -0.512    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.120    -0.392    Switch15Debouncer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 VGADriver/x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGADriver/x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.223%)  route 0.084ns (28.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.595    VGADriver/clk_out1
    SLICE_X2Y20          FDCE                                         r  VGADriver/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  VGADriver/x_reg[5]/Q
                         net (fo=11, routed)          0.084    -0.347    VGADriver/vgaX[5]
    SLICE_X3Y20          LUT6 (Prop_lut6_I4_O)        0.045    -0.302 r  VGADriver/x[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    VGADriver/x[0]
    SLICE_X3Y20          FDCE                                         r  VGADriver/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.855    -0.835    VGADriver/clk_out1
    SLICE_X3Y20          FDCE                                         r  VGADriver/x_reg[0]/C
                         clock pessimism              0.252    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.092    -0.393    VGADriver/x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Switch15Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Switch15Debouncer/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.559    -0.622    Switch15Debouncer/clk_out1
    SLICE_X11Y18         FDCE                                         r  Switch15Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  Switch15Debouncer/state_reg/Q
                         net (fo=20, routed)          0.138    -0.344    Switch15Debouncer/state_reg_n_0
    SLICE_X10Y18         LUT4 (Prop_lut4_I3_O)        0.045    -0.299 r  Switch15Debouncer/counter[7]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.299    Switch15Debouncer/counter[7]_i_1__3_n_0
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.827    -0.863    Switch15Debouncer/clk_out1
    SLICE_X10Y18         FDCE                                         r  Switch15Debouncer/counter_reg[7]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.098    -0.512    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.121    -0.391    Switch15Debouncer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Button1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Button1Debouncer/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.539%)  route 0.164ns (46.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.591    -0.590    Button1Debouncer/CLK
    SLICE_X4Y10          FDCE                                         r  Button1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Button1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.164    -0.285    Button1Debouncer/state
    SLICE_X6Y10          LUT4 (Prop_lut4_I3_O)        0.048    -0.237 r  Button1Debouncer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    Button1Debouncer/counter[1]_i_1_n_0
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.862    -0.828    Button1Debouncer/CLK
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[1]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.098    -0.477    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.131    -0.346    Button1Debouncer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Button1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Button1Debouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.939%)  route 0.168ns (47.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.591    -0.590    Button1Debouncer/CLK
    SLICE_X4Y10          FDCE                                         r  Button1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Button1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.168    -0.281    Button1Debouncer/state
    SLICE_X6Y10          LUT4 (Prop_lut4_I3_O)        0.048    -0.233 r  Button1Debouncer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    Button1Debouncer/counter[3]_i_1_n_0
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.862    -0.828    Button1Debouncer/CLK
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[3]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.098    -0.477    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.131    -0.346    Button1Debouncer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Button1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Button1Debouncer/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.140%)  route 0.164ns (46.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.591    -0.590    Button1Debouncer/CLK
    SLICE_X4Y10          FDCE                                         r  Button1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Button1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.164    -0.285    Button1Debouncer/state
    SLICE_X6Y10          LUT4 (Prop_lut4_I2_O)        0.045    -0.240 r  Button1Debouncer/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    Button1Debouncer/counter[0]_i_1_n_0
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.862    -0.828    Button1Debouncer/CLK
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[0]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.098    -0.477    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.120    -0.357    Button1Debouncer/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Button1Debouncer/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Button1Debouncer/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.540%)  route 0.168ns (47.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.591    -0.590    Button1Debouncer/CLK
    SLICE_X4Y10          FDCE                                         r  Button1Debouncer/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  Button1Debouncer/state_reg/Q
                         net (fo=20, routed)          0.168    -0.281    Button1Debouncer/state
    SLICE_X6Y10          LUT4 (Prop_lut4_I3_O)        0.045    -0.236 r  Button1Debouncer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    Button1Debouncer/counter[2]_i_1_n_0
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.862    -0.828    Button1Debouncer/CLK
    SLICE_X6Y10          FDCE                                         r  Button1Debouncer/counter_reg[2]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.098    -0.477    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.121    -0.356    Button1Debouncer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 VGADriver/y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGADriver/y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.592    VGADriver/clk_out1
    SLICE_X2Y17          FDCE                                         r  VGADriver/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  VGADriver/y_reg[4]/Q
                         net (fo=11, routed)          0.129    -0.300    VGADriver/Q[4]
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.045    -0.255 r  VGADriver/y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    VGADriver/y[5]_i_1_n_0
    SLICE_X3Y17          FDCE                                         r  VGADriver/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.832    VGADriver/clk_out1
    SLICE_X3Y17          FDCE                                         r  VGADriver/y_reg[5]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.091    -0.391    VGADriver/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.136    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.562ns  (logic 4.665ns (44.171%)  route 5.897ns (55.829%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.700     1.463    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I1_O)        0.124     1.587 f  Switch2Debouncer/vgaColor_OBUF[11]_inst_i_5/O
                         net (fo=4, routed)           0.823     2.411    Switch1Debouncer/vgaColor_OBUF[7]_inst_i_1_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.124     2.535 f  Switch1Debouncer/vgaColor_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.135     3.669    VGADriver/vgaColor[4]
    SLICE_X2Y18          LUT6 (Prop_lut6_I2_O)        0.124     3.793 r  VGADriver/vgaColor_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           3.239     7.032    vgaColor_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.562 r  vgaColor_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.562    vgaColor[4]
    D17                                                               r  vgaColor[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.059ns  (logic 4.640ns (46.133%)  route 5.419ns (53.867%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.700     1.463    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I1_O)        0.124     1.587 f  Switch2Debouncer/vgaColor_OBUF[11]_inst_i_5/O
                         net (fo=4, routed)           0.823     2.411    Switch1Debouncer/vgaColor_OBUF[7]_inst_i_1_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.124     2.535 f  Switch1Debouncer/vgaColor_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.135     3.669    VGADriver/vgaColor[4]
    SLICE_X2Y18          LUT6 (Prop_lut6_I2_O)        0.124     3.793 r  VGADriver/vgaColor_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.760     6.554    vgaColor_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.059 r  vgaColor_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.059    vgaColor[6]
    H17                                                               r  vgaColor[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.932ns  (logic 4.664ns (46.962%)  route 5.268ns (53.038%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.700     1.463    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I1_O)        0.124     1.587 f  Switch2Debouncer/vgaColor_OBUF[11]_inst_i_5/O
                         net (fo=4, routed)           0.823     2.411    Switch1Debouncer/vgaColor_OBUF[7]_inst_i_1_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.124     2.535 f  Switch1Debouncer/vgaColor_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.135     3.669    VGADriver/vgaColor[4]
    SLICE_X2Y18          LUT6 (Prop_lut6_I2_O)        0.124     3.793 r  VGADriver/vgaColor_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.609     6.403    vgaColor_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         3.529     9.932 r  vgaColor_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.932    vgaColor[5]
    G17                                                               r  vgaColor[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.630ns  (logic 4.656ns (48.345%)  route 4.975ns (51.655%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.700     1.463    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I1_O)        0.124     1.587 f  Switch2Debouncer/vgaColor_OBUF[11]_inst_i_5/O
                         net (fo=4, routed)           0.823     2.411    Switch1Debouncer/vgaColor_OBUF[7]_inst_i_1_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.124     2.535 f  Switch1Debouncer/vgaColor_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.135     3.669    VGADriver/vgaColor[4]
    SLICE_X2Y18          LUT6 (Prop_lut6_I2_O)        0.124     3.793 r  VGADriver/vgaColor_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.316     6.110    vgaColor_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521     9.630 r  vgaColor_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.630    vgaColor[7]
    J17                                                               r  vgaColor[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.312ns  (logic 4.660ns (50.040%)  route 4.652ns (49.960%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.700     1.463    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I1_O)        0.124     1.587 r  Switch2Debouncer/vgaColor_OBUF[11]_inst_i_5/O
                         net (fo=4, routed)           0.589     2.177    VGADriver/vgaColor[4]_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I4_O)        0.124     2.301 f  VGADriver/vgaColor_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.643     2.944    VGADriver/vgaColor_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.124     3.068 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.719     5.787    vgaColor_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525     9.312 r  vgaColor_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.312    vgaColor[0]
    J18                                                               r  vgaColor[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.150ns  (logic 4.638ns (50.695%)  route 4.511ns (49.305%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.700     1.463    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I1_O)        0.124     1.587 r  Switch2Debouncer/vgaColor_OBUF[11]_inst_i_5/O
                         net (fo=4, routed)           0.589     2.177    VGADriver/vgaColor[4]_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I4_O)        0.124     2.301 f  VGADriver/vgaColor_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.643     2.944    VGADriver/vgaColor_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.124     3.068 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.578     5.646    vgaColor_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503     9.150 r  vgaColor_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.150    vgaColor[2]
    L18                                                               r  vgaColor[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.014ns  (logic 4.654ns (51.628%)  route 4.360ns (48.372%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.700     1.463    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I1_O)        0.124     1.587 r  Switch2Debouncer/vgaColor_OBUF[11]_inst_i_5/O
                         net (fo=4, routed)           0.589     2.177    VGADriver/vgaColor[4]_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I4_O)        0.124     2.301 f  VGADriver/vgaColor_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.643     2.944    VGADriver/vgaColor_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.124     3.068 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.427     5.495    vgaColor_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519     9.014 r  vgaColor_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.014    vgaColor[1]
    K18                                                               r  vgaColor[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.950ns  (logic 4.530ns (50.618%)  route 4.420ns (49.382%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.700     1.463    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I1_O)        0.124     1.587 f  Switch2Debouncer/vgaColor_OBUF[11]_inst_i_5/O
                         net (fo=4, routed)           0.954     2.541    VGADriver/vgaColor[4]_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     2.665 r  VGADriver/vgaColor_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           2.765     5.431    vgaColor_OBUF[8]
    H19                  OBUF (Prop_obuf_I_O)         3.519     8.950 r  vgaColor_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.950    vgaColor[10]
    H19                                                               r  vgaColor[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.840ns  (logic 4.630ns (52.381%)  route 4.209ns (47.619%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.700     1.463    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I1_O)        0.124     1.587 r  Switch2Debouncer/vgaColor_OBUF[11]_inst_i_5/O
                         net (fo=4, routed)           0.589     2.177    VGADriver/vgaColor[4]_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I4_O)        0.124     2.301 f  VGADriver/vgaColor_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.643     2.944    VGADriver/vgaColor_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.124     3.068 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.277     5.344    vgaColor_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     8.840 r  vgaColor_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.840    vgaColor[3]
    N18                                                               r  vgaColor[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.813ns  (logic 4.535ns (51.452%)  route 4.279ns (48.548%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.700     1.463    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X2Y13          LUT3 (Prop_lut3_I1_O)        0.124     1.587 f  Switch2Debouncer/vgaColor_OBUF[11]_inst_i_5/O
                         net (fo=4, routed)           0.954     2.541    VGADriver/vgaColor[4]_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     2.665 r  VGADriver/vgaColor_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           2.624     5.290    vgaColor_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         3.524     8.813 r  vgaColor_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.813    vgaColor[11]
    G19                                                               r  vgaColor[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            Switch2Debouncer/out_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.886ns  (logic 0.274ns (30.959%)  route 0.612ns (69.041%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_IBUF[1]_inst/O
                         net (fo=23, routed)          0.395     0.625    Switch2Debouncer/switches_IBUF[0]
    SLICE_X2Y13          LUT2 (Prop_lut2_I1_O)        0.045     0.670 f  Switch2Debouncer/out_reg_LDC_i_2__1/O
                         net (fo=2, routed)           0.216     0.886    Switch2Debouncer/out_reg_LDC_i_2__1_n_0
    SLICE_X3Y13          LDCE                                         f  Switch2Debouncer/out_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonCenter
                            (input port)
  Destination:            Button1Debouncer/out_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.960ns  (logic 0.255ns (26.506%)  route 0.706ns (73.494%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  buttonCenter (IN)
                         net (fo=0)                   0.000     0.000    buttonCenter
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  buttonCenter_IBUF_inst/O
                         net (fo=23, routed)          0.522     0.732    Button1Debouncer/buttonCenter_IBUF
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.045     0.777 f  Button1Debouncer/out_reg_LDC_i_2/O
                         net (fo=2, routed)           0.184     0.960    Button1Debouncer/out_reg_LDC_i_2_n_0
    SLICE_X6Y15          LDCE                                         f  Button1Debouncer/out_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonUp
                            (input port)
  Destination:            Button2Debouncer/out_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.993ns  (logic 0.267ns (26.880%)  route 0.726ns (73.120%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  buttonUp (IN)
                         net (fo=0)                   0.000     0.000    buttonUp
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  buttonUp_IBUF_inst/O
                         net (fo=23, routed)          0.465     0.687    Button2Debouncer/buttonUp_IBUF
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.045     0.732 f  Button2Debouncer/out_reg_LDC_i_2__3/O
                         net (fo=2, routed)           0.261     0.993    Button2Debouncer/out_reg_LDC_i_2__3_n_0
    SLICE_X9Y16          LDCE                                         f  Button2Debouncer/out_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Switch1Debouncer/out_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.112ns  (logic 0.266ns (23.920%)  route 0.846ns (76.080%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=23, routed)          0.543     0.764    Switch1Debouncer/switches_IBUF[0]
    SLICE_X2Y13          LUT2 (Prop_lut2_I1_O)        0.045     0.809 f  Switch1Debouncer/out_reg_LDC_i_2__0/O
                         net (fo=2, routed)           0.302     1.112    Switch1Debouncer/out_reg_LDC_i_2__0_n_0
    SLICE_X3Y15          LDCE                                         f  Switch1Debouncer/out_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Button1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.465ns (59.949%)  route 0.978ns (40.051%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          LDCE                         0.000     0.000 r  Button1Debouncer/out_reg_LDC/G
    SLICE_X6Y15          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Button1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.103     0.281    Button1Debouncer/out_reg_LDC_n_0
    SLICE_X5Y15          LUT3 (Prop_lut3_I1_O)        0.045     0.326 r  Button1Debouncer/vgaColor_OBUF[11]_inst_i_4/O
                         net (fo=3, routed)           0.267     0.593    VGADriver/vgaColor[0]_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I3_O)        0.045     0.638 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.609     1.246    vgaColor_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     2.443 r  vgaColor_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.443    vgaColor[3]
    N18                                                               r  vgaColor[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Button1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.472ns (59.593%)  route 0.998ns (40.407%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          LDCE                         0.000     0.000 r  Button1Debouncer/out_reg_LDC/G
    SLICE_X6Y15          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Button1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.103     0.281    Button1Debouncer/out_reg_LDC_n_0
    SLICE_X5Y15          LUT3 (Prop_lut3_I1_O)        0.045     0.326 r  Button1Debouncer/vgaColor_OBUF[11]_inst_i_4/O
                         net (fo=3, routed)           0.328     0.654    VGADriver/vgaColor[0]_1
    SLICE_X3Y18          LUT5 (Prop_lut5_I3_O)        0.045     0.699 r  VGADriver/vgaColor_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           0.566     1.266    vgaColor_OBUF[8]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.470 r  vgaColor_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.470    vgaColor[8]
    N19                                                               r  vgaColor[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/out_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 0.269ns (10.896%)  route 2.202ns (89.104%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          1.921     2.145    Switch15Debouncer/switches_IBUF[0]
    SLICE_X4Y16          LUT2 (Prop_lut2_I1_O)        0.045     2.190 f  Switch15Debouncer/out_reg_LDC_i_2__2/O
                         net (fo=2, routed)           0.281     2.471    Switch15Debouncer/out_reg_LDC_i_2__2_n_0
    SLICE_X7Y17          LDCE                                         f  Switch15Debouncer/out_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Button1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.488ns (58.780%)  route 1.043ns (41.220%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          LDCE                         0.000     0.000 r  Button1Debouncer/out_reg_LDC/G
    SLICE_X6Y15          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Button1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.103     0.281    Button1Debouncer/out_reg_LDC_n_0
    SLICE_X5Y15          LUT3 (Prop_lut3_I1_O)        0.045     0.326 r  Button1Debouncer/vgaColor_OBUF[11]_inst_i_4/O
                         net (fo=3, routed)           0.267     0.593    VGADriver/vgaColor[0]_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I3_O)        0.045     0.638 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.673     1.311    vgaColor_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     2.531 r  vgaColor_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.531    vgaColor[1]
    K18                                                               r  vgaColor[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch15Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.539ns  (logic 1.532ns (60.332%)  route 1.007ns (39.668%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          LDCE                         0.000     0.000 r  Switch15Debouncer/out_reg_LDC/G
    SLICE_X7Y17          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  Switch15Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.148     0.368    Switch15Debouncer/out_reg_LDC_n_0
    SLICE_X7Y18          LUT3 (Prop_lut3_I1_O)        0.045     0.413 r  Switch15Debouncer/vgaColor_OBUF[11]_inst_i_3/O
                         net (fo=3, routed)           0.219     0.632    VGADriver/vgaColor[0]
    SLICE_X2Y18          LUT6 (Prop_lut6_I1_O)        0.045     0.677 r  VGADriver/vgaColor_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.640     1.317    vgaColor_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.222     2.539 r  vgaColor_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.539    vgaColor[7]
    J17                                                               r  vgaColor[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Button1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            vgaColor[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.581ns  (logic 1.473ns (57.057%)  route 1.108ns (42.943%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          LDCE                         0.000     0.000 r  Button1Debouncer/out_reg_LDC/G
    SLICE_X6Y15          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Button1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.103     0.281    Button1Debouncer/out_reg_LDC_n_0
    SLICE_X5Y15          LUT3 (Prop_lut3_I1_O)        0.045     0.326 r  Button1Debouncer/vgaColor_OBUF[11]_inst_i_4/O
                         net (fo=3, routed)           0.267     0.593    VGADriver/vgaColor[0]_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I3_O)        0.045     0.638 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.738     1.376    vgaColor_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     2.581 r  vgaColor_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.581    vgaColor[2]
    L18                                                               r  vgaColor[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Button1Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.571ns  (logic 4.358ns (41.229%)  route 6.213ns (58.771%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.627    -0.885    Button1Debouncer/CLK
    SLICE_X5Y16          FDCE                                         r  Button1Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.456    -0.429 f  Button1Debouncer/out_reg_C/Q
                         net (fo=2, routed)           0.816     0.388    Button1Debouncer/out_reg_C_n_0
    SLICE_X5Y15          LUT3 (Prop_lut3_I2_O)        0.124     0.512 f  Button1Debouncer/vgaColor_OBUF[11]_inst_i_4/O
                         net (fo=3, routed)           1.023     1.535    Switch1Debouncer/vgaColor_OBUF[7]_inst_i_1
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     1.659 f  Switch1Debouncer/vgaColor_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.135     2.794    VGADriver/vgaColor[4]
    SLICE_X2Y18          LUT6 (Prop_lut6_I2_O)        0.124     2.918 r  VGADriver/vgaColor_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           3.239     6.156    vgaColor_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530     9.687 r  vgaColor_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.687    vgaColor[4]
    D17                                                               r  vgaColor[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Button1Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.068ns  (logic 4.333ns (43.042%)  route 5.734ns (56.958%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.627    -0.885    Button1Debouncer/CLK
    SLICE_X5Y16          FDCE                                         r  Button1Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.456    -0.429 f  Button1Debouncer/out_reg_C/Q
                         net (fo=2, routed)           0.816     0.388    Button1Debouncer/out_reg_C_n_0
    SLICE_X5Y15          LUT3 (Prop_lut3_I2_O)        0.124     0.512 f  Button1Debouncer/vgaColor_OBUF[11]_inst_i_4/O
                         net (fo=3, routed)           1.023     1.535    Switch1Debouncer/vgaColor_OBUF[7]_inst_i_1
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     1.659 f  Switch1Debouncer/vgaColor_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.135     2.794    VGADriver/vgaColor[4]
    SLICE_X2Y18          LUT6 (Prop_lut6_I2_O)        0.124     2.918 r  VGADriver/vgaColor_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.760     5.678    vgaColor_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         3.505     9.183 r  vgaColor_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.183    vgaColor[6]
    H17                                                               r  vgaColor[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGADriver/y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.996ns  (logic 4.583ns (45.844%)  route 5.414ns (54.156%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.629    -0.883    VGADriver/clk_out1
    SLICE_X3Y17          FDCE                                         r  VGADriver/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  VGADriver/y_reg[6]/Q
                         net (fo=11, routed)          1.067     0.641    VGADriver/Q[6]
    SLICE_X2Y18          LUT3 (Prop_lut3_I2_O)        0.150     0.791 r  VGADriver/vgaColor_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.984     1.774    VGADriver/vgaColor_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.328     2.102 f  VGADriver/vgaColor_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.643     2.746    VGADriver/vgaColor_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.124     2.870 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.719     5.589    vgaColor_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525     9.114 r  vgaColor_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.114    vgaColor[0]
    J18                                                               r  vgaColor[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Button1Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.941ns  (logic 4.357ns (43.831%)  route 5.584ns (56.169%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.627    -0.885    Button1Debouncer/CLK
    SLICE_X5Y16          FDCE                                         r  Button1Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.456    -0.429 f  Button1Debouncer/out_reg_C/Q
                         net (fo=2, routed)           0.816     0.388    Button1Debouncer/out_reg_C_n_0
    SLICE_X5Y15          LUT3 (Prop_lut3_I2_O)        0.124     0.512 f  Button1Debouncer/vgaColor_OBUF[11]_inst_i_4/O
                         net (fo=3, routed)           1.023     1.535    Switch1Debouncer/vgaColor_OBUF[7]_inst_i_1
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     1.659 f  Switch1Debouncer/vgaColor_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.135     2.794    VGADriver/vgaColor[4]
    SLICE_X2Y18          LUT6 (Prop_lut6_I2_O)        0.124     2.918 r  VGADriver/vgaColor_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.609     5.527    vgaColor_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         3.529     9.056 r  vgaColor_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.056    vgaColor[5]
    G17                                                               r  vgaColor[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGADriver/y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.834ns  (logic 4.561ns (46.384%)  route 5.273ns (53.616%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.629    -0.883    VGADriver/clk_out1
    SLICE_X3Y17          FDCE                                         r  VGADriver/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  VGADriver/y_reg[6]/Q
                         net (fo=11, routed)          1.067     0.641    VGADriver/Q[6]
    SLICE_X2Y18          LUT3 (Prop_lut3_I2_O)        0.150     0.791 r  VGADriver/vgaColor_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.984     1.774    VGADriver/vgaColor_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.328     2.102 f  VGADriver/vgaColor_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.643     2.746    VGADriver/vgaColor_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.124     2.870 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.578     5.448    vgaColor_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503     8.951 r  vgaColor_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.951    vgaColor[2]
    L18                                                               r  vgaColor[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGADriver/y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.698ns  (logic 4.577ns (47.191%)  route 5.122ns (52.809%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.629    -0.883    VGADriver/clk_out1
    SLICE_X3Y17          FDCE                                         r  VGADriver/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  VGADriver/y_reg[6]/Q
                         net (fo=11, routed)          1.067     0.641    VGADriver/Q[6]
    SLICE_X2Y18          LUT3 (Prop_lut3_I2_O)        0.150     0.791 r  VGADriver/vgaColor_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.984     1.774    VGADriver/vgaColor_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.328     2.102 f  VGADriver/vgaColor_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.643     2.746    VGADriver/vgaColor_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.124     2.870 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.427     5.297    vgaColor_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519     8.816 r  vgaColor_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.816    vgaColor[1]
    K18                                                               r  vgaColor[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Button1Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.639ns  (logic 4.349ns (45.116%)  route 5.291ns (54.884%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.627    -0.885    Button1Debouncer/CLK
    SLICE_X5Y16          FDCE                                         r  Button1Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.456    -0.429 f  Button1Debouncer/out_reg_C/Q
                         net (fo=2, routed)           0.816     0.388    Button1Debouncer/out_reg_C_n_0
    SLICE_X5Y15          LUT3 (Prop_lut3_I2_O)        0.124     0.512 f  Button1Debouncer/vgaColor_OBUF[11]_inst_i_4/O
                         net (fo=3, routed)           1.023     1.535    Switch1Debouncer/vgaColor_OBUF[7]_inst_i_1
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     1.659 f  Switch1Debouncer/vgaColor_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.135     2.794    VGADriver/vgaColor[4]
    SLICE_X2Y18          LUT6 (Prop_lut6_I2_O)        0.124     2.918 r  VGADriver/vgaColor_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.316     5.234    vgaColor_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521     8.755 r  vgaColor_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.755    vgaColor[7]
    J17                                                               r  vgaColor[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGADriver/y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.524ns  (logic 4.553ns (47.809%)  route 4.971ns (52.191%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.629    -0.883    VGADriver/clk_out1
    SLICE_X3Y17          FDCE                                         r  VGADriver/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  VGADriver/y_reg[6]/Q
                         net (fo=11, routed)          1.067     0.641    VGADriver/Q[6]
    SLICE_X2Y18          LUT3 (Prop_lut3_I2_O)        0.150     0.791 r  VGADriver/vgaColor_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.984     1.774    VGADriver/vgaColor_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.328     2.102 f  VGADriver/vgaColor_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.643     2.746    VGADriver/vgaColor_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.124     2.870 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.277     5.146    vgaColor_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     8.641 r  vgaColor_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.641    vgaColor[3]
    N18                                                               r  vgaColor[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGADriver/y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.469ns  (logic 4.409ns (46.568%)  route 5.059ns (53.432%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.629    -0.883    VGADriver/clk_out1
    SLICE_X2Y17          FDCE                                         r  VGADriver/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518    -0.365 f  VGADriver/y_reg[7]/Q
                         net (fo=11, routed)          1.344     0.979    VGADriver/Q[7]
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124     1.103 r  VGADriver/vgaColor_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.296     1.399    VGADriver/vgaColor_OBUF[11]_inst_i_6_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     1.523 r  VGADriver/vgaColor_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.654     2.177    VGADriver/vgaColor_OBUF[11]_inst_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  VGADriver/vgaColor_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           2.765     5.067    vgaColor_OBUF[8]
    H19                  OBUF (Prop_obuf_I_O)         3.519     8.586 r  vgaColor_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.586    vgaColor[10]
    H19                                                               r  vgaColor[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGADriver/y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.332ns  (logic 4.414ns (47.297%)  route 4.918ns (52.703%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.629    -0.883    VGADriver/clk_out1
    SLICE_X2Y17          FDCE                                         r  VGADriver/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518    -0.365 f  VGADriver/y_reg[7]/Q
                         net (fo=11, routed)          1.344     0.979    VGADriver/Q[7]
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124     1.103 r  VGADriver/vgaColor_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.296     1.399    VGADriver/vgaColor_OBUF[11]_inst_i_6_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     1.523 r  VGADriver/vgaColor_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.654     2.177    VGADriver/vgaColor_OBUF[11]_inst_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  VGADriver/vgaColor_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           2.624     4.926    vgaColor_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         3.524     8.449 r  vgaColor_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.449    vgaColor[11]
    G19                                                               r  vgaColor[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MovingBlockScreen/vgaColor_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.390ns (66.323%)  route 0.706ns (33.677%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.594    MovingBlockScreen/CLK
    SLICE_X3Y19          FDRE                                         r  MovingBlockScreen/vgaColor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  MovingBlockScreen/vgaColor_reg[11]/Q
                         net (fo=1, routed)           0.139    -0.314    VGADriver/vgaColor[8]
    SLICE_X3Y18          LUT5 (Prop_lut5_I2_O)        0.045    -0.269 r  VGADriver/vgaColor_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           0.566     0.297    vgaColor_OBUF[8]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.501 r  vgaColor_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.501    vgaColor[8]
    N19                                                               r  vgaColor[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGADriver/x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaHsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.384ns (63.398%)  route 0.799ns (36.602%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.595    VGADriver/clk_out1
    SLICE_X1Y20          FDCE                                         r  VGADriver/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  VGADriver/x_reg[3]/Q
                         net (fo=6, routed)           0.263    -0.191    VGADriver/vgaX[3]
    SLICE_X2Y19          LUT5 (Prop_lut5_I3_O)        0.045    -0.146 r  VGADriver/vgaHsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.536     0.390    vgaHsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.587 r  vgaHsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.587    vgaHsync
    P19                                                               r  vgaHsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingBlockScreen/vgaColor_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.411ns (63.930%)  route 0.796ns (36.070%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.594    MovingBlockScreen/CLK
    SLICE_X3Y19          FDRE                                         r  MovingBlockScreen/vgaColor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  MovingBlockScreen/vgaColor_reg[11]/Q
                         net (fo=1, routed)           0.139    -0.314    VGADriver/vgaColor[8]
    SLICE_X3Y18          LUT5 (Prop_lut5_I2_O)        0.045    -0.269 r  VGADriver/vgaColor_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           0.657     0.388    vgaColor_OBUF[8]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.613 r  vgaColor_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.613    vgaColor[9]
    J19                                                               r  vgaColor[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGADriver/y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaVsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.413ns (63.220%)  route 0.822ns (36.780%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.590    -0.591    VGADriver/clk_out1
    SLICE_X2Y16          FDCE                                         r  VGADriver/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  VGADriver/y_reg[2]/Q
                         net (fo=13, routed)          0.305    -0.123    VGADriver/Q[2]
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.045    -0.078 r  VGADriver/vgaVsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.518     0.440    vgaVsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.644 r  vgaVsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.644    vgaVsync
    R19                                                               r  vgaVsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingBlockScreen/vgaColor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.383ns (60.979%)  route 0.885ns (39.021%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.594    MovingBlockScreen/CLK
    SLICE_X3Y19          FDRE                                         r  MovingBlockScreen/vgaColor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  MovingBlockScreen/vgaColor_reg[3]/Q
                         net (fo=1, routed)           0.276    -0.177    VGADriver/vgaColor[0]_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.045    -0.132 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.609     0.476    vgaColor_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.673 r  vgaColor_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.673    vgaColor[3]
    N18                                                               r  vgaColor[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingBlockScreen/vgaColor_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.411ns (60.386%)  route 0.925ns (39.614%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.594    MovingBlockScreen/CLK
    SLICE_X3Y19          FDRE                                         r  MovingBlockScreen/vgaColor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  MovingBlockScreen/vgaColor_reg[11]/Q
                         net (fo=1, routed)           0.139    -0.314    VGADriver/vgaColor[8]
    SLICE_X3Y18          LUT5 (Prop_lut5_I2_O)        0.045    -0.269 r  VGADriver/vgaColor_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           0.786     0.517    vgaColor_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.742 r  vgaColor_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.742    vgaColor[11]
    G19                                                               r  vgaColor[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingBlockScreen/vgaColor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.406ns (59.684%)  route 0.950ns (40.316%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.594    MovingBlockScreen/CLK
    SLICE_X3Y19          FDRE                                         r  MovingBlockScreen/vgaColor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  MovingBlockScreen/vgaColor_reg[3]/Q
                         net (fo=1, routed)           0.276    -0.177    VGADriver/vgaColor[0]_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.045    -0.132 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.673     0.541    vgaColor_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.761 r  vgaColor_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.761    vgaColor[1]
    K18                                                               r  vgaColor[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingBlockScreen/vgaColor_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.406ns (58.920%)  route 0.980ns (41.080%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.594    MovingBlockScreen/CLK
    SLICE_X3Y19          FDRE                                         r  MovingBlockScreen/vgaColor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  MovingBlockScreen/vgaColor_reg[11]/Q
                         net (fo=1, routed)           0.139    -0.314    VGADriver/vgaColor[8]
    SLICE_X3Y18          LUT5 (Prop_lut5_I2_O)        0.045    -0.269 r  VGADriver/vgaColor_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           0.841     0.572    vgaColor_OBUF[8]
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.792 r  vgaColor_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.792    vgaColor[10]
    H19                                                               r  vgaColor[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingBlockScreen/vgaColor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.391ns (57.817%)  route 1.015ns (42.183%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.594    MovingBlockScreen/CLK
    SLICE_X3Y19          FDRE                                         r  MovingBlockScreen/vgaColor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  MovingBlockScreen/vgaColor_reg[3]/Q
                         net (fo=1, routed)           0.276    -0.177    VGADriver/vgaColor[0]_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.045    -0.132 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.738     0.606    vgaColor_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.811 r  vgaColor_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.811    vgaColor[2]
    L18                                                               r  vgaColor[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGADriver/x_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.437ns  (logic 1.453ns (59.625%)  route 0.984ns (40.375%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.595    VGADriver/clk_out1
    SLICE_X3Y20          FDCE                                         r  VGADriver/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  VGADriver/x_reg[10]/Q
                         net (fo=7, routed)           0.235    -0.219    VGADriver/vgaX[10]
    SLICE_X2Y19          LUT6 (Prop_lut6_I2_O)        0.045    -0.174 r  VGADriver/vgaColor_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.108    -0.066    VGADriver/vgaColor_OBUF[7]_inst_i_3_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.045    -0.021 r  VGADriver/vgaColor_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.640     0.619    vgaColor_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.841 r  vgaColor_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.841    vgaColor[7]
    J17                                                               r  vgaColor[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Button1Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.571ns  (logic 4.358ns (41.229%)  route 6.213ns (58.771%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.627    -0.885    Button1Debouncer/CLK
    SLICE_X5Y16          FDCE                                         r  Button1Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.456    -0.429 f  Button1Debouncer/out_reg_C/Q
                         net (fo=2, routed)           0.816     0.388    Button1Debouncer/out_reg_C_n_0
    SLICE_X5Y15          LUT3 (Prop_lut3_I2_O)        0.124     0.512 f  Button1Debouncer/vgaColor_OBUF[11]_inst_i_4/O
                         net (fo=3, routed)           1.023     1.535    Switch1Debouncer/vgaColor_OBUF[7]_inst_i_1
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     1.659 f  Switch1Debouncer/vgaColor_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.135     2.794    VGADriver/vgaColor[4]
    SLICE_X2Y18          LUT6 (Prop_lut6_I2_O)        0.124     2.918 r  VGADriver/vgaColor_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           3.239     6.156    vgaColor_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530     9.687 r  vgaColor_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.687    vgaColor[4]
    D17                                                               r  vgaColor[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Button1Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.068ns  (logic 4.333ns (43.042%)  route 5.734ns (56.958%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.627    -0.885    Button1Debouncer/CLK
    SLICE_X5Y16          FDCE                                         r  Button1Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.456    -0.429 f  Button1Debouncer/out_reg_C/Q
                         net (fo=2, routed)           0.816     0.388    Button1Debouncer/out_reg_C_n_0
    SLICE_X5Y15          LUT3 (Prop_lut3_I2_O)        0.124     0.512 f  Button1Debouncer/vgaColor_OBUF[11]_inst_i_4/O
                         net (fo=3, routed)           1.023     1.535    Switch1Debouncer/vgaColor_OBUF[7]_inst_i_1
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     1.659 f  Switch1Debouncer/vgaColor_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.135     2.794    VGADriver/vgaColor[4]
    SLICE_X2Y18          LUT6 (Prop_lut6_I2_O)        0.124     2.918 r  VGADriver/vgaColor_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.760     5.678    vgaColor_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         3.505     9.183 r  vgaColor_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.183    vgaColor[6]
    H17                                                               r  vgaColor[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGADriver/y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.996ns  (logic 4.583ns (45.844%)  route 5.414ns (54.156%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.629    -0.883    VGADriver/clk_out1
    SLICE_X3Y17          FDCE                                         r  VGADriver/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  VGADriver/y_reg[6]/Q
                         net (fo=11, routed)          1.067     0.641    VGADriver/Q[6]
    SLICE_X2Y18          LUT3 (Prop_lut3_I2_O)        0.150     0.791 r  VGADriver/vgaColor_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.984     1.774    VGADriver/vgaColor_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.328     2.102 f  VGADriver/vgaColor_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.643     2.746    VGADriver/vgaColor_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.124     2.870 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.719     5.589    vgaColor_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525     9.114 r  vgaColor_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.114    vgaColor[0]
    J18                                                               r  vgaColor[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Button1Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.941ns  (logic 4.357ns (43.831%)  route 5.584ns (56.169%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.627    -0.885    Button1Debouncer/CLK
    SLICE_X5Y16          FDCE                                         r  Button1Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.456    -0.429 f  Button1Debouncer/out_reg_C/Q
                         net (fo=2, routed)           0.816     0.388    Button1Debouncer/out_reg_C_n_0
    SLICE_X5Y15          LUT3 (Prop_lut3_I2_O)        0.124     0.512 f  Button1Debouncer/vgaColor_OBUF[11]_inst_i_4/O
                         net (fo=3, routed)           1.023     1.535    Switch1Debouncer/vgaColor_OBUF[7]_inst_i_1
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     1.659 f  Switch1Debouncer/vgaColor_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.135     2.794    VGADriver/vgaColor[4]
    SLICE_X2Y18          LUT6 (Prop_lut6_I2_O)        0.124     2.918 r  VGADriver/vgaColor_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.609     5.527    vgaColor_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         3.529     9.056 r  vgaColor_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.056    vgaColor[5]
    G17                                                               r  vgaColor[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGADriver/y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.834ns  (logic 4.561ns (46.384%)  route 5.273ns (53.616%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.629    -0.883    VGADriver/clk_out1
    SLICE_X3Y17          FDCE                                         r  VGADriver/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  VGADriver/y_reg[6]/Q
                         net (fo=11, routed)          1.067     0.641    VGADriver/Q[6]
    SLICE_X2Y18          LUT3 (Prop_lut3_I2_O)        0.150     0.791 r  VGADriver/vgaColor_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.984     1.774    VGADriver/vgaColor_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.328     2.102 f  VGADriver/vgaColor_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.643     2.746    VGADriver/vgaColor_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.124     2.870 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.578     5.448    vgaColor_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503     8.951 r  vgaColor_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.951    vgaColor[2]
    L18                                                               r  vgaColor[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGADriver/y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.698ns  (logic 4.577ns (47.191%)  route 5.122ns (52.809%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.629    -0.883    VGADriver/clk_out1
    SLICE_X3Y17          FDCE                                         r  VGADriver/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  VGADriver/y_reg[6]/Q
                         net (fo=11, routed)          1.067     0.641    VGADriver/Q[6]
    SLICE_X2Y18          LUT3 (Prop_lut3_I2_O)        0.150     0.791 r  VGADriver/vgaColor_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.984     1.774    VGADriver/vgaColor_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.328     2.102 f  VGADriver/vgaColor_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.643     2.746    VGADriver/vgaColor_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.124     2.870 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.427     5.297    vgaColor_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519     8.816 r  vgaColor_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.816    vgaColor[1]
    K18                                                               r  vgaColor[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Button1Debouncer/out_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.639ns  (logic 4.349ns (45.116%)  route 5.291ns (54.884%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.627    -0.885    Button1Debouncer/CLK
    SLICE_X5Y16          FDCE                                         r  Button1Debouncer/out_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.456    -0.429 f  Button1Debouncer/out_reg_C/Q
                         net (fo=2, routed)           0.816     0.388    Button1Debouncer/out_reg_C_n_0
    SLICE_X5Y15          LUT3 (Prop_lut3_I2_O)        0.124     0.512 f  Button1Debouncer/vgaColor_OBUF[11]_inst_i_4/O
                         net (fo=3, routed)           1.023     1.535    Switch1Debouncer/vgaColor_OBUF[7]_inst_i_1
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     1.659 f  Switch1Debouncer/vgaColor_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.135     2.794    VGADriver/vgaColor[4]
    SLICE_X2Y18          LUT6 (Prop_lut6_I2_O)        0.124     2.918 r  VGADriver/vgaColor_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.316     5.234    vgaColor_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521     8.755 r  vgaColor_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.755    vgaColor[7]
    J17                                                               r  vgaColor[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGADriver/y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.524ns  (logic 4.553ns (47.809%)  route 4.971ns (52.191%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.629    -0.883    VGADriver/clk_out1
    SLICE_X3Y17          FDCE                                         r  VGADriver/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    -0.427 r  VGADriver/y_reg[6]/Q
                         net (fo=11, routed)          1.067     0.641    VGADriver/Q[6]
    SLICE_X2Y18          LUT3 (Prop_lut3_I2_O)        0.150     0.791 r  VGADriver/vgaColor_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.984     1.774    VGADriver/vgaColor_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.328     2.102 f  VGADriver/vgaColor_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.643     2.746    VGADriver/vgaColor_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I4_O)        0.124     2.870 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.277     5.146    vgaColor_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     8.641 r  vgaColor_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.641    vgaColor[3]
    N18                                                               r  vgaColor[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGADriver/y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.469ns  (logic 4.409ns (46.568%)  route 5.059ns (53.432%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.629    -0.883    VGADriver/clk_out1
    SLICE_X2Y17          FDCE                                         r  VGADriver/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518    -0.365 f  VGADriver/y_reg[7]/Q
                         net (fo=11, routed)          1.344     0.979    VGADriver/Q[7]
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124     1.103 r  VGADriver/vgaColor_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.296     1.399    VGADriver/vgaColor_OBUF[11]_inst_i_6_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     1.523 r  VGADriver/vgaColor_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.654     2.177    VGADriver/vgaColor_OBUF[11]_inst_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  VGADriver/vgaColor_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           2.765     5.067    vgaColor_OBUF[8]
    H19                  OBUF (Prop_obuf_I_O)         3.519     8.586 r  vgaColor_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.586    vgaColor[10]
    H19                                                               r  vgaColor[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGADriver/y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.332ns  (logic 4.414ns (47.297%)  route 4.918ns (52.703%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.629    -0.883    VGADriver/clk_out1
    SLICE_X2Y17          FDCE                                         r  VGADriver/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518    -0.365 f  VGADriver/y_reg[7]/Q
                         net (fo=11, routed)          1.344     0.979    VGADriver/Q[7]
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124     1.103 r  VGADriver/vgaColor_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.296     1.399    VGADriver/vgaColor_OBUF[11]_inst_i_6_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     1.523 r  VGADriver/vgaColor_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.654     2.177    VGADriver/vgaColor_OBUF[11]_inst_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.301 r  VGADriver/vgaColor_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           2.624     4.926    vgaColor_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         3.524     8.449 r  vgaColor_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.449    vgaColor[11]
    G19                                                               r  vgaColor[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MovingBlockScreen/vgaColor_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.390ns (66.323%)  route 0.706ns (33.677%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.594    MovingBlockScreen/CLK
    SLICE_X3Y19          FDRE                                         r  MovingBlockScreen/vgaColor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  MovingBlockScreen/vgaColor_reg[11]/Q
                         net (fo=1, routed)           0.139    -0.314    VGADriver/vgaColor[8]
    SLICE_X3Y18          LUT5 (Prop_lut5_I2_O)        0.045    -0.269 r  VGADriver/vgaColor_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           0.566     0.297    vgaColor_OBUF[8]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.501 r  vgaColor_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.501    vgaColor[8]
    N19                                                               r  vgaColor[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGADriver/x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaHsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.384ns (63.398%)  route 0.799ns (36.602%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.595    VGADriver/clk_out1
    SLICE_X1Y20          FDCE                                         r  VGADriver/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  VGADriver/x_reg[3]/Q
                         net (fo=6, routed)           0.263    -0.191    VGADriver/vgaX[3]
    SLICE_X2Y19          LUT5 (Prop_lut5_I3_O)        0.045    -0.146 r  VGADriver/vgaHsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.536     0.390    vgaHsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.587 r  vgaHsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.587    vgaHsync
    P19                                                               r  vgaHsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingBlockScreen/vgaColor_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.411ns (63.930%)  route 0.796ns (36.070%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.594    MovingBlockScreen/CLK
    SLICE_X3Y19          FDRE                                         r  MovingBlockScreen/vgaColor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  MovingBlockScreen/vgaColor_reg[11]/Q
                         net (fo=1, routed)           0.139    -0.314    VGADriver/vgaColor[8]
    SLICE_X3Y18          LUT5 (Prop_lut5_I2_O)        0.045    -0.269 r  VGADriver/vgaColor_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           0.657     0.388    vgaColor_OBUF[8]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.613 r  vgaColor_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.613    vgaColor[9]
    J19                                                               r  vgaColor[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGADriver/y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaVsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.413ns (63.220%)  route 0.822ns (36.780%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.590    -0.591    VGADriver/clk_out1
    SLICE_X2Y16          FDCE                                         r  VGADriver/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  VGADriver/y_reg[2]/Q
                         net (fo=13, routed)          0.305    -0.123    VGADriver/Q[2]
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.045    -0.078 r  VGADriver/vgaVsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.518     0.440    vgaVsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.644 r  vgaVsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.644    vgaVsync
    R19                                                               r  vgaVsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingBlockScreen/vgaColor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.383ns (60.979%)  route 0.885ns (39.021%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.594    MovingBlockScreen/CLK
    SLICE_X3Y19          FDRE                                         r  MovingBlockScreen/vgaColor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  MovingBlockScreen/vgaColor_reg[3]/Q
                         net (fo=1, routed)           0.276    -0.177    VGADriver/vgaColor[0]_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.045    -0.132 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.609     0.476    vgaColor_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.673 r  vgaColor_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.673    vgaColor[3]
    N18                                                               r  vgaColor[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingBlockScreen/vgaColor_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.411ns (60.386%)  route 0.925ns (39.614%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.594    MovingBlockScreen/CLK
    SLICE_X3Y19          FDRE                                         r  MovingBlockScreen/vgaColor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  MovingBlockScreen/vgaColor_reg[11]/Q
                         net (fo=1, routed)           0.139    -0.314    VGADriver/vgaColor[8]
    SLICE_X3Y18          LUT5 (Prop_lut5_I2_O)        0.045    -0.269 r  VGADriver/vgaColor_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           0.786     0.517    vgaColor_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.742 r  vgaColor_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.742    vgaColor[11]
    G19                                                               r  vgaColor[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingBlockScreen/vgaColor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.406ns (59.684%)  route 0.950ns (40.316%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.594    MovingBlockScreen/CLK
    SLICE_X3Y19          FDRE                                         r  MovingBlockScreen/vgaColor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  MovingBlockScreen/vgaColor_reg[3]/Q
                         net (fo=1, routed)           0.276    -0.177    VGADriver/vgaColor[0]_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.045    -0.132 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.673     0.541    vgaColor_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.761 r  vgaColor_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.761    vgaColor[1]
    K18                                                               r  vgaColor[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingBlockScreen/vgaColor_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.406ns (58.920%)  route 0.980ns (41.080%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.594    MovingBlockScreen/CLK
    SLICE_X3Y19          FDRE                                         r  MovingBlockScreen/vgaColor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  MovingBlockScreen/vgaColor_reg[11]/Q
                         net (fo=1, routed)           0.139    -0.314    VGADriver/vgaColor[8]
    SLICE_X3Y18          LUT5 (Prop_lut5_I2_O)        0.045    -0.269 r  VGADriver/vgaColor_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           0.841     0.572    vgaColor_OBUF[8]
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.792 r  vgaColor_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.792    vgaColor[10]
    H19                                                               r  vgaColor[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MovingBlockScreen/vgaColor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.391ns (57.817%)  route 1.015ns (42.183%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.594    MovingBlockScreen/CLK
    SLICE_X3Y19          FDRE                                         r  MovingBlockScreen/vgaColor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  MovingBlockScreen/vgaColor_reg[3]/Q
                         net (fo=1, routed)           0.276    -0.177    VGADriver/vgaColor[0]_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.045    -0.132 r  VGADriver/vgaColor_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.738     0.606    vgaColor_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.811 r  vgaColor_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.811    vgaColor[2]
    L18                                                               r  vgaColor[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGADriver/x_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaColor[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.437ns  (logic 1.453ns (59.625%)  route 0.984ns (40.375%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.586    -0.595    VGADriver/clk_out1
    SLICE_X3Y20          FDCE                                         r  VGADriver/x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  VGADriver/x_reg[10]/Q
                         net (fo=7, routed)           0.235    -0.219    VGADriver/vgaX[10]
    SLICE_X2Y19          LUT6 (Prop_lut6_I2_O)        0.045    -0.174 r  VGADriver/vgaColor_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.108    -0.066    VGADriver/vgaColor_OBUF[7]_inst_i_3_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.045    -0.021 r  VGADriver/vgaColor_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.640     0.619    vgaColor_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.841 r  vgaColor_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.841    vgaColor[7]
    J17                                                               r  vgaColor[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100 (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           155 Endpoints
Min Delay           155 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/out_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.434ns  (logic 1.608ns (24.996%)  route 4.825ns (75.004%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.145     5.601    Switch15Debouncer/switches_IBUF[0]
    SLICE_X7Y16          LUT2 (Prop_lut2_I0_O)        0.152     5.753 f  Switch15Debouncer/out_reg_LDC_i_1__2/O
                         net (fo=2, routed)           0.681     6.434    Switch15Debouncer/out_reg_LDC_i_1__2_n_0
    SLICE_X7Y18          FDPE                                         f  Switch15Debouncer/out_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    -1.488    Switch15Debouncer/clk_out1
    SLICE_X7Y18          FDPE                                         r  Switch15Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/out_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.337ns  (logic 1.580ns (24.935%)  route 4.757ns (75.065%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.127     5.583    Switch15Debouncer/switches_IBUF[0]
    SLICE_X4Y16          LUT2 (Prop_lut2_I1_O)        0.124     5.707 f  Switch15Debouncer/out_reg_LDC_i_2__2/O
                         net (fo=2, routed)           0.630     6.337    Switch15Debouncer/out_reg_LDC_i_2__2_n_0
    SLICE_X5Y18          FDCE                                         f  Switch15Debouncer/out_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    -1.488    Switch15Debouncer/clk_out1
    SLICE_X5Y18          FDCE                                         r  Switch15Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.246ns  (logic 1.580ns (25.298%)  route 4.666ns (74.702%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.190     5.646    Switch15Debouncer/switches_IBUF[0]
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.124     5.770 r  Switch15Debouncer/out_C_i_1__2/O
                         net (fo=2, routed)           0.476     6.246    Switch15Debouncer/out_C_i_1__2_n_0
    SLICE_X5Y18          FDCE                                         r  Switch15Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    -1.488    Switch15Debouncer/clk_out1
    SLICE_X5Y18          FDCE                                         r  Switch15Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.770ns  (logic 1.580ns (27.386%)  route 4.190ns (72.614%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.190     5.646    Switch15Debouncer/switches_IBUF[0]
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.124     5.770 r  Switch15Debouncer/out_C_i_1__2/O
                         net (fo=2, routed)           0.000     5.770    Switch15Debouncer/out_C_i_1__2_n_0
    SLICE_X7Y18          FDPE                                         r  Switch15Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    -1.488    Switch15Debouncer/clk_out1
    SLICE_X7Y18          FDPE                                         r  Switch15Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.502ns  (logic 1.608ns (29.229%)  route 3.894ns (70.771%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          3.894     5.350    Switch15Debouncer/switches_IBUF[0]
    SLICE_X9Y17          LUT4 (Prop_lut4_I2_O)        0.152     5.502 r  Switch15Debouncer/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000     5.502    Switch15Debouncer/counter[1]_i_1__3_n_0
    SLICE_X9Y17          FDCE                                         r  Switch15Debouncer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.442    -1.553    Switch15Debouncer/clk_out1
    SLICE_X9Y17          FDCE                                         r  Switch15Debouncer/counter_reg[1]/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.501ns  (logic 1.608ns (29.234%)  route 3.893ns (70.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          3.893     5.349    Switch15Debouncer/switches_IBUF[0]
    SLICE_X9Y17          LUT4 (Prop_lut4_I2_O)        0.152     5.501 r  Switch15Debouncer/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000     5.501    Switch15Debouncer/counter[3]_i_1__3_n_0
    SLICE_X9Y17          FDCE                                         r  Switch15Debouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.442    -1.553    Switch15Debouncer/clk_out1
    SLICE_X9Y17          FDCE                                         r  Switch15Debouncer/counter_reg[3]/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.492ns  (logic 1.608ns (29.282%)  route 3.884ns (70.718%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          3.884     5.340    Switch15Debouncer/switches_IBUF[0]
    SLICE_X9Y20          LUT4 (Prop_lut4_I2_O)        0.152     5.492 r  Switch15Debouncer/counter[16]_i_1__3/O
                         net (fo=1, routed)           0.000     5.492    Switch15Debouncer/counter[16]_i_1__3_n_0
    SLICE_X9Y20          FDCE                                         r  Switch15Debouncer/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.439    -1.556    Switch15Debouncer/clk_out1
    SLICE_X9Y20          FDCE                                         r  Switch15Debouncer/counter_reg[16]/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.474ns  (logic 1.580ns (28.867%)  route 3.894ns (71.133%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          3.894     5.350    Switch15Debouncer/switches_IBUF[0]
    SLICE_X9Y17          LUT4 (Prop_lut4_I1_O)        0.124     5.474 r  Switch15Debouncer/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000     5.474    Switch15Debouncer/counter[0]_i_1__3_n_0
    SLICE_X9Y17          FDCE                                         r  Switch15Debouncer/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.442    -1.553    Switch15Debouncer/clk_out1
    SLICE_X9Y17          FDCE                                         r  Switch15Debouncer/counter_reg[0]/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.580ns (28.872%)  route 3.893ns (71.128%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          3.893     5.349    Switch15Debouncer/switches_IBUF[0]
    SLICE_X9Y17          LUT4 (Prop_lut4_I2_O)        0.124     5.473 r  Switch15Debouncer/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000     5.473    Switch15Debouncer/counter[2]_i_1__3_n_0
    SLICE_X9Y17          FDCE                                         r  Switch15Debouncer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.442    -1.553    Switch15Debouncer/clk_out1
    SLICE_X9Y17          FDCE                                         r  Switch15Debouncer/counter_reg[2]/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.464ns  (logic 1.580ns (28.920%)  route 3.884ns (71.080%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          3.884     5.340    Switch15Debouncer/switches_IBUF[0]
    SLICE_X9Y20          LUT4 (Prop_lut4_I2_O)        0.124     5.464 r  Switch15Debouncer/counter[15]_i_1__3/O
                         net (fo=1, routed)           0.000     5.464    Switch15Debouncer/counter[15]_i_1__3_n_0
    SLICE_X9Y20          FDCE                                         r  Switch15Debouncer/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.439    -1.556    Switch15Debouncer/clk_out1
    SLICE_X9Y20          FDCE                                         r  Switch15Debouncer/counter_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Switch1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch1Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.265ns (70.797%)  route 0.109ns (29.203%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          LDCE                         0.000     0.000 r  Switch1Debouncer/out_reg_LDC/G
    SLICE_X3Y15          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  Switch1Debouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.109     0.329    Switch1Debouncer/out_reg_LDC_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.374 r  Switch1Debouncer/out_C_i_1__0/O
                         net (fo=2, routed)           0.000     0.374    Switch1Debouncer/out_C_i_1__0_n_0
    SLICE_X2Y15          FDPE                                         r  Switch1Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.860    -0.830    Switch1Debouncer/clk_out1
    SLICE_X2Y15          FDPE                                         r  Switch1Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 Switch15Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch15Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.265ns (64.288%)  route 0.147ns (35.712%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          LDCE                         0.000     0.000 r  Switch15Debouncer/out_reg_LDC/G
    SLICE_X7Y17          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  Switch15Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.147     0.367    Switch15Debouncer/out_reg_LDC_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I4_O)        0.045     0.412 r  Switch15Debouncer/out_C_i_1__2/O
                         net (fo=2, routed)           0.000     0.412    Switch15Debouncer/out_C_i_1__2_n_0
    SLICE_X7Y18          FDPE                                         r  Switch15Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.855    -0.835    Switch15Debouncer/clk_out1
    SLICE_X7Y18          FDPE                                         r  Switch15Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 Switch1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch1Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.265ns (54.682%)  route 0.220ns (45.318%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          LDCE                         0.000     0.000 r  Switch1Debouncer/out_reg_LDC/G
    SLICE_X3Y15          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  Switch1Debouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.109     0.329    Switch1Debouncer/out_reg_LDC_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.374 r  Switch1Debouncer/out_C_i_1__0/O
                         net (fo=2, routed)           0.110     0.485    Switch1Debouncer/out_C_i_1__0_n_0
    SLICE_X2Y14          FDCE                                         r  Switch1Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.861    -0.829    Switch1Debouncer/clk_out1
    SLICE_X2Y14          FDCE                                         r  Switch1Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 Button1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Button1Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.223ns (41.859%)  route 0.310ns (58.141%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          LDCE                         0.000     0.000 r  Button1Debouncer/out_reg_LDC/G
    SLICE_X6Y15          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Button1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.189     0.367    Button1Debouncer/out_reg_LDC_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.412 r  Button1Debouncer/out_C_i_1/O
                         net (fo=2, routed)           0.121     0.533    Button1Debouncer/out_C_i_1_n_0
    SLICE_X5Y16          FDCE                                         r  Button1Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.833    Button1Debouncer/CLK
    SLICE_X5Y16          FDCE                                         r  Button1Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 Button1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Button1Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.223ns (41.286%)  route 0.317ns (58.714%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          LDCE                         0.000     0.000 r  Button1Debouncer/out_reg_LDC/G
    SLICE_X6Y15          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Button1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.189     0.367    Button1Debouncer/out_reg_LDC_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.412 r  Button1Debouncer/out_C_i_1/O
                         net (fo=2, routed)           0.128     0.540    Button1Debouncer/out_C_i_1_n_0
    SLICE_X5Y15          FDPE                                         r  Button1Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.832    Button1Debouncer/CLK
    SLICE_X5Y15          FDPE                                         r  Button1Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 Button2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Button2Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.269ns (47.937%)  route 0.292ns (52.063%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          LDCE                         0.000     0.000 r  Button2Debouncer/out_reg_LDC/G
    SLICE_X9Y16          LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  Button2Debouncer/out_reg_LDC/Q
                         net (fo=9, routed)           0.292     0.516    Button2Debouncer/out_reg_LDC_i_2__3_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.561 r  Button2Debouncer/out_C_i_1__3/O
                         net (fo=2, routed)           0.000     0.561    Button2Debouncer/out_C_i_1__3_n_0
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.829    -0.861    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 Switch15Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch15Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.265ns (46.946%)  route 0.299ns (53.054%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          LDCE                         0.000     0.000 r  Switch15Debouncer/out_reg_LDC/G
    SLICE_X7Y17          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  Switch15Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.147     0.367    Switch15Debouncer/out_reg_LDC_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I4_O)        0.045     0.412 r  Switch15Debouncer/out_C_i_1__2/O
                         net (fo=2, routed)           0.152     0.564    Switch15Debouncer/out_C_i_1__2_n_0
    SLICE_X5Y18          FDCE                                         r  Switch15Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.855    -0.835    Switch15Debouncer/clk_out1
    SLICE_X5Y18          FDCE                                         r  Switch15Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Switch1Debouncer/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.221ns (38.625%)  route 0.351ns (61.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=23, routed)          0.351     0.572    Switch1Debouncer/switches_IBUF[0]
    SLICE_X2Y10          FDCE                                         r  Switch1Debouncer/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.864    -0.826    Switch1Debouncer/clk_out1
    SLICE_X2Y10          FDCE                                         r  Switch1Debouncer/state_reg/C

Slack:                    inf
  Source:                 Button2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Button2Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.269ns (39.825%)  route 0.406ns (60.175%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          LDCE                         0.000     0.000 r  Button2Debouncer/out_reg_LDC/G
    SLICE_X9Y16          LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  Button2Debouncer/out_reg_LDC/Q
                         net (fo=9, routed)           0.292     0.516    Button2Debouncer/out_reg_LDC_i_2__3_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.561 r  Button2Debouncer/out_C_i_1__3/O
                         net (fo=2, routed)           0.114     0.675    Button2Debouncer/out_C_i_1__3_n_0
    SLICE_X9Y15          FDPE                                         r  Button2Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.830    -0.860    Button2Debouncer/CLK
    SLICE_X9Y15          FDPE                                         r  Button2Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch2Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.269ns (38.797%)  route 0.424ns (61.203%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.236     0.460    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.505 r  Switch2Debouncer/out_C_i_1__1/O
                         net (fo=2, routed)           0.188     0.693    Switch2Debouncer/out_C_i_1__1_n_0
    SLICE_X2Y13          FDPE                                         r  Switch2Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.861    -0.829    Switch2Debouncer/clk_out1
    SLICE_X2Y13          FDPE                                         r  Switch2Debouncer/out_reg_P/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           155 Endpoints
Min Delay           155 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/out_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.434ns  (logic 1.608ns (24.996%)  route 4.825ns (75.004%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.145     5.601    Switch15Debouncer/switches_IBUF[0]
    SLICE_X7Y16          LUT2 (Prop_lut2_I0_O)        0.152     5.753 f  Switch15Debouncer/out_reg_LDC_i_1__2/O
                         net (fo=2, routed)           0.681     6.434    Switch15Debouncer/out_reg_LDC_i_1__2_n_0
    SLICE_X7Y18          FDPE                                         f  Switch15Debouncer/out_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    -1.488    Switch15Debouncer/clk_out1
    SLICE_X7Y18          FDPE                                         r  Switch15Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/out_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.337ns  (logic 1.580ns (24.935%)  route 4.757ns (75.065%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.127     5.583    Switch15Debouncer/switches_IBUF[0]
    SLICE_X4Y16          LUT2 (Prop_lut2_I1_O)        0.124     5.707 f  Switch15Debouncer/out_reg_LDC_i_2__2/O
                         net (fo=2, routed)           0.630     6.337    Switch15Debouncer/out_reg_LDC_i_2__2_n_0
    SLICE_X5Y18          FDCE                                         f  Switch15Debouncer/out_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    -1.488    Switch15Debouncer/clk_out1
    SLICE_X5Y18          FDCE                                         r  Switch15Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.246ns  (logic 1.580ns (25.298%)  route 4.666ns (74.702%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.190     5.646    Switch15Debouncer/switches_IBUF[0]
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.124     5.770 r  Switch15Debouncer/out_C_i_1__2/O
                         net (fo=2, routed)           0.476     6.246    Switch15Debouncer/out_C_i_1__2_n_0
    SLICE_X5Y18          FDCE                                         r  Switch15Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    -1.488    Switch15Debouncer/clk_out1
    SLICE_X5Y18          FDCE                                         r  Switch15Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.770ns  (logic 1.580ns (27.386%)  route 4.190ns (72.614%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          4.190     5.646    Switch15Debouncer/switches_IBUF[0]
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.124     5.770 r  Switch15Debouncer/out_C_i_1__2/O
                         net (fo=2, routed)           0.000     5.770    Switch15Debouncer/out_C_i_1__2_n_0
    SLICE_X7Y18          FDPE                                         r  Switch15Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.507    -1.488    Switch15Debouncer/clk_out1
    SLICE_X7Y18          FDPE                                         r  Switch15Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.502ns  (logic 1.608ns (29.229%)  route 3.894ns (70.771%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          3.894     5.350    Switch15Debouncer/switches_IBUF[0]
    SLICE_X9Y17          LUT4 (Prop_lut4_I2_O)        0.152     5.502 r  Switch15Debouncer/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000     5.502    Switch15Debouncer/counter[1]_i_1__3_n_0
    SLICE_X9Y17          FDCE                                         r  Switch15Debouncer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.442    -1.553    Switch15Debouncer/clk_out1
    SLICE_X9Y17          FDCE                                         r  Switch15Debouncer/counter_reg[1]/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.501ns  (logic 1.608ns (29.234%)  route 3.893ns (70.766%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          3.893     5.349    Switch15Debouncer/switches_IBUF[0]
    SLICE_X9Y17          LUT4 (Prop_lut4_I2_O)        0.152     5.501 r  Switch15Debouncer/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000     5.501    Switch15Debouncer/counter[3]_i_1__3_n_0
    SLICE_X9Y17          FDCE                                         r  Switch15Debouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.442    -1.553    Switch15Debouncer/clk_out1
    SLICE_X9Y17          FDCE                                         r  Switch15Debouncer/counter_reg[3]/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.492ns  (logic 1.608ns (29.282%)  route 3.884ns (70.718%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          3.884     5.340    Switch15Debouncer/switches_IBUF[0]
    SLICE_X9Y20          LUT4 (Prop_lut4_I2_O)        0.152     5.492 r  Switch15Debouncer/counter[16]_i_1__3/O
                         net (fo=1, routed)           0.000     5.492    Switch15Debouncer/counter[16]_i_1__3_n_0
    SLICE_X9Y20          FDCE                                         r  Switch15Debouncer/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.439    -1.556    Switch15Debouncer/clk_out1
    SLICE_X9Y20          FDCE                                         r  Switch15Debouncer/counter_reg[16]/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.474ns  (logic 1.580ns (28.867%)  route 3.894ns (71.133%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          3.894     5.350    Switch15Debouncer/switches_IBUF[0]
    SLICE_X9Y17          LUT4 (Prop_lut4_I1_O)        0.124     5.474 r  Switch15Debouncer/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000     5.474    Switch15Debouncer/counter[0]_i_1__3_n_0
    SLICE_X9Y17          FDCE                                         r  Switch15Debouncer/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.442    -1.553    Switch15Debouncer/clk_out1
    SLICE_X9Y17          FDCE                                         r  Switch15Debouncer/counter_reg[0]/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.580ns (28.872%)  route 3.893ns (71.128%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          3.893     5.349    Switch15Debouncer/switches_IBUF[0]
    SLICE_X9Y17          LUT4 (Prop_lut4_I2_O)        0.124     5.473 r  Switch15Debouncer/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000     5.473    Switch15Debouncer/counter[2]_i_1__3_n_0
    SLICE_X9Y17          FDCE                                         r  Switch15Debouncer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.442    -1.553    Switch15Debouncer/clk_out1
    SLICE_X9Y17          FDCE                                         r  Switch15Debouncer/counter_reg[2]/C

Slack:                    inf
  Source:                 switches[15]
                            (input port)
  Destination:            Switch15Debouncer/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.464ns  (logic 1.580ns (28.920%)  route 3.884ns (71.080%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches[15] (IN)
                         net (fo=0)                   0.000     0.000    switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_IBUF[15]_inst/O
                         net (fo=23, routed)          3.884     5.340    Switch15Debouncer/switches_IBUF[0]
    SLICE_X9Y20          LUT4 (Prop_lut4_I2_O)        0.124     5.464 r  Switch15Debouncer/counter[15]_i_1__3/O
                         net (fo=1, routed)           0.000     5.464    Switch15Debouncer/counter[15]_i_1__3_n_0
    SLICE_X9Y20          FDCE                                         r  Switch15Debouncer/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.439    -1.556    Switch15Debouncer/clk_out1
    SLICE_X9Y20          FDCE                                         r  Switch15Debouncer/counter_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Switch1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch1Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.265ns (70.797%)  route 0.109ns (29.203%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          LDCE                         0.000     0.000 r  Switch1Debouncer/out_reg_LDC/G
    SLICE_X3Y15          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  Switch1Debouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.109     0.329    Switch1Debouncer/out_reg_LDC_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.374 r  Switch1Debouncer/out_C_i_1__0/O
                         net (fo=2, routed)           0.000     0.374    Switch1Debouncer/out_C_i_1__0_n_0
    SLICE_X2Y15          FDPE                                         r  Switch1Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.860    -0.830    Switch1Debouncer/clk_out1
    SLICE_X2Y15          FDPE                                         r  Switch1Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 Switch15Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch15Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.265ns (64.288%)  route 0.147ns (35.712%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          LDCE                         0.000     0.000 r  Switch15Debouncer/out_reg_LDC/G
    SLICE_X7Y17          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  Switch15Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.147     0.367    Switch15Debouncer/out_reg_LDC_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I4_O)        0.045     0.412 r  Switch15Debouncer/out_C_i_1__2/O
                         net (fo=2, routed)           0.000     0.412    Switch15Debouncer/out_C_i_1__2_n_0
    SLICE_X7Y18          FDPE                                         r  Switch15Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.855    -0.835    Switch15Debouncer/clk_out1
    SLICE_X7Y18          FDPE                                         r  Switch15Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 Switch1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch1Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.265ns (54.682%)  route 0.220ns (45.318%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          LDCE                         0.000     0.000 r  Switch1Debouncer/out_reg_LDC/G
    SLICE_X3Y15          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  Switch1Debouncer/out_reg_LDC/Q
                         net (fo=3, routed)           0.109     0.329    Switch1Debouncer/out_reg_LDC_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.374 r  Switch1Debouncer/out_C_i_1__0/O
                         net (fo=2, routed)           0.110     0.485    Switch1Debouncer/out_C_i_1__0_n_0
    SLICE_X2Y14          FDCE                                         r  Switch1Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.861    -0.829    Switch1Debouncer/clk_out1
    SLICE_X2Y14          FDCE                                         r  Switch1Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 Button1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Button1Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.223ns (41.859%)  route 0.310ns (58.141%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          LDCE                         0.000     0.000 r  Button1Debouncer/out_reg_LDC/G
    SLICE_X6Y15          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Button1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.189     0.367    Button1Debouncer/out_reg_LDC_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.412 r  Button1Debouncer/out_C_i_1/O
                         net (fo=2, routed)           0.121     0.533    Button1Debouncer/out_C_i_1_n_0
    SLICE_X5Y16          FDCE                                         r  Button1Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.833    Button1Debouncer/CLK
    SLICE_X5Y16          FDCE                                         r  Button1Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 Button1Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Button1Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.223ns (41.286%)  route 0.317ns (58.714%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          LDCE                         0.000     0.000 r  Button1Debouncer/out_reg_LDC/G
    SLICE_X6Y15          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Button1Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.189     0.367    Button1Debouncer/out_reg_LDC_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.412 r  Button1Debouncer/out_C_i_1/O
                         net (fo=2, routed)           0.128     0.540    Button1Debouncer/out_C_i_1_n_0
    SLICE_X5Y15          FDPE                                         r  Button1Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.832    Button1Debouncer/CLK
    SLICE_X5Y15          FDPE                                         r  Button1Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 Button2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Button2Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.269ns (47.937%)  route 0.292ns (52.063%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          LDCE                         0.000     0.000 r  Button2Debouncer/out_reg_LDC/G
    SLICE_X9Y16          LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  Button2Debouncer/out_reg_LDC/Q
                         net (fo=9, routed)           0.292     0.516    Button2Debouncer/out_reg_LDC_i_2__3_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.561 r  Button2Debouncer/out_C_i_1__3/O
                         net (fo=2, routed)           0.000     0.561    Button2Debouncer/out_C_i_1__3_n_0
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.829    -0.861    Button2Debouncer/CLK
    SLICE_X11Y16         FDCE                                         r  Button2Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 Switch15Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch15Debouncer/out_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.265ns (46.946%)  route 0.299ns (53.054%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          LDCE                         0.000     0.000 r  Switch15Debouncer/out_reg_LDC/G
    SLICE_X7Y17          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  Switch15Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.147     0.367    Switch15Debouncer/out_reg_LDC_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I4_O)        0.045     0.412 r  Switch15Debouncer/out_C_i_1__2/O
                         net (fo=2, routed)           0.152     0.564    Switch15Debouncer/out_C_i_1__2_n_0
    SLICE_X5Y18          FDCE                                         r  Switch15Debouncer/out_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.855    -0.835    Switch15Debouncer/clk_out1
    SLICE_X5Y18          FDCE                                         r  Switch15Debouncer/out_reg_C/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            Switch1Debouncer/state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.221ns (38.625%)  route 0.351ns (61.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=23, routed)          0.351     0.572    Switch1Debouncer/switches_IBUF[0]
    SLICE_X2Y10          FDCE                                         r  Switch1Debouncer/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.864    -0.826    Switch1Debouncer/clk_out1
    SLICE_X2Y10          FDCE                                         r  Switch1Debouncer/state_reg/C

Slack:                    inf
  Source:                 Button2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Button2Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.269ns (39.825%)  route 0.406ns (60.175%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          LDCE                         0.000     0.000 r  Button2Debouncer/out_reg_LDC/G
    SLICE_X9Y16          LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  Button2Debouncer/out_reg_LDC/Q
                         net (fo=9, routed)           0.292     0.516    Button2Debouncer/out_reg_LDC_i_2__3_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.561 r  Button2Debouncer/out_C_i_1__3/O
                         net (fo=2, routed)           0.114     0.675    Button2Debouncer/out_C_i_1__3_n_0
    SLICE_X9Y15          FDPE                                         r  Button2Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.830    -0.860    Button2Debouncer/CLK
    SLICE_X9Y15          FDPE                                         r  Button2Debouncer/out_reg_P/C

Slack:                    inf
  Source:                 Switch2Debouncer/out_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            Switch2Debouncer/out_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.269ns (38.797%)  route 0.424ns (61.203%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          LDCE                         0.000     0.000 r  Switch2Debouncer/out_reg_LDC/G
    SLICE_X3Y13          LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  Switch2Debouncer/out_reg_LDC/Q
                         net (fo=2, routed)           0.236     0.460    Switch2Debouncer/out_reg_LDC_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.505 r  Switch2Debouncer/out_C_i_1__1/O
                         net (fo=2, routed)           0.188     0.693    Switch2Debouncer/out_C_i_1__1_n_0
    SLICE_X2Y13          FDPE                                         r  Switch2Debouncer/out_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.861    -0.829    Switch2Debouncer/clk_out1
    SLICE_X2Y13          FDPE                                         r  Switch2Debouncer/out_reg_P/C





