// Seed: 2967405296
module module_0;
  wire id_1;
  wire id_2;
  assign module_1.id_4 = 0;
  logic [7:0] id_3;
  assign id_1 = {id_1, id_2};
  assign id_3[1] = 1;
  wire id_4;
  string id_5 = "", id_6;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  reg id_3;
  reg id_4;
  always begin : LABEL_0
    id_4 = id_4;
    if (id_1) id_3 = 1'b0;
    else id_4 <= id_3;
  end
  wire id_5;
endmodule
