$comment
	File created using the following command:
		vcd file FlipFlopTipoDComClockNand.msim.vcd -direction
$end
$date
	Tue Sep 27 21:51:53 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module flipfloptipodcomclocknand_vhd_vec_tst $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # clk $end
$var wire 1 $ q $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_clk $end
$var wire 1 / ww_a $end
$var wire 1 0 ww_b $end
$var wire 1 1 ww_q $end
$var wire 1 2 \q~output_o\ $end
$var wire 1 3 \clk~input_o\ $end
$var wire 1 4 \a~input_o\ $end
$var wire 1 5 \b~input_o\ $end
$var wire 1 6 \x~combout\ $end
$var wire 1 7 \q~reg0_q\ $end
$var wire 1 8 \ALT_INV_a~input_o\ $end
$var wire 1 9 \ALT_INV_b~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
1&
x'
1(
1)
1*
1+
1,
1-
0.
0/
00
01
02
03
04
05
16
07
18
19
$end
#50000
1!
1/
14
08
#55000
1#
1.
13
17
12
11
1$
#100000
0!
1"
0/
10
15
04
18
09
#110000
0#
0.
03
#150000
1!
1/
14
08
06
#165000
1#
1.
13
07
02
01
0$
#200000
0!
0"
0/
00
05
04
18
19
16
#220000
0#
0.
03
#250000
1!
1/
14
08
#275000
1#
1.
13
17
12
11
1$
#300000
0!
1"
0/
10
15
04
18
09
#330000
0#
0.
03
#350000
1!
1/
14
08
06
#385000
1#
1.
13
07
02
01
0$
#400000
0!
0"
0/
00
05
04
18
19
16
#440000
0#
0.
03
#450000
1!
1/
14
08
#495000
1#
1.
13
17
12
11
1$
#500000
0!
1"
0/
10
15
04
18
09
#550000
1!
0#
1/
0.
03
14
08
06
#600000
0!
0"
0/
00
05
04
18
19
16
#605000
1#
1.
13
#650000
1!
1/
14
08
#660000
0#
0.
03
#700000
0!
1"
0/
10
15
04
18
09
#715000
1#
1.
13
#750000
1!
1/
14
08
06
#770000
0#
0.
03
#800000
0!
0"
0/
00
05
04
18
19
16
#825000
1#
1.
13
#850000
1!
1/
14
08
#880000
0#
0.
03
#900000
0!
1"
0/
10
15
04
18
09
#935000
1#
1.
13
#950000
1!
1/
14
08
06
#990000
0#
0.
03
#1000000
