// Seed: 3475503206
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_2
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri1 id_4,
    output supply0 id_5,
    output wire id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  always_ff @(posedge 1) begin : LABEL_0
    id_6 = 1;
  end
  xnor primCall (id_5, id_0, id_2, id_8, id_3, id_1);
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  always_comb @(posedge id_1) id_3 = id_1;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
