Synthesis report
Wed Apr  8 01:42:11 2020
Quartus Prime Version 19.1.0 Build 240 03/26/2019 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Synthesis Summary
  2. Synthesis Settings
  3. Parallel Compilation
  4. Synthesis Source Files Read
  5. Synthesis IP Cores Summary
  6. Synthesis Partition Summary
  7. Source Assignments for \gbt_sync:3:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
  8. Source Assignments for \gbt_sync:3:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
  9. Source Assignments for \gbt_sync:3:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 10. Source Assignments for \gbt_sync:3:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 11. Source Assignments for \gbt_sync:3:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 12. Source Assignments for \gbt_sync:3:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 13. Source Assignments for \gbt_sync:3:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 14. Source Assignments for \gbt_sync:3:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 15. Source Assignments for \gbt_sync:2:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 16. Source Assignments for \gbt_sync:2:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 17. Source Assignments for \gbt_sync:2:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 18. Source Assignments for \gbt_sync:2:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 19. Source Assignments for \gbt_sync:2:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 20. Source Assignments for \gbt_sync:2:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 21. Source Assignments for \gbt_sync:2:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 22. Source Assignments for \gbt_sync:2:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 23. Source Assignments for \gbt_sync:1:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 24. Source Assignments for \gbt_sync:1:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 25. Source Assignments for \gbt_sync:1:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 26. Source Assignments for \gbt_sync:1:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 27. Source Assignments for \gbt_sync:1:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 28. Source Assignments for \gbt_sync:1:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 29. Source Assignments for \gbt_sync:1:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 30. Source Assignments for \gbt_sync:1:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 31. Source Assignments for \gbt_sync:0:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 32. Source Assignments for \gbt_sync:0:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 33. Source Assignments for \gbt_sync:0:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 34. Source Assignments for \gbt_sync:0:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 35. Source Assignments for \gbt_sync:0:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 36. Source Assignments for \gbt_sync:0:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 37. Source Assignments for \gbt_sync:0:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 38. Source Assignments for \gbt_sync:0:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram
 39. Parameter Settings for User Entity Instance: \gbt_sync:3:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component
 40. Parameter Settings for User Entity Instance: \gbt_sync:3:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component
 41. Parameter Settings for User Entity Instance: \gbt_sync:3:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component
 42. Parameter Settings for User Entity Instance: \gbt_sync:3:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component
 43. Parameter Settings for User Entity Instance: \gbt_sync:3:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component
 44. Parameter Settings for User Entity Instance: \gbt_sync:3:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component
 45. Parameter Settings for User Entity Instance: \gbt_sync:3:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component
 46. Parameter Settings for User Entity Instance: \gbt_sync:3:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component
 47. Parameter Settings for User Entity Instance: \gbt_sync:2:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component
 48. Parameter Settings for User Entity Instance: \gbt_sync:2:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component
 49. Parameter Settings for User Entity Instance: \gbt_sync:2:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component
 50. Parameter Settings for User Entity Instance: \gbt_sync:2:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component
 51. Parameter Settings for User Entity Instance: \gbt_sync:2:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component
 52. Parameter Settings for User Entity Instance: \gbt_sync:2:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component
 53. Parameter Settings for User Entity Instance: \gbt_sync:2:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component
 54. Parameter Settings for User Entity Instance: \gbt_sync:2:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component
 55. Parameter Settings for User Entity Instance: \gbt_sync:1:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component
 56. Parameter Settings for User Entity Instance: \gbt_sync:1:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component
 57. Parameter Settings for User Entity Instance: \gbt_sync:1:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component
 58. Parameter Settings for User Entity Instance: \gbt_sync:1:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component
 59. Parameter Settings for User Entity Instance: \gbt_sync:1:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component
 60. Parameter Settings for User Entity Instance: \gbt_sync:1:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component
 61. Parameter Settings for User Entity Instance: \gbt_sync:1:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component
 62. Parameter Settings for User Entity Instance: \gbt_sync:1:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component
 63. Parameter Settings for User Entity Instance: \gbt_sync:0:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component
 64. Parameter Settings for User Entity Instance: \gbt_sync:0:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component
 65. Parameter Settings for User Entity Instance: \gbt_sync:0:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component
 66. Parameter Settings for User Entity Instance: \gbt_sync:0:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component
 67. Parameter Settings for User Entity Instance: \gbt_sync:0:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component
 68. Parameter Settings for User Entity Instance: \gbt_sync:0:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component
 69. Parameter Settings for User Entity Instance: \gbt_sync:0:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component
 70. Parameter Settings for User Entity Instance: \gbt_sync:0:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component
 71. Partition "root_partition" Resource Utilization by Entity
 72. Registers Protected by Synthesis
 73. Registers Removed During Synthesis
 74. General Register Statistics for Partition "root_partition"
 75. Inverted Register Statistics
 76. Multiplexer Restructuring Statistics (Restructuring Performed)
 77. Post-Synthesis Netlist Statistics for Partition "root_partition"
 78. Synthesis Resource Usage Summary for Partition "root_partition"
 79. Synthesis RAM Summary for Partition "root_partition"
 80. Synthesis Messages



+---------------------------------------------------------------+
; Synthesis Summary                                             ;
+-----------------------+---------------------------------------+
; Synthesis Status      ; Successful - Wed Apr  8 01:42:11 2020 ;
; Revision Name         ; gbt_sync                              ;
; Top-level Entity Name ; gbt_sync                              ;
; Family                ; Cyclone 10 GX                         ;
+-----------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                        ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 10CX085YF672E5G    ;                    ;
; Top-level entity name                                                           ; gbt_sync           ; gbt_sync           ;
; Family name                                                                     ; Cyclone 10 GX      ; Cyclone 10 GX      ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Enable Design Assistant in the compilation flow                                 ; Off                ; Off                ;
; Design Assistant include IP blocks                                              ; Off                ; Off                ;
; Design Assistant limit on reported violations per rule                          ; 500                ; 500                ;
; Optimization Mode                                                               ; Balanced           ; Balanced           ;
; Allow Register Merging                                                          ; On                 ; On                 ;
; Allow Register Duplication                                                      ; On                 ; On                 ;
; Allow Register Retiming                                                         ; On                 ; On                 ;
; Allow RAM Retiming                                                              ; Off                ; Off                ;
; Allow DSP Retiming                                                              ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Auto               ; Auto               ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                ; 100                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
; Disable DSP Negate Inferencing                                                  ; Off                ; Off                ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Size of the Latch Report                                                        ; 100                ; 100                ;
; Enable State Machines Inference                                                 ; On                 ; On                 ;
; Enable formal verification support during compilation                           ; Off                ; Off                ;
; Size of the PR Initial Conditions Report                                        ; 15                 ; 15                 ;
; Report PR Initial Values as Errors                                              ; Off                ; Off                ;
; Fractal Synthesis                                                               ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 2      ;
; Maximum used               ; 2      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+----------+----------------------------------+
; File Name with User-Entered Path                                                                              ; File Type                    ; File Name with Absolute Path                                                                                           ; Library  ; MD5                              ;
+---------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+----------+----------------------------------+
; ../../../packages/var_defs_pkg.vhd                                                                            ; User VHDL File               ; C:/Users/natha/Desktop/mid_cru_proto/packages/var_defs_pkg.vhd                                                         ;          ; a500810695c98b8392cca0a75e4f8863 ;
; ../../../packages/util_pkg.vhd                                                                                ; User VHDL File               ; C:/Users/natha/Desktop/mid_cru_proto/packages/util_pkg.vhd                                                             ;          ; b891324ced6ce7a69387b319e1a090d0 ;
; ../../../packages/sig_defs_pkg.vhd                                                                            ; User VHDL File               ; C:/Users/natha/Desktop/mid_cru_proto/packages/sig_defs_pkg.vhd                                                         ;          ; 5499a31b5af9bca851caed62aff693c9 ;
; gbt_sub_sync/gbt_sub_sync.vhd                                                                                 ; User VHDL File               ; C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/gbt_sub_sync/gbt_sub_sync.vhd                            ;          ; f6f974e007cbe5ac5d74d7ce1eec2216 ;
; gbt_sub_sync/fifo.ip                                                                                          ; User File                    ; C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/gbt_sub_sync/fifo.ip                                     ;          ; c581e9adce94861781be33bf39df9e0a ;
; gbt_sub_sync/fifo/fifo_191/synth/fifo_fifo_191_nveaihq.v                                                      ; User Verilog HDL File        ; C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/gbt_sub_sync/fifo/fifo_191/synth/fifo_fifo_191_nveaihq.v ; fifo_191 ; e0183c08c3991d1c3aaf10cb07141e0c ;
; gbt_sub_sync/fifo/synth/fifo.vhd                                                                              ; User VHDL File               ; C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/gbt_sub_sync/fifo/synth/fifo.vhd                         ; fifo     ; 250194743d5508f251fb1c4556567d9a ;
; gbt_sync_tb.vhd                                                                                               ; User VHDL File               ; C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/gbt_sync_tb.vhd                                          ;          ; 82b5f8b49dc4662b7fb52e243ba8d271 ;
; gbt_sync.vhd                                                                                                  ; User VHDL File               ; C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/gbt_sync.vhd                                             ;          ; 4700e400768a02a0d5a43e90b7df5a90 ;
; c:/intelfpga_pro/19.1/quartus/libraries/megafunctions/scfifo.tdf                                              ; Megafunction                 ; c:/intelfpga_pro/19.1/quartus/libraries/megafunctions/scfifo.tdf                                                       ; fifo_191 ; e5c88e27c3e1a5730d6192d10fe560fa ;
; a_regfifo.inc                                                                                                 ; Megafunction                 ; c:/intelfpga_pro/19.1/quartus/libraries/megafunctions/a_regfifo.inc                                                    ;          ; 8b2977668c08752c10a1f1977c9b9ee6 ;
; a_dpfifo.inc                                                                                                  ; Megafunction                 ; c:/intelfpga_pro/19.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                     ;          ; 37c2d0bb70d5a3f83a4aa09e62c75080 ;
; a_i2fifo.inc                                                                                                  ; Megafunction                 ; c:/intelfpga_pro/19.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                     ;          ; bfe272f05af0cf849bd8b4748efceffe ;
; a_fffifo.inc                                                                                                  ; Megafunction                 ; c:/intelfpga_pro/19.1/quartus/libraries/megafunctions/a_fffifo.inc                                                     ;          ; aa34dd03c645beef0c31a3e4ef186db4 ;
; a_f2fifo.inc                                                                                                  ; Megafunction                 ; c:/intelfpga_pro/19.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                     ;          ; cebe3836bad826c95e765f77477e8a8b ;
; aglobal191.inc                                                                                                ; Megafunction                 ; c:/intelfpga_pro/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                   ;          ; e3cb799da23b8468facb16879fe029e9 ;
; cbx.lst                                                                                                       ; Megafunction                 ; c:/intelfpga_pro/19.1/quartus/libraries/megafunctions/cbx.lst                                                          ;          ; 74d482bfa5a16b8df1f0472f19729291 ;
; C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/tmp-clearbox/gbt_sync/11724/altsyncram_ckn1.tdf ; Auto-Generated Megafunction  ; C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/tmp-clearbox/gbt_sync/11724/altsyncram_ckn1.tdf          ;          ; 4f85f6adc559982167f1fb243282face ;
; C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/tmp-clearbox/gbt_sync/11724/a_dpfifo_9lb1.tdf   ; Auto-Generated Megafunction  ; C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/tmp-clearbox/gbt_sync/11724/a_dpfifo_9lb1.tdf            ;          ; 5336d4c917cdc508a4be5f25afcdfb93 ;
; C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/tmp-clearbox/gbt_sync/11724/cmpr_cs8.tdf        ; Auto-Generated Megafunction  ; C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/tmp-clearbox/gbt_sync/11724/cmpr_cs8.tdf                 ;          ; e49ec0cec3bbaa81cfc311ee923d40de ;
; C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/tmp-clearbox/gbt_sync/11724/cntr_4a7.tdf        ; Auto-Generated Megafunction  ; C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/tmp-clearbox/gbt_sync/11724/cntr_4a7.tdf                 ;          ; 7ee5599c2c02674dc83a1ab28cd53547 ;
; C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/tmp-clearbox/gbt_sync/11724/cntr_n9b.tdf        ; Auto-Generated Megafunction  ; C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/tmp-clearbox/gbt_sync/11724/cntr_n9b.tdf                 ;          ; fa303cac69b4c8ffbf97d3d340c1744d ;
; C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/tmp-clearbox/gbt_sync/11724/cntr_o9b.tdf        ; Auto-Generated Megafunction  ; C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/tmp-clearbox/gbt_sync/11724/cntr_o9b.tdf                 ;          ; 1116acf36b42a60d0957a26021f4511c ;
; C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/tmp-clearbox/gbt_sync/11724/scfifo_utd1.tdf     ; Auto-Generated Megafunction  ; C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/tmp-clearbox/gbt_sync/11724/scfifo_utd1.tdf              ;          ; 4f6dce17303f6c08461a2d971d731a35 ;
+---------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+----------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis IP Cores Summary                                                                                                                     ;
+-------------------+--------------+---------+--------------+--------------+----------------------------------------------+----------------------+
; Vendor            ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                              ; IP Include File      ;
+-------------------+--------------+---------+--------------+--------------+----------------------------------------------+----------------------+
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:3:gbt_sync_inst|\s_fifo:7:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:3:gbt_sync_inst|\s_fifo:6:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:3:gbt_sync_inst|\s_fifo:5:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:3:gbt_sync_inst|\s_fifo:4:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:3:gbt_sync_inst|\s_fifo:3:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:3:gbt_sync_inst|\s_fifo:2:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:3:gbt_sync_inst|\s_fifo:1:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:3:gbt_sync_inst|\s_fifo:0:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:2:gbt_sync_inst|\s_fifo:7:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:2:gbt_sync_inst|\s_fifo:6:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:2:gbt_sync_inst|\s_fifo:5:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:2:gbt_sync_inst|\s_fifo:4:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:2:gbt_sync_inst|\s_fifo:3:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:2:gbt_sync_inst|\s_fifo:2:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:2:gbt_sync_inst|\s_fifo:1:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:2:gbt_sync_inst|\s_fifo:0:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:1:gbt_sync_inst|\s_fifo:7:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:1:gbt_sync_inst|\s_fifo:6:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:1:gbt_sync_inst|\s_fifo:5:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:1:gbt_sync_inst|\s_fifo:4:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:1:gbt_sync_inst|\s_fifo:3:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:1:gbt_sync_inst|\s_fifo:2:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:1:gbt_sync_inst|\s_fifo:1:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:1:gbt_sync_inst|\s_fifo:0:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:0:gbt_sync_inst|\s_fifo:7:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:0:gbt_sync_inst|\s_fifo:6:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:0:gbt_sync_inst|\s_fifo:5:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:0:gbt_sync_inst|\s_fifo:4:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:0:gbt_sync_inst|\s_fifo:3:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:0:gbt_sync_inst|\s_fifo:2:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:0:gbt_sync_inst|\s_fifo:1:fifo_nst ; gbt_sub_sync/fifo.ip ;
; Intel Corporation ; fifo         ; 19.1    ; N/A          ; N/A          ; \gbt_sync:0:gbt_sync_inst|\s_fifo:0:fifo_nst ; gbt_sub_sync/fifo.ip ;
+-------------------+--------------+---------+--------------+--------------+----------------------------------------------+----------------------+


+--------------------------------------------------------------------------------------------+
; Synthesis Partition Summary                                                                ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; Partition Name ; Hierarchy Path ; Type    ; Preservation ; Empty ; Partition Database File ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; root_partition ; |              ; Default ;              ;       ;                         ;
+----------------+----------------+---------+--------------+-------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:3:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:3:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:3:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:3:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:3:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:3:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:3:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:3:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:2:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:2:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:2:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:2:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:2:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:2:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:2:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:2:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:1:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:1:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:1:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:1:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:1:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:1:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:1:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:1:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:0:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:0:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:0:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:0:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:0:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:0:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:0:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for \gbt_sync:0:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:3:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:3:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:3:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:3:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:3:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:3:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:3:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:3:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:2:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:2:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:2:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:2:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:2:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:2:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:2:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:2:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:1:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:1:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:1:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:1:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:1:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:1:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:1:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:1:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:0:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:0:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:0:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:0:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:0:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:0:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:0:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: \gbt_sync:0:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                    ;
+-------------------------+---------------+-------------------------------------------------------------------------+
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON            ; Untyped                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; Untyped                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; Untyped                                                                 ;
; lpm_width               ; 64            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                 ;
; USE_EAB                 ; ON            ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone 10 GX ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_utd1   ; Untyped                                                                 ;
+-------------------------+---------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "root_partition" Resource Utilization by Entity                                                                                                                                                                                                                                                ;
+--------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                                                                                      ; Entity Name           ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |                                    ; 1699 (2)            ; 2972 (0)                  ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; |                                                                                                        ; gbt_sync              ; altera_work  ;
;    |\gbt_sync:0:gbt_sync_inst|       ; 424 (216)           ; 743 (79)                  ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst                                                                                ; gbt_sub_sync          ; altera_work  ;
;       |\s_fifo:0:fifo_nst|           ; 103 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:0:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 103 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 103 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 103 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 103 (71)            ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 10 (10)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 11 (11)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 11 (11)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:1:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:1:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:2:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:2:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:3:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:3:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:4:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:4:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:5:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:5:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:6:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:6:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:7:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:7:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:0:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;    |\gbt_sync:1:gbt_sync_inst|       ; 424 (216)           ; 743 (79)                  ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst                                                                                ; gbt_sub_sync          ; altera_work  ;
;       |\s_fifo:0:fifo_nst|           ; 103 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:0:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 103 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 103 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 103 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 103 (71)            ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 10 (10)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 11 (11)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 11 (11)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:1:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:1:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:2:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:2:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:3:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:3:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:4:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:4:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:5:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:5:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:6:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:6:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:7:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:7:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:1:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;    |\gbt_sync:2:gbt_sync_inst|       ; 424 (216)           ; 743 (79)                  ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst                                                                                ; gbt_sub_sync          ; altera_work  ;
;       |\s_fifo:0:fifo_nst|           ; 103 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:0:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 103 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 103 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 103 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 103 (71)            ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 10 (10)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 11 (11)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 11 (11)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:1:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:1:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:2:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:2:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:3:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:3:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:4:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:4:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:5:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:5:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:6:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:6:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:7:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:7:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:2:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;    |\gbt_sync:3:gbt_sync_inst|       ; 425 (216)           ; 743 (79)                  ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst                                                                                ; gbt_sub_sync          ; altera_work  ;
;       |\s_fifo:0:fifo_nst|           ; 104 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:0:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 104 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 104 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 104 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 104 (72)            ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 10 (10)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 11 (11)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 11 (11)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:1:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:1:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:2:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:2:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:3:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:3:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:4:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:4:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:5:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:5:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:6:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:6:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
;       |\s_fifo:7:fifo_nst|           ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:7:fifo_nst                                                             ; fifo                  ; fifo         ;
;          |fifo_0|                    ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0                                                      ; fifo_fifo_191_nveaihq ; fifo_191     ;
;             |scfifo_component|       ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component                                     ; scfifo                ; fifo_191     ;
;                |auto_generated|      ; 15 (0)              ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated                      ; scfifo_utd1           ; fifo_191     ;
;                   |dpfifo|           ; 15 (7)              ; 83 (8)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo               ; a_dpfifo_9lb1         ; altera_work  ;
;                      |FIFOram|       ; 0 (0)               ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram       ; altsyncram_ckn1       ; altera_work  ;
;                      |rd_ptr_msb|    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|rd_ptr_msb    ; cntr_n9b              ; altera_work  ;
;                      |usedw_counter| ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|usedw_counter ; cntr_4a7              ; altera_work  ;
;                      |wr_ptr|        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; \gbt_sync:3:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wr_ptr        ; cntr_o9b              ; altera_work  ;
+--------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------------------+
; Register Name                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ; Cannot be Retimed (Protected by Synthesis Attribute or Quartus Assignment) ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------------------+
; \gbt_sync:3:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|rdaddr_reg[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; Total number of protected registers is 96                                                                        ;                                                                  ;                                            ;                                                                            ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                              ;
+--------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                          ; Reason for Removal                     ;
+--------------------------------------------------------------------------------------------------------+----------------------------------------+
; \gbt_sync:3:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|wrreq_delay ; Lost fanout                            ;
; \gbt_sync:3:gbt_sync_inst|gbt_sub_syncO.gbt_sub_sync_sync_o                                            ; Stuck at GND due to stuck port data_in ;
; \gbt_sync:2:gbt_sync_inst|gbt_sub_syncO.gbt_sub_sync_sync_o                                            ; Stuck at GND due to stuck port data_in ;
; \gbt_sync:1:gbt_sync_inst|gbt_sub_syncO.gbt_sub_sync_sync_o                                            ; Stuck at GND due to stuck port data_in ;
; \gbt_sync:0:gbt_sync_inst|gbt_sub_syncO.gbt_sub_sync_sync_o                                            ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 36                                                                 ;                                        ;
+--------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------------+
; General Register Statistics for Partition "root_partition" ;
+----------------------------------------------+-------------+
; Statistic                                    ; Value       ;
+----------------------------------------------+-------------+
; Total registers                              ; 2972        ;
; Number of registers using Synchronous Clear  ; 320         ;
; Number of registers using Synchronous Load   ; 0           ;
; Number of registers using Asynchronous Clear ; 0           ;
; Number of registers using Asynchronous Load  ; 0           ;
; Number of registers using Clock Enable       ; 2640        ;
; Number of registers using Preset             ; 0           ;
+----------------------------------------------+-------------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; \gbt_sync:3:gbt_sync_inst|f_count[3]   ; 17      ;
; \gbt_sync:2:gbt_sync_inst|f_count[3]   ; 17      ;
; \gbt_sync:1:gbt_sync_inst|f_count[3]   ; 17      ;
; \gbt_sync:0:gbt_sync_inst|f_count[3]   ; 17      ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 17:1               ; 8 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; \gbt_sync:3:gbt_sync_inst|gbt_sub_sync_rd[5]                    ;
; 32:1               ; 64 bits   ; 1344 LEs      ; 320 LEs              ; 1024 LEs               ; Yes        ; \gbt_sync:3:gbt_sync_inst|gbt_sub_syncO.gbt_sub_sync_data_o[5]  ;
; 17:1               ; 8 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; \gbt_sync:2:gbt_sync_inst|gbt_sub_sync_rd[0]                    ;
; 32:1               ; 64 bits   ; 1344 LEs      ; 320 LEs              ; 1024 LEs               ; Yes        ; \gbt_sync:2:gbt_sync_inst|gbt_sub_syncO.gbt_sub_sync_data_o[14] ;
; 17:1               ; 8 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; \gbt_sync:1:gbt_sync_inst|gbt_sub_sync_rd[5]                    ;
; 32:1               ; 64 bits   ; 1344 LEs      ; 320 LEs              ; 1024 LEs               ; Yes        ; \gbt_sync:1:gbt_sync_inst|gbt_sub_syncO.gbt_sub_sync_data_o[22] ;
; 17:1               ; 8 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; \gbt_sync:0:gbt_sync_inst|gbt_sub_sync_rd[0]                    ;
; 32:1               ; 64 bits   ; 1344 LEs      ; 320 LEs              ; 1024 LEs               ; Yes        ; \gbt_sync:0:gbt_sync_inst|gbt_sub_syncO.gbt_sub_sync_data_o[32] ;
; 19:1               ; 4 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; \gbt_sync:3:gbt_sync_inst|f_count[0]                            ;
; 19:1               ; 4 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; \gbt_sync:2:gbt_sync_inst|f_count[4]                            ;
; 19:1               ; 4 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; \gbt_sync:1:gbt_sync_inst|f_count[0]                            ;
; 19:1               ; 4 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; \gbt_sync:0:gbt_sync_inst|f_count[0]                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "root_partition" ;
+------------------------+-----------------------------------------+
; Type                   ; Count                                   ;
+------------------------+-----------------------------------------+
; boundary_port          ; 2317                                    ;
; twentynm_ff            ; 2972                                    ;
;     ENA                ; 2352                                    ;
;     ENA SCLR           ; 288                                     ;
;     SCLR               ; 32                                      ;
;     plain              ; 300                                     ;
; twentynm_lcell_comb    ; 1699                                    ;
;     arith              ; 256                                     ;
;         1 data inputs  ; 192                                     ;
;         2 data inputs  ; 64                                      ;
;     normal             ; 1443                                    ;
;         0 data inputs  ; 1                                       ;
;         2 data inputs  ; 108                                     ;
;         3 data inputs  ; 333                                     ;
;         4 data inputs  ; 169                                     ;
;         5 data inputs  ; 209                                     ;
;         6 data inputs  ; 623                                     ;
; twentynm_mlab_cell     ; 2048                                    ;
;                        ;                                         ;
; Number of carry chains ; 96                                      ;
; Max carry chain length ; 3                                       ;
;                        ;                                         ;
; Max LUT depth          ; 2.10                                    ;
; Average LUT depth      ; 0.89                                    ;
+------------------------+-----------------------------------------+


+-----------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "root_partition" ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 2499              ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 1699              ;
;     -- 7 input functions                    ; 0                 ;
;     -- 6 input functions                    ; 623               ;
;     -- 5 input functions                    ; 209               ;
;     -- 4 input functions                    ; 169               ;
;     -- <=3 input functions                  ; 698               ;
; Memory ALUT usage                           ; 2048              ;
;     -- 64-address deep                      ; 0                 ;
;     -- 32-address deep                      ; 2048              ;
;                                             ;                   ;
; Dedicated logic registers                   ; 2972              ;
;                                             ;                   ;
; I/O pins                                    ; 2317              ;
; Total MLAB memory bits                      ; 16384             ;
; Total block memory bits                     ; 0                 ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;     -- [A] Total Fixed Point DSP Blocks     ; 0                 ;
;     -- [B] Total Floating Point DSP Blocks  ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; clk_i             ;
; Maximum fan-out                             ; 5020              ;
; Total fan-out                               ; 34748             ;
; Average fan-out                             ; 3.85              ;
+---------------------------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis RAM Summary for Partition "root_partition"                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; \gbt_sync:0:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:0:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:1:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:2:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:0:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:1:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:2:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:3:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:4:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:5:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:6:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
; \gbt_sync:3:gbt_sync_inst|\s_fifo:7:fifo_nst|fifo_0|scfifo_component|auto_generated|dpfifo|FIFOram|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; 8            ; 64           ; 8            ; 64           ; 512  ; None ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 19.1.0 Build 240 03/26/2019 SJ Pro Edition
    Info: Processing started: Wed Apr  8 01:41:42 2020
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off gbt_sync -c gbt_sync
Info: qis_default_flow_script.tcl version: #2
Info: Initializing Synthesis...
Info: Project = "gbt_sync"
Info: Revision = "gbt_sync"
Info: Analyzing source files
Info: Elaborating from top-level entity "gbt_sync"
Info (18235): Library search order is as follows: "fifo_191; fifo". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Info (19337): VHDL info at gbt_sync.vhd(39): executing entity "gbt_sync" with architecture "main" File: C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/gbt_sync.vhd Line: 39
Info (19337): VHDL info at gbt_sub_sync.vhd(39): executing entity "gbt_sub_sync" with architecture "main" File: C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/gbt_sub_sync/gbt_sub_sync.vhd Line: 39
Info (19337): VHDL info at fifo.vhd(10): executing entity "fifo" with architecture "rtl" File: C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/gbt_sub_sync/fifo/synth/fifo.vhd Line: 10
Info (17560): VHDL info at fifo.vhd(48): going to verilog side to elaborate module fifo_fifo_191_nveaihq_cmp File: C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/gbt_sub_sync/fifo/synth/fifo.vhd Line: 48
Info (17561): VHDL info at fifo.vhd(48): back to vhdl to continue elaboration File: C:/Users/natha/Desktop/mid_cru_proto/modules/s1_pipe/gbt_sync/gbt_sub_sync/fifo/synth/fifo.vhd Line: 48
Info: Found 13 design entities
Info: There are 357 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Info: found pre-synthesis snapshots for 1 partition(s)
Info: Synthesizing partition "root_partition"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "gbt_syncO.gbt_sync_sync_o" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 32 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 8116 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2059 input pins
    Info (21059): Implemented 258 output pins
    Info (21061): Implemented 3751 logic cells
    Info (21064): Implemented 2048 RAM segments
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info: Quartus Prime Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 5372 megabytes
    Info: Processing ended: Wed Apr  8 01:42:12 2020
    Info: Elapsed time: 00:00:30


