- ðŸ‘‹ Hi, Iâ€™m @sanxsinq
- ðŸ‘€ Iâ€™m interested in software developing and also keen to learn about the hardware.
- ðŸŒ± Iâ€™m currently learning data structures, algorithms and keen to learn about system design also the core of the computer science(OS, CN COA).
- ðŸ“« you can reach my by sachansanjana07@gmail.com
- ðŸŽ¢ I previously done with some project of hardware ( RISC-V, UART, I2S) with skillsets of Verilog, sytemverilog, digital electronics, UVM(universal verification methodologies) and analog electronics.
<!---
sanxsinq/sanxsinq is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
