\section{Conclusion}

\begin{frame}[t]{Summary}
\begin{itemize}
  \item A sequence of revolutions:
    \begin{itemize}
      \item Microprocessor $\rightarrow$ RISC with ILP and caches $\rightarrow$ multi-cores.
    \end{itemize}

  \mode<presentation>{\vfill\pause}
  \item New models improve performance (\bulletmark{DLP}, \bulletmark{TLP}, \bulletmark{RLP}) but
        require application restructuring.

  \mode<presentation>{\vfill\pause}
  \item Diversity in computer classes with varied properties and requirements.
    \begin{itemize}
      \item IoT/Embedded, PMD, Desktop, Servers, Clusters/WSCs.
    \end{itemize}

  \mode<presentation>{\vfill\pause}
  \item Newer architectures combining \bulletmark{SIMD} and \bulletmark{MIMD}.

  \mode<presentation>{\vfill\pause}
  \item ISA is different from \emph{architecture}.

\end{itemize}
\end{frame}

\begin{frame}[t]{References}
\begin{itemize}
  \item \bibhennessy
  Sections 1.1, 1.2, and 1.3.

\end{itemize}
\end{frame}
