<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › include › asm › qe_ic.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>qe_ic.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2006 Freescale Semicondutor, Inc. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: 	Shlomi Gridish &lt;gridish@freescale.com&gt;</span>
<span class="cm"> * 		Li Yang &lt;leoli@freescale.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Description:</span>
<span class="cm"> * QE IC external definitions and structure.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ASM_POWERPC_QE_IC_H</span>
<span class="cp">#define _ASM_POWERPC_QE_IC_H</span>

<span class="cp">#include &lt;linux/irq.h&gt;</span>

<span class="k">struct</span> <span class="n">device_node</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">qe_ic</span><span class="p">;</span>

<span class="cp">#define NUM_OF_QE_IC_GROUPS	6</span>

<span class="cm">/* Flags when we init the QE IC */</span>
<span class="cp">#define QE_IC_SPREADMODE_GRP_W			0x00000001</span>
<span class="cp">#define QE_IC_SPREADMODE_GRP_X			0x00000002</span>
<span class="cp">#define QE_IC_SPREADMODE_GRP_Y			0x00000004</span>
<span class="cp">#define QE_IC_SPREADMODE_GRP_Z			0x00000008</span>
<span class="cp">#define QE_IC_SPREADMODE_GRP_RISCA		0x00000010</span>
<span class="cp">#define QE_IC_SPREADMODE_GRP_RISCB		0x00000020</span>

<span class="cp">#define QE_IC_LOW_SIGNAL			0x00000100</span>
<span class="cp">#define QE_IC_HIGH_SIGNAL			0x00000200</span>

<span class="cp">#define QE_IC_GRP_W_PRI0_DEST_SIGNAL_HIGH	0x00001000</span>
<span class="cp">#define QE_IC_GRP_W_PRI1_DEST_SIGNAL_HIGH	0x00002000</span>
<span class="cp">#define QE_IC_GRP_X_PRI0_DEST_SIGNAL_HIGH	0x00004000</span>
<span class="cp">#define QE_IC_GRP_X_PRI1_DEST_SIGNAL_HIGH	0x00008000</span>
<span class="cp">#define QE_IC_GRP_Y_PRI0_DEST_SIGNAL_HIGH	0x00010000</span>
<span class="cp">#define QE_IC_GRP_Y_PRI1_DEST_SIGNAL_HIGH	0x00020000</span>
<span class="cp">#define QE_IC_GRP_Z_PRI0_DEST_SIGNAL_HIGH	0x00040000</span>
<span class="cp">#define QE_IC_GRP_Z_PRI1_DEST_SIGNAL_HIGH	0x00080000</span>
<span class="cp">#define QE_IC_GRP_RISCA_PRI0_DEST_SIGNAL_HIGH	0x00100000</span>
<span class="cp">#define QE_IC_GRP_RISCA_PRI1_DEST_SIGNAL_HIGH	0x00200000</span>
<span class="cp">#define QE_IC_GRP_RISCB_PRI0_DEST_SIGNAL_HIGH	0x00400000</span>
<span class="cp">#define QE_IC_GRP_RISCB_PRI1_DEST_SIGNAL_HIGH	0x00800000</span>
<span class="cp">#define QE_IC_GRP_W_DEST_SIGNAL_SHIFT		(12)</span>

<span class="cm">/* QE interrupt sources groups */</span>
<span class="k">enum</span> <span class="n">qe_ic_grp_id</span> <span class="p">{</span>
	<span class="n">QE_IC_GRP_W</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* QE interrupt controller group W */</span>
	<span class="n">QE_IC_GRP_X</span><span class="p">,</span>		<span class="cm">/* QE interrupt controller group X */</span>
	<span class="n">QE_IC_GRP_Y</span><span class="p">,</span>		<span class="cm">/* QE interrupt controller group Y */</span>
	<span class="n">QE_IC_GRP_Z</span><span class="p">,</span>		<span class="cm">/* QE interrupt controller group Z */</span>
	<span class="n">QE_IC_GRP_RISCA</span><span class="p">,</span>	<span class="cm">/* QE interrupt controller RISC group A */</span>
	<span class="n">QE_IC_GRP_RISCB</span>		<span class="cm">/* QE interrupt controller RISC group B */</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_QUICC_ENGINE</span>
<span class="kt">void</span> <span class="n">qe_ic_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">,</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">low_handler</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">),</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">high_handler</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">));</span>
<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">qe_ic_get_low_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">qe_ic</span> <span class="o">*</span><span class="n">qe_ic</span><span class="p">);</span>
<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">qe_ic_get_high_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">qe_ic</span> <span class="o">*</span><span class="n">qe_ic</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">qe_ic_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">,</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">low_handler</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">),</span>
		<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">high_handler</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">))</span>
<span class="p">{}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">qe_ic_get_low_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">qe_ic</span> <span class="o">*</span><span class="n">qe_ic</span><span class="p">)</span>
<span class="p">{</span> <span class="k">return</span> <span class="mi">0</span><span class="p">;</span> <span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">qe_ic_get_high_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">qe_ic</span> <span class="o">*</span><span class="n">qe_ic</span><span class="p">)</span>
<span class="p">{</span> <span class="k">return</span> <span class="mi">0</span><span class="p">;</span> <span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_QUICC_ENGINE */</span><span class="cp"></span>

<span class="kt">void</span> <span class="n">qe_ic_set_highest_priority</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">high</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">qe_ic_set_priority</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">priority</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">qe_ic_set_high_priority</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">priority</span><span class="p">,</span> <span class="kt">int</span> <span class="n">high</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">qe_ic_cascade_low_ipic</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span>
					  <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">qe_ic</span> <span class="o">*</span><span class="n">qe_ic</span> <span class="o">=</span> <span class="n">irq_desc_get_handler_data</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cascade_irq</span> <span class="o">=</span> <span class="n">qe_ic_get_low_irq</span><span class="p">(</span><span class="n">qe_ic</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cascade_irq</span> <span class="o">!=</span> <span class="n">NO_IRQ</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">cascade_irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">qe_ic_cascade_high_ipic</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span>
					   <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">qe_ic</span> <span class="o">*</span><span class="n">qe_ic</span> <span class="o">=</span> <span class="n">irq_desc_get_handler_data</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cascade_irq</span> <span class="o">=</span> <span class="n">qe_ic_get_high_irq</span><span class="p">(</span><span class="n">qe_ic</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cascade_irq</span> <span class="o">!=</span> <span class="n">NO_IRQ</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">cascade_irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">qe_ic_cascade_low_mpic</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span>
					  <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">qe_ic</span> <span class="o">*</span><span class="n">qe_ic</span> <span class="o">=</span> <span class="n">irq_desc_get_handler_data</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cascade_irq</span> <span class="o">=</span> <span class="n">qe_ic_get_low_irq</span><span class="p">(</span><span class="n">qe_ic</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">irq_desc_get_chip</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cascade_irq</span> <span class="o">!=</span> <span class="n">NO_IRQ</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">cascade_irq</span><span class="p">);</span>

	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">irq_eoi</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">irq_data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">qe_ic_cascade_high_mpic</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span>
					   <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">qe_ic</span> <span class="o">*</span><span class="n">qe_ic</span> <span class="o">=</span> <span class="n">irq_desc_get_handler_data</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cascade_irq</span> <span class="o">=</span> <span class="n">qe_ic_get_high_irq</span><span class="p">(</span><span class="n">qe_ic</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">irq_desc_get_chip</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cascade_irq</span> <span class="o">!=</span> <span class="n">NO_IRQ</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">cascade_irq</span><span class="p">);</span>

	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">irq_eoi</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">irq_data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">qe_ic_cascade_muxed_mpic</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span>
					    <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">qe_ic</span> <span class="o">*</span><span class="n">qe_ic</span> <span class="o">=</span> <span class="n">irq_desc_get_handler_data</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cascade_irq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">irq_desc_get_chip</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>

	<span class="n">cascade_irq</span> <span class="o">=</span> <span class="n">qe_ic_get_high_irq</span><span class="p">(</span><span class="n">qe_ic</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cascade_irq</span> <span class="o">==</span> <span class="n">NO_IRQ</span><span class="p">)</span>
		<span class="n">cascade_irq</span> <span class="o">=</span> <span class="n">qe_ic_get_low_irq</span><span class="p">(</span><span class="n">qe_ic</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cascade_irq</span> <span class="o">!=</span> <span class="n">NO_IRQ</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">cascade_irq</span><span class="p">);</span>

	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">irq_eoi</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">irq_data</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_POWERPC_QE_IC_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
