xmsim(64): 22.03-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
xmsim: *W,NCEXDEP: Executable (ncsim) is deprecated. Use (xmsim) instead.
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_xcelium171.so
xcelium> run
FSDB Dumper for Xcelium, Release Verdi_P-2019.06, Linux x86_64/64bit, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
***********************************************************************
*  WARNING -                                                          *
*  The simulator version is newer than the FSDB Writer version which  *
*  may cause abnormal behavior, please contact Cadence support for    *
*  assistance.                                                        *
***********************************************************************
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'top.fsdb'
*Verdi* : Begin traversing the scope (top_tb.top), layer (0).
*Verdi* : Enable +struct and +mda dumping.
*Verdi* : End of traversing.

Done

DM['h9000] = d1c3f185, pass
DM['h9004] = 003358ff, pass
DM['h9008] = xxxxff85, pass
DM['h900c] = 0000f185, pass
DM['h9010] = xxxxxxff, pass




                                      `;-.          ___,
        ****************************    `.`\_...._/`.-"`
        **                        **      \        /      ,
        **                        **      /()   () \   .' `-._
        **   Congratulations !!   **     |)  .    ()\ /   _.'
        **                        **     \  -'-     ,; '. <
        **                        **      ;.__     ,;|   > \
        **   Simulation PASS!!    **     / ,    / ,  |.-'.-'
        **                        **    (_/    (_/ ,;|.<`
        **                        **      \    ,     ;-`
        ****************************       >   \    /
                                          (_,-'`> .'
                                               (_,'


Simulation complete via $finish(1) at time 285 NS + 2
./top_tb.sv:120     $finish;
xcelium> exit
