xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../simon.gen/sources_1/bd/design_1/ipshared/c2c6"incdir="../../../../simon.gen/sources_1/bd/design_1/ipshared/c2c6"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../simon.gen/sources_1/bd/design_1/ipshared/c2c6"incdir="../../../../simon.gen/sources_1/bd/design_1/ipshared/c2c6"
util_idelay_ctrl_v1_0_vl_rfs.v,verilog,util_idelay_ctrl_v1_0_3,../../../../simon.gen/sources_1/bd/design_1/ipshared/6e31/hdl/util_idelay_ctrl_v1_0_vl_rfs.v,incdir="../../../../simon.gen/sources_1/bd/design_1/ipshared/c2c6"incdir="../../../../simon.gen/sources_1/bd/design_1/ipshared/c2c6"
design_1_util_idelay_ctrl_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_util_idelay_ctrl_0_0/sim/design_1_util_idelay_ctrl_0_0.v,incdir="../../../../simon.gen/sources_1/bd/design_1/ipshared/c2c6"incdir="../../../../simon.gen/sources_1/bd/design_1/ipshared/c2c6"
design_1_clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v,incdir="../../../../simon.gen/sources_1/bd/design_1/ipshared/c2c6"incdir="../../../../simon.gen/sources_1/bd/design_1/ipshared/c2c6"
design_1_clk_wiz_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v,incdir="../../../../simon.gen/sources_1/bd/design_1/ipshared/c2c6"incdir="../../../../simon.gen/sources_1/bd/design_1/ipshared/c2c6"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../simon.gen/sources_1/bd/design_1/ipshared/c2c6"incdir="../../../../simon.gen/sources_1/bd/design_1/ipshared/c2c6"
glbl.v,Verilog,xil_defaultlib,glbl.v
