
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v' to AST representation.
Generating RTLIL representation for module `\ram'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: ram                 
Automatically selected ram as design top module.

2.2. Analyzing design hierarchy..
Top module:  \ram

2.3. Analyzing design hierarchy..
Top module:  \ram
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 16 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182 in module ram.
Marked 16 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37 in module ram.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 130 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
     1/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$36_EN[7:0]$293
     2/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$36_DATA[7:0]$292
     3/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$36_ADDR[31:0]$291
     4/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$35_EN[7:0]$289
     5/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$35_DATA[7:0]$288
     6/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$35_ADDR[31:0]$287
     7/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$34_EN[7:0]$285
     8/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$34_DATA[7:0]$284
     9/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$34_ADDR[31:0]$283
    10/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$33_EN[7:0]$281
    11/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$33_DATA[7:0]$280
    12/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$33_ADDR[31:0]$279
    13/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$32_EN[7:0]$277
    14/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$32_DATA[7:0]$276
    15/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$32_ADDR[31:0]$275
    16/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$31_EN[7:0]$273
    17/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$31_DATA[7:0]$272
    18/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$31_ADDR[31:0]$271
    19/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$30_EN[7:0]$269
    20/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$30_DATA[7:0]$268
    21/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$30_ADDR[31:0]$267
    22/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$29_EN[7:0]$265
    23/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$29_DATA[7:0]$264
    24/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$29_ADDR[31:0]$263
    25/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$28_EN[7:0]$261
    26/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$28_DATA[7:0]$260
    27/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$28_ADDR[31:0]$259
    28/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$27_EN[7:0]$257
    29/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$27_DATA[7:0]$256
    30/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$27_ADDR[31:0]$255
    31/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$26_EN[7:0]$253
    32/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$26_DATA[7:0]$252
    33/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$26_ADDR[31:0]$251
    34/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$25_EN[7:0]$249
    35/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$25_DATA[7:0]$248
    36/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$25_ADDR[31:0]$247
    37/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$24_EN[7:0]$245
    38/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$24_DATA[7:0]$244
    39/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$24_ADDR[31:0]$243
    40/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$23_EN[7:0]$241
    41/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$23_DATA[7:0]$240
    42/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$23_ADDR[31:0]$239
    43/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$22_EN[7:0]$237
    44/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$22_DATA[7:0]$236
    45/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$22_ADDR[31:0]$235
    46/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$21_EN[7:0]$233
    47/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$21_DATA[7:0]$232
    48/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$21_ADDR[31:0]$231
Creating decoders for process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
     1/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$20_EN[7:0]$148
     2/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$20_DATA[7:0]$147
     3/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$20_ADDR[31:0]$146
     4/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$19_EN[7:0]$144
     5/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$19_DATA[7:0]$143
     6/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$19_ADDR[31:0]$142
     7/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$18_EN[7:0]$140
     8/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$18_DATA[7:0]$139
     9/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$18_ADDR[31:0]$138
    10/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$17_EN[7:0]$136
    11/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$17_DATA[7:0]$135
    12/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$17_ADDR[31:0]$134
    13/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$16_EN[7:0]$132
    14/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$16_DATA[7:0]$131
    15/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$16_ADDR[31:0]$130
    16/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$15_EN[7:0]$128
    17/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$15_DATA[7:0]$127
    18/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$15_ADDR[31:0]$126
    19/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$14_EN[7:0]$124
    20/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$14_DATA[7:0]$123
    21/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$14_ADDR[31:0]$122
    22/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$13_EN[7:0]$120
    23/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$13_DATA[7:0]$119
    24/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$13_ADDR[31:0]$118
    25/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$12_EN[7:0]$116
    26/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$12_DATA[7:0]$115
    27/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$12_ADDR[31:0]$114
    28/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$11_EN[7:0]$112
    29/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$11_DATA[7:0]$111
    30/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$11_ADDR[31:0]$110
    31/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$10_EN[7:0]$108
    32/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$10_DATA[7:0]$107
    33/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$10_ADDR[31:0]$106
    34/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$9_EN[7:0]$104
    35/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$9_DATA[7:0]$103
    36/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$9_ADDR[31:0]$102
    37/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$8_EN[7:0]$100
    38/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$8_DATA[7:0]$99
    39/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$8_ADDR[31:0]$98
    40/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$7_EN[7:0]$96
    41/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$7_DATA[7:0]$95
    42/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$7_ADDR[31:0]$94
    43/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$6_EN[7:0]$92
    44/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$6_DATA[7:0]$91
    45/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$6_ADDR[31:0]$90
    46/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$5_EN[7:0]$88
    47/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$5_DATA[7:0]$87
    48/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$5_ADDR[31:0]$86

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ram.\q1' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$615' with positive edge clock.
Creating register for signal `\ram.\i' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$616' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$21_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$617' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$21_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$618' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$21_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$619' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$22_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$620' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$22_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$621' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$22_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$622' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$23_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$623' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$23_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$624' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$23_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$625' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$24_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$626' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$24_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$627' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$24_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$628' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$25_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$629' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$25_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$630' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$25_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$631' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$26_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$632' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$26_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$633' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$26_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$634' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$27_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$635' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$27_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$636' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$27_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$637' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$28_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$638' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$28_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$639' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$28_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$640' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$29_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$641' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$29_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$642' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$29_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$643' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$30_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$644' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$30_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$645' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$30_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$646' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$31_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$647' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$31_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$648' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$31_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$649' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$32_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$650' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$32_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$651' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$32_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$652' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$33_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$653' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$33_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$654' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$33_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$655' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$34_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$656' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$34_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$657' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$34_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$658' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$35_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$659' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$35_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$660' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$35_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$661' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$36_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$662' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$36_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$663' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:88$36_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
  created $dff cell `$procdff$664' with positive edge clock.
Creating register for signal `\ram.\q0' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$665' with positive edge clock.
Creating register for signal `\ram.\i' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$666' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$5_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$667' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$5_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$668' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$5_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$669' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$6_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$670' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$6_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$671' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$6_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$672' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$7_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$673' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$7_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$674' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$7_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$675' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$8_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$676' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$8_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$677' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$8_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$678' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$9_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$679' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$9_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$680' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$9_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$681' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$10_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$682' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$10_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$683' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$10_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$684' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$11_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$685' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$11_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$686' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$11_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$687' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$12_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$688' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$12_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$689' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$12_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$690' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$13_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$691' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$13_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$692' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$13_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$693' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$14_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$694' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$14_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$695' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$14_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$696' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$15_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$697' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$15_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$698' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$15_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$699' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$16_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$700' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$16_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$701' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$16_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$702' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$17_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$703' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$17_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$704' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$17_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$705' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$18_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$706' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$18_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$707' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$18_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$708' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$19_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$709' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$19_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$710' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$19_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$711' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$20_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$712' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$20_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$713' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:78$20_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
  created $dff cell `$procdff$714' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 16 empty switches in `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
Removing empty process `ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:85$182'.
Found and cleaned up 16 empty switches in `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
Removing empty process `ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:75$37'.
Cleaned up 32 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram.
<suppressed ~4 debug messages>

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram'.
<suppressed ~99 debug messages>
Removed a total of 33 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~96 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram.
    Consolidated identical input bits for $mux cell $procmux$607:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$607_Y
      New ports: A=1'0, B=1'1, Y=$procmux$607_Y [0]
      New connections: $procmux$607_Y [7:1] = { $procmux$607_Y [0] $procmux$607_Y [0] $procmux$607_Y [0] $procmux$607_Y [0] $procmux$607_Y [0] $procmux$607_Y [0] $procmux$607_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$598:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$598_Y
      New ports: A=1'0, B=1'1, Y=$procmux$598_Y [0]
      New connections: $procmux$598_Y [7:1] = { $procmux$598_Y [0] $procmux$598_Y [0] $procmux$598_Y [0] $procmux$598_Y [0] $procmux$598_Y [0] $procmux$598_Y [0] $procmux$598_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$589:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$589_Y
      New ports: A=1'0, B=1'1, Y=$procmux$589_Y [0]
      New connections: $procmux$589_Y [7:1] = { $procmux$589_Y [0] $procmux$589_Y [0] $procmux$589_Y [0] $procmux$589_Y [0] $procmux$589_Y [0] $procmux$589_Y [0] $procmux$589_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$580:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$580_Y
      New ports: A=1'0, B=1'1, Y=$procmux$580_Y [0]
      New connections: $procmux$580_Y [7:1] = { $procmux$580_Y [0] $procmux$580_Y [0] $procmux$580_Y [0] $procmux$580_Y [0] $procmux$580_Y [0] $procmux$580_Y [0] $procmux$580_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$571:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$571_Y
      New ports: A=1'0, B=1'1, Y=$procmux$571_Y [0]
      New connections: $procmux$571_Y [7:1] = { $procmux$571_Y [0] $procmux$571_Y [0] $procmux$571_Y [0] $procmux$571_Y [0] $procmux$571_Y [0] $procmux$571_Y [0] $procmux$571_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$562:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$562_Y
      New ports: A=1'0, B=1'1, Y=$procmux$562_Y [0]
      New connections: $procmux$562_Y [7:1] = { $procmux$562_Y [0] $procmux$562_Y [0] $procmux$562_Y [0] $procmux$562_Y [0] $procmux$562_Y [0] $procmux$562_Y [0] $procmux$562_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$553:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$553_Y
      New ports: A=1'0, B=1'1, Y=$procmux$553_Y [0]
      New connections: $procmux$553_Y [7:1] = { $procmux$553_Y [0] $procmux$553_Y [0] $procmux$553_Y [0] $procmux$553_Y [0] $procmux$553_Y [0] $procmux$553_Y [0] $procmux$553_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$544:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$544_Y
      New ports: A=1'0, B=1'1, Y=$procmux$544_Y [0]
      New connections: $procmux$544_Y [7:1] = { $procmux$544_Y [0] $procmux$544_Y [0] $procmux$544_Y [0] $procmux$544_Y [0] $procmux$544_Y [0] $procmux$544_Y [0] $procmux$544_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$535:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$535_Y
      New ports: A=1'0, B=1'1, Y=$procmux$535_Y [0]
      New connections: $procmux$535_Y [7:1] = { $procmux$535_Y [0] $procmux$535_Y [0] $procmux$535_Y [0] $procmux$535_Y [0] $procmux$535_Y [0] $procmux$535_Y [0] $procmux$535_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$526:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$526_Y
      New ports: A=1'0, B=1'1, Y=$procmux$526_Y [0]
      New connections: $procmux$526_Y [7:1] = { $procmux$526_Y [0] $procmux$526_Y [0] $procmux$526_Y [0] $procmux$526_Y [0] $procmux$526_Y [0] $procmux$526_Y [0] $procmux$526_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$517:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$517_Y
      New ports: A=1'0, B=1'1, Y=$procmux$517_Y [0]
      New connections: $procmux$517_Y [7:1] = { $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] $procmux$517_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$508:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$508_Y
      New ports: A=1'0, B=1'1, Y=$procmux$508_Y [0]
      New connections: $procmux$508_Y [7:1] = { $procmux$508_Y [0] $procmux$508_Y [0] $procmux$508_Y [0] $procmux$508_Y [0] $procmux$508_Y [0] $procmux$508_Y [0] $procmux$508_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$499:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$499_Y
      New ports: A=1'0, B=1'1, Y=$procmux$499_Y [0]
      New connections: $procmux$499_Y [7:1] = { $procmux$499_Y [0] $procmux$499_Y [0] $procmux$499_Y [0] $procmux$499_Y [0] $procmux$499_Y [0] $procmux$499_Y [0] $procmux$499_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$490:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$490_Y
      New ports: A=1'0, B=1'1, Y=$procmux$490_Y [0]
      New connections: $procmux$490_Y [7:1] = { $procmux$490_Y [0] $procmux$490_Y [0] $procmux$490_Y [0] $procmux$490_Y [0] $procmux$490_Y [0] $procmux$490_Y [0] $procmux$490_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$481:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$481_Y
      New ports: A=1'0, B=1'1, Y=$procmux$481_Y [0]
      New connections: $procmux$481_Y [7:1] = { $procmux$481_Y [0] $procmux$481_Y [0] $procmux$481_Y [0] $procmux$481_Y [0] $procmux$481_Y [0] $procmux$481_Y [0] $procmux$481_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$472:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$472_Y
      New ports: A=1'0, B=1'1, Y=$procmux$472_Y [0]
      New connections: $procmux$472_Y [7:1] = { $procmux$472_Y [0] $procmux$472_Y [0] $procmux$472_Y [0] $procmux$472_Y [0] $procmux$472_Y [0] $procmux$472_Y [0] $procmux$472_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$463:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$463_Y
      New ports: A=1'0, B=1'1, Y=$procmux$463_Y [0]
      New connections: $procmux$463_Y [7:1] = { $procmux$463_Y [0] $procmux$463_Y [0] $procmux$463_Y [0] $procmux$463_Y [0] $procmux$463_Y [0] $procmux$463_Y [0] $procmux$463_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$454:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$454_Y
      New ports: A=1'0, B=1'1, Y=$procmux$454_Y [0]
      New connections: $procmux$454_Y [7:1] = { $procmux$454_Y [0] $procmux$454_Y [0] $procmux$454_Y [0] $procmux$454_Y [0] $procmux$454_Y [0] $procmux$454_Y [0] $procmux$454_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$445:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$445_Y
      New ports: A=1'0, B=1'1, Y=$procmux$445_Y [0]
      New connections: $procmux$445_Y [7:1] = { $procmux$445_Y [0] $procmux$445_Y [0] $procmux$445_Y [0] $procmux$445_Y [0] $procmux$445_Y [0] $procmux$445_Y [0] $procmux$445_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$436:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$436_Y
      New ports: A=1'0, B=1'1, Y=$procmux$436_Y [0]
      New connections: $procmux$436_Y [7:1] = { $procmux$436_Y [0] $procmux$436_Y [0] $procmux$436_Y [0] $procmux$436_Y [0] $procmux$436_Y [0] $procmux$436_Y [0] $procmux$436_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$427:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$427_Y
      New ports: A=1'0, B=1'1, Y=$procmux$427_Y [0]
      New connections: $procmux$427_Y [7:1] = { $procmux$427_Y [0] $procmux$427_Y [0] $procmux$427_Y [0] $procmux$427_Y [0] $procmux$427_Y [0] $procmux$427_Y [0] $procmux$427_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$418:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$418_Y
      New ports: A=1'0, B=1'1, Y=$procmux$418_Y [0]
      New connections: $procmux$418_Y [7:1] = { $procmux$418_Y [0] $procmux$418_Y [0] $procmux$418_Y [0] $procmux$418_Y [0] $procmux$418_Y [0] $procmux$418_Y [0] $procmux$418_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$409:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$409_Y
      New ports: A=1'0, B=1'1, Y=$procmux$409_Y [0]
      New connections: $procmux$409_Y [7:1] = { $procmux$409_Y [0] $procmux$409_Y [0] $procmux$409_Y [0] $procmux$409_Y [0] $procmux$409_Y [0] $procmux$409_Y [0] $procmux$409_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$400:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$400_Y
      New ports: A=1'0, B=1'1, Y=$procmux$400_Y [0]
      New connections: $procmux$400_Y [7:1] = { $procmux$400_Y [0] $procmux$400_Y [0] $procmux$400_Y [0] $procmux$400_Y [0] $procmux$400_Y [0] $procmux$400_Y [0] $procmux$400_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$391:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$391_Y
      New ports: A=1'0, B=1'1, Y=$procmux$391_Y [0]
      New connections: $procmux$391_Y [7:1] = { $procmux$391_Y [0] $procmux$391_Y [0] $procmux$391_Y [0] $procmux$391_Y [0] $procmux$391_Y [0] $procmux$391_Y [0] $procmux$391_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$382:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$382_Y
      New ports: A=1'0, B=1'1, Y=$procmux$382_Y [0]
      New connections: $procmux$382_Y [7:1] = { $procmux$382_Y [0] $procmux$382_Y [0] $procmux$382_Y [0] $procmux$382_Y [0] $procmux$382_Y [0] $procmux$382_Y [0] $procmux$382_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$373:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$373_Y
      New ports: A=1'0, B=1'1, Y=$procmux$373_Y [0]
      New connections: $procmux$373_Y [7:1] = { $procmux$373_Y [0] $procmux$373_Y [0] $procmux$373_Y [0] $procmux$373_Y [0] $procmux$373_Y [0] $procmux$373_Y [0] $procmux$373_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$364:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$364_Y
      New ports: A=1'0, B=1'1, Y=$procmux$364_Y [0]
      New connections: $procmux$364_Y [7:1] = { $procmux$364_Y [0] $procmux$364_Y [0] $procmux$364_Y [0] $procmux$364_Y [0] $procmux$364_Y [0] $procmux$364_Y [0] $procmux$364_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$355:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$355_Y
      New ports: A=1'0, B=1'1, Y=$procmux$355_Y [0]
      New connections: $procmux$355_Y [7:1] = { $procmux$355_Y [0] $procmux$355_Y [0] $procmux$355_Y [0] $procmux$355_Y [0] $procmux$355_Y [0] $procmux$355_Y [0] $procmux$355_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$346:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$346_Y
      New ports: A=1'0, B=1'1, Y=$procmux$346_Y [0]
      New connections: $procmux$346_Y [7:1] = { $procmux$346_Y [0] $procmux$346_Y [0] $procmux$346_Y [0] $procmux$346_Y [0] $procmux$346_Y [0] $procmux$346_Y [0] $procmux$346_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$337:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$337_Y
      New ports: A=1'0, B=1'1, Y=$procmux$337_Y [0]
      New connections: $procmux$337_Y [7:1] = { $procmux$337_Y [0] $procmux$337_Y [0] $procmux$337_Y [0] $procmux$337_Y [0] $procmux$337_Y [0] $procmux$337_Y [0] $procmux$337_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$328:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$328_Y
      New ports: A=1'0, B=1'1, Y=$procmux$328_Y [0]
      New connections: $procmux$328_Y [7:1] = { $procmux$328_Y [0] $procmux$328_Y [0] $procmux$328_Y [0] $procmux$328_Y [0] $procmux$328_Y [0] $procmux$328_Y [0] $procmux$328_Y [0] }
  Optimizing cells in module \ram.
Performed a total of 32 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 1 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 2 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 3 on $procdff$666 ($dff) from module ram.
Setting constant 1-bit at position 4 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 5 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 6 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 7 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 8 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 9 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 10 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 11 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 12 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 13 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 14 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 15 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 16 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 17 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 18 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 19 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 20 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 21 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 22 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 23 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 24 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 25 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 26 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 27 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 28 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 29 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 30 on $procdff$666 ($dff) from module ram.
Setting constant 0-bit at position 31 on $procdff$666 ($dff) from module ram.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram..
Removed 96 unused cells and 452 unused wires.
<suppressed ~99 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~96 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== ram ===

   Number of wires:                138
   Number of wire bits:           3349
   Number of public wires:          10
   Number of public wire bits:     597
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                192
     $add                          960
     $dff                          256
     $mux                         1312

End of script. Logfile hash: 20551de126, CPU: user 0.23s system 0.00s, MEM: 16.41 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 30% 2x read_verilog (0 sec), 21% 4x opt_expr (0 sec), ...
