
`timescale 1ns / 1ns

module test;



reg  CLK;

wire [0:3]  OUT;

reg [0:3]  IN;



Design_4bit_register_schematic top(OUT[0], OUT[1], OUT[2], OUT[3], CLK
     , IN[0], IN[1], IN[2], IN[3]); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/grads/a/amiya_1/ECEN714/lab_01/cadence/4bit_register_run1/testfixture.verilog file
`include "/home/grads/a/amiya_1/ECEN714/lab_01/cadence/4bit_register_run1/testfixture.verilog"

`endif

endmodule 
