20:23:54
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 20:24:39 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v changed - recompiling
Selecting top level module Shift_Register_Elec_Config
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Synthesizing module Shift_Register_Elec_Config in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":50:9:50:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Pruning register bits 7 to 6 of counter_sr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:24:40 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:24:40 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:24:40 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:24:41 2025

###########################################################]
Pre-mapping Report

# Sat Mar 22 20:24:41 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist Shift_Register_Elec_Config

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                                                         Requested     Requested     Clock                                             Clock                   Clock
Clock                                                         Frequency     Period        Type                                              Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK                                1.0 MHz       1000.000      inferred                                          Inferred_clkgroup_0     62   
Shift_Register_Elec_Config|current_state_derived_clock[2]     1.0 MHz       1000.000      derived (from Shift_Register_Elec_Config|CLK)     Inferred_clkgroup_0     42   
clock                                                         16.0 MHz      62.500        declared                                          default_clkgroup        0    
=========================================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found inferred clock Shift_Register_Elec_Config|CLK which controls 62 sequential elements including counter_sr[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:24:41 2025

###########################################################]
Map & Optimize Report

# Sat Mar 22 20:24:41 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found counter in view:work.Shift_Register_Elec_Config(verilog) instance counter_sr[5:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":50:9:50:12|Sequential instance next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   995.53ns		  72 /        61
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":5:1:5:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock Shift_Register_Elec_Config|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 61 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               61         serial_out     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock Shift_Register_Elec_Config|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 22 20:24:42 2025
#


Top view:               Shift_Register_Elec_Config
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 991.320

                                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK     1.0 MHz       115.2 MHz     1000.000      8.680         991.320     inferred     Inferred_clkgroup_0
=======================================================================================================================================
@W: MT548 :"c:/users/raul.lora/documents/proyectotestraul/medusatesting/medusatesting/fpga1/constraint/time_constrain.sdc":12:0:12:0|Source for clock clock not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK  Shift_Register_Elec_Config|CLK  |  1000.000    991.320  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Shift_Register_Elec_Config|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival            
Instance             Reference                          Type        Pin     Net                  Time        Slack  
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[1]        0.796       991.320
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[2]        0.796       991.392
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[3]        0.796       991.423
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[0]        0.796       991.516
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[0]     0.796       991.516
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[1]     0.796       991.589
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[4]        0.796       991.620
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[5]        0.796       991.713
shift_reg[49]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[49]        0.796       995.354
shift_reg[0]         Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[0]         0.796       995.478
====================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                   Required            
Instance             Reference                          Type        Pin     Net                 Time         Slack  
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_0        999.845      991.320
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_1        999.845      991.320
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_2        999.845      991.320
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_3        999.845      991.320
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_4        999.845      991.361
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_5        999.845      991.361
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       N_35_0              999.845      991.516
shift_reg[26]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[26]     999.845      993.249
shift_reg[27]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[27]     999.845      993.249
shift_reg[28]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[28]     999.845      993.249
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.320

    Number of logic level(s):                3
    Starting point:                          counter_sr[1] / Q
    Ending point:                            counter_sr[0] / D
    The start point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C
    The end   point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
counter_sr[1]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_sr[1]              Net         -        -       1.599     -           4         
counter_sr_RNIA3F21[1]     SB_LUT4     I0       In      -         2.395       -         
counter_sr_RNIA3F21[1]     SB_LUT4     O        Out     0.661     3.056       -         
counter_sr_RNIA3F21[1]     Net         -        -       1.371     -           1         
counter_sr_RNI2J8K2[5]     SB_LUT4     I0       In      -         4.427       -         
counter_sr_RNI2J8K2[5]     SB_LUT4     O        Out     0.661     5.089       -         
N_34                       Net         -        -       1.371     -           6         
counter_sr_RNO[0]          SB_LUT4     I2       In      -         6.460       -         
counter_sr_RNO[0]          SB_LUT4     O        Out     0.558     7.018       -         
counter_sr_0               Net         -        -       1.507     -           1         
counter_sr[0]              SB_DFFR     D        In      -         8.525       -         
========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Shift_Register_Elec_Config 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        5 uses
SB_DFFR         61 uses
SB_GB           1 use
SB_LUT4         67 uses

I/O ports: 56
I/O primitives: 56
SB_GB_IO       1 use
SB_IO          55 uses

I/O Register bits:                  0
Register bits not including I/Os:   61 (0%)
Total load per clock:
   Shift_Register_Elec_Config|CLK: 1

@S |Mapping Summary:
Total  LUTs: 67 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 67 = 67 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:24:43 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
Warning: pin intb0 doesn't exist in the design netlist.ignoring the set_io command on line 6 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb1 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_out doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin1 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout1 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin ch0 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_out doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk0 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin0 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout0 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sync_50hz doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sda doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger1 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start1 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop1 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin clock doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_in doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin rst_n doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin banck_tdc doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop0 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger0 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin scl doesn't exist in the design netlist.ignoring the set_io command on line 35 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start0 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin next_sequence doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop_fpga2 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin cemf_signal doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_in doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
parse file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config...

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Shift_Register_Elec_Config

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	61
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	55
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	73
    Number of DFFs      	:	61
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	61
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	8
        CARRY Only       	:	1
        LUT with CARRY   	:	4
    LogicCells                  :	74/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	56/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.4 (sec)

Final Design Statistics
    Number of LUTs      	:	73
    Number of DFFs      	:	61
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	55
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	74/7680
    PLBs                        :	27/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	56/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Shift_Register_Elec_Config|CLK | Frequency: 195.04 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 979
used logic cells: 74
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 979
used logic cells: 74
Translating sdc file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --outdir "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc --outdir C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Shift_Register_Elec_Config
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 132 
I1212: Iteration  1 :    14 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design Shift_Register_Elec_Config
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.v" --vhdl "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\Shift_Register_Elec_Config_sbt.vhd" --lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.v
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\Shift_Register_Elec_Config_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\Shift_Register_Elec_Config_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf --report-file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\Shift_Register_Elec_Config_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 20:26:46 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v changed - recompiling
Selecting top level module Shift_Register_Elec_Config
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Synthesizing module Shift_Register_Elec_Config in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":50:9:50:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Pruning register bits 7 to 6 of counter_sr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:26:46 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:26:47 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:26:47 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:26:48 2025

###########################################################]
Pre-mapping Report

# Sat Mar 22 20:26:48 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist Shift_Register_Elec_Config

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                                                         Requested     Requested     Clock                                             Clock                   Clock
Clock                                                         Frequency     Period        Type                                              Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK                                1.0 MHz       1000.000      inferred                                          Inferred_clkgroup_0     67   
Shift_Register_Elec_Config|current_state_derived_clock[2]     1.0 MHz       1000.000      derived (from Shift_Register_Elec_Config|CLK)     Inferred_clkgroup_0     42   
clock                                                         16.0 MHz      62.500        declared                                          default_clkgroup        0    
=========================================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found inferred clock Shift_Register_Elec_Config|CLK which controls 67 sequential elements including counter_sr[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:26:48 2025

###########################################################]
Map & Optimize Report

# Sat Mar 22 20:26:48 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found counter in view:work.Shift_Register_Elec_Config(verilog) instance counter_sr[5:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":50:9:50:12|Sequential instance next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   994.13ns		  78 /        66
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":5:1:5:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT611 :|Automatically generated clock Shift_Register_Elec_Config|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 66 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               66         serial_out     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock Shift_Register_Elec_Config|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 22 20:26:49 2025
#


Top view:               Shift_Register_Elec_Config
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 991.320

                                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK     1.0 MHz       115.2 MHz     1000.000      8.680         991.320     inferred     Inferred_clkgroup_0
=======================================================================================================================================
@W: MT548 :"c:/users/raul.lora/documents/proyectotestraul/medusatesting/medusatesting/fpga1/constraint/time_constrain.sdc":12:0:12:0|Source for clock clock not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK  Shift_Register_Elec_Config|CLK  |  1000.000    991.320  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Shift_Register_Elec_Config|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival            
Instance             Reference                          Type        Pin     Net                  Time        Slack  
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[4]        0.796       991.320
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[5]        0.796       991.392
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[1]        0.796       991.413
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[3]        0.796       991.413
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[0]        0.796       991.423
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[2]        0.796       991.465
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[0]     0.796       993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[1]     0.796       993.321
shift_reg[54]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[54]        0.796       995.354
shift_reg[0]         Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[0]         0.796       995.478
====================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                     Required            
Instance             Reference                          Type        Pin     Net                   Time         Slack  
                     Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       N_35_0                999.845      991.320
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_0          999.845      991.392
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_1          999.845      991.392
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_2          999.845      991.392
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_3          999.845      991.392
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_4          999.845      991.392
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_5          999.845      991.392
serial_out           Shift_Register_Elec_Config|CLK     SB_DFFR     D       serial_out_3          999.845      993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       next_state_0_i[1]     999.845      995.282
enable_config        Shift_Register_Elec_Config|CLK     SB_DFFR     D       next_state32          999.845      995.282
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.320

    Number of logic level(s):                3
    Starting point:                          counter_sr[4] / Q
    Ending point:                            current_state[0] / D
    The start point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C
    The end   point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
counter_sr[4]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_sr[4]              Net         -        -       1.599     -           3         
counter_sr_RNI1IVM[5]      SB_LUT4     I0       In      -         2.395       -         
counter_sr_RNI1IVM[5]      SB_LUT4     O        Out     0.661     3.056       -         
counter_sre_0_2            Net         -        -       1.371     -           2         
current_state_RNO_0[0]     SB_LUT4     I2       In      -         4.427       -         
current_state_RNO_0[0]     SB_LUT4     O        Out     0.558     4.986       -         
N_118_mux                  Net         -        -       1.371     -           1         
current_state_RNO[0]       SB_LUT4     I0       In      -         6.356       -         
current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.018       -         
N_35_0                     Net         -        -       1.507     -           1         
current_state[0]           SB_DFFR     D        In      -         8.525       -         
========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Shift_Register_Elec_Config 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        5 uses
SB_DFFR         66 uses
SB_GB           1 use
SB_LUT4         73 uses

I/O ports: 61
I/O primitives: 61
SB_GB_IO       1 use
SB_IO          60 uses

I/O Register bits:                  0
Register bits not including I/Os:   66 (0%)
Total load per clock:
   Shift_Register_Elec_Config|CLK: 1

@S |Mapping Summary:
Total  LUTs: 73 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 73 = 73 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:26:49 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
Warning: pin intb0 doesn't exist in the design netlist.ignoring the set_io command on line 6 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb1 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_out doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin1 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout1 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin ch0 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_out doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk0 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin0 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout0 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sync_50hz doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sda doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger1 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start1 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop1 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin clock doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_in doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin rst_n doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin banck_tdc doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop0 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger0 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin scl doesn't exist in the design netlist.ignoring the set_io command on line 35 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start0 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin next_sequence doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop_fpga2 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin cemf_signal doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_in doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
parse file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config...

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Shift_Register_Elec_Config

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	73
    Number of DFFs      	:	66
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	60
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	79
    Number of DFFs      	:	66
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	66
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	9
        CARRY Only       	:	1
        LUT with CARRY   	:	4
    LogicCells                  :	80/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	61/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 19.3 (sec)

Final Design Statistics
    Number of LUTs      	:	79
    Number of DFFs      	:	66
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	60
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	80/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	61/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Shift_Register_Elec_Config|CLK | Frequency: 191.94 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1484
used logic cells: 80
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1484
used logic cells: 80
Translating sdc file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --outdir "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc --outdir C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Shift_Register_Elec_Config
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 144 
I1212: Iteration  1 :    20 unrouted : 0 seconds
I1212: Iteration  2 :     3 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design Shift_Register_Elec_Config
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.v" --vhdl "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\Shift_Register_Elec_Config_sbt.vhd" --lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.v
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\Shift_Register_Elec_Config_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\Shift_Register_Elec_Config_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf --report-file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\Shift_Register_Elec_Config_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 20:35:17 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v changed - recompiling
Selecting top level module Shift_Register_Elec_Config
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Synthesizing module Shift_Register_Elec_Config in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":50:9:50:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Pruning register bits 7 to 6 of counter_sr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:35:17 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:35:17 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:35:17 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:35:18 2025

###########################################################]
Pre-mapping Report

# Sat Mar 22 20:35:19 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist Shift_Register_Elec_Config

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                                                         Requested     Requested     Clock                                             Clock                   Clock
Clock                                                         Frequency     Period        Type                                              Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK                                1.0 MHz       1000.000      inferred                                          Inferred_clkgroup_0     67   
Shift_Register_Elec_Config|current_state_derived_clock[2]     1.0 MHz       1000.000      derived (from Shift_Register_Elec_Config|CLK)     Inferred_clkgroup_0     42   
clock                                                         16.0 MHz      62.500        declared                                          default_clkgroup        0    
=========================================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found inferred clock Shift_Register_Elec_Config|CLK which controls 67 sequential elements including counter_sr[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:35:19 2025

###########################################################]
Map & Optimize Report

# Sat Mar 22 20:35:19 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found counter in view:work.Shift_Register_Elec_Config(verilog) instance counter_sr[5:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":50:9:50:12|Sequential instance next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   994.13ns		  78 /        66
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":5:1:5:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT611 :|Automatically generated clock Shift_Register_Elec_Config|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 66 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               66         serial_out     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock Shift_Register_Elec_Config|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 22 20:35:20 2025
#


Top view:               Shift_Register_Elec_Config
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 991.320

                                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK     1.0 MHz       115.2 MHz     1000.000      8.680         991.320     inferred     Inferred_clkgroup_0
=======================================================================================================================================
@W: MT548 :"c:/users/raul.lora/documents/proyectotestraul/medusatesting/medusatesting/fpga1/constraint/time_constrain.sdc":12:0:12:0|Source for clock clock not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK  Shift_Register_Elec_Config|CLK  |  1000.000    991.320  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Shift_Register_Elec_Config|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival            
Instance             Reference                          Type        Pin     Net                  Time        Slack  
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[4]        0.796       991.320
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[5]        0.796       991.392
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[1]        0.796       991.413
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[3]        0.796       991.413
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[0]        0.796       991.423
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[2]        0.796       991.465
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[0]     0.796       993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[1]     0.796       993.321
shift_reg[54]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[54]        0.796       995.354
shift_reg[0]         Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[0]         0.796       995.478
====================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                     Required            
Instance             Reference                          Type        Pin     Net                   Time         Slack  
                     Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       N_35_0                999.845      991.320
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_0          999.845      991.392
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_1          999.845      991.392
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_2          999.845      991.392
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_3          999.845      991.392
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_4          999.845      991.392
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_5          999.845      991.392
serial_out           Shift_Register_Elec_Config|CLK     SB_DFFR     D       serial_out_3          999.845      993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       next_state_0_i[1]     999.845      995.282
enable_config        Shift_Register_Elec_Config|CLK     SB_DFFR     D       next_state32          999.845      995.282
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.320

    Number of logic level(s):                3
    Starting point:                          counter_sr[4] / Q
    Ending point:                            current_state[0] / D
    The start point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C
    The end   point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
counter_sr[4]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_sr[4]              Net         -        -       1.599     -           3         
counter_sr_RNI1IVM[5]      SB_LUT4     I0       In      -         2.395       -         
counter_sr_RNI1IVM[5]      SB_LUT4     O        Out     0.661     3.056       -         
counter_sre_0_2            Net         -        -       1.371     -           2         
current_state_RNO_0[0]     SB_LUT4     I2       In      -         4.427       -         
current_state_RNO_0[0]     SB_LUT4     O        Out     0.558     4.986       -         
N_118_mux                  Net         -        -       1.371     -           1         
current_state_RNO[0]       SB_LUT4     I0       In      -         6.356       -         
current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.018       -         
N_35_0                     Net         -        -       1.507     -           1         
current_state[0]           SB_DFFR     D        In      -         8.525       -         
========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Shift_Register_Elec_Config 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        5 uses
SB_DFFR         66 uses
SB_GB           1 use
SB_LUT4         73 uses

I/O ports: 61
I/O primitives: 61
SB_GB_IO       1 use
SB_IO          60 uses

I/O Register bits:                  0
Register bits not including I/Os:   66 (0%)
Total load per clock:
   Shift_Register_Elec_Config|CLK: 1

@S |Mapping Summary:
Total  LUTs: 73 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 73 = 73 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:35:20 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
Warning: pin intb0 doesn't exist in the design netlist.ignoring the set_io command on line 6 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb1 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_out doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin1 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout1 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin ch0 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_out doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk0 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin0 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout0 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sync_50hz doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sda doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger1 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start1 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop1 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin clock doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_in doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin rst_n doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin banck_tdc doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop0 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger0 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin scl doesn't exist in the design netlist.ignoring the set_io command on line 35 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start0 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin next_sequence doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop_fpga2 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin cemf_signal doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_in doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
parse file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config...

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Shift_Register_Elec_Config

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	73
    Number of DFFs      	:	66
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	60
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	79
    Number of DFFs      	:	66
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	66
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	9
        CARRY Only       	:	1
        LUT with CARRY   	:	4
    LogicCells                  :	80/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	61/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 18.6 (sec)

Final Design Statistics
    Number of LUTs      	:	79
    Number of DFFs      	:	66
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	60
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	80/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	61/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Shift_Register_Elec_Config|CLK | Frequency: 191.94 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 19.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1484
used logic cells: 80
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1484
used logic cells: 80
Translating sdc file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --outdir "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc --outdir C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Shift_Register_Elec_Config
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 144 
I1212: Iteration  1 :    20 unrouted : 1 seconds
I1212: Iteration  2 :     3 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design Shift_Register_Elec_Config
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.v" --vhdl "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\Shift_Register_Elec_Config_sbt.vhd" --lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.v
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\Shift_Register_Elec_Config_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\Shift_Register_Elec_Config_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf --report-file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\Shift_Register_Elec_Config_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 20:40:44 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v changed - recompiling
Selecting top level module Shift_Register_Elec_Config
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Synthesizing module Shift_Register_Elec_Config in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":50:9:50:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Pruning register bits 7 to 6 of counter_sr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:40:45 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:40:45 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:40:45 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:40:46 2025

###########################################################]
Pre-mapping Report

# Sat Mar 22 20:40:46 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist Shift_Register_Elec_Config

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                                                         Requested     Requested     Clock                                             Clock                   Clock
Clock                                                         Frequency     Period        Type                                              Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK                                1.0 MHz       1000.000      inferred                                          Inferred_clkgroup_0     67   
Shift_Register_Elec_Config|current_state_derived_clock[2]     1.0 MHz       1000.000      derived (from Shift_Register_Elec_Config|CLK)     Inferred_clkgroup_0     42   
clock                                                         16.0 MHz      62.500        declared                                          default_clkgroup        0    
=========================================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found inferred clock Shift_Register_Elec_Config|CLK which controls 67 sequential elements including counter_sr[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:40:46 2025

###########################################################]
Map & Optimize Report

# Sat Mar 22 20:40:46 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found counter in view:work.Shift_Register_Elec_Config(verilog) instance counter_sr[5:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":50:9:50:12|Sequential instance next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   994.13ns		  78 /        66
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":5:1:5:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT611 :|Automatically generated clock Shift_Register_Elec_Config|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 66 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               66         serial_out     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock Shift_Register_Elec_Config|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 22 20:40:47 2025
#


Top view:               Shift_Register_Elec_Config
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 991.320

                                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK     1.0 MHz       115.2 MHz     1000.000      8.680         991.320     inferred     Inferred_clkgroup_0
=======================================================================================================================================
@W: MT548 :"c:/users/raul.lora/documents/proyectotestraul/medusatesting/medusatesting/fpga1/constraint/time_constrain.sdc":12:0:12:0|Source for clock clock not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK  Shift_Register_Elec_Config|CLK  |  1000.000    991.320  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Shift_Register_Elec_Config|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival            
Instance             Reference                          Type        Pin     Net                  Time        Slack  
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[4]        0.796       991.320
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[5]        0.796       991.392
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[1]        0.796       991.413
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[3]        0.796       991.413
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[0]        0.796       991.423
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[2]        0.796       991.465
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[0]     0.796       993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[1]     0.796       993.321
shift_reg[54]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[54]        0.796       995.354
shift_reg[0]         Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[0]         0.796       995.478
====================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                     Required            
Instance             Reference                          Type        Pin     Net                   Time         Slack  
                     Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       N_35_0                999.845      991.320
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_0          999.845      991.392
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_1          999.845      991.392
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_2          999.845      991.392
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_3          999.845      991.392
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_4          999.845      991.392
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_5          999.845      991.392
serial_out           Shift_Register_Elec_Config|CLK     SB_DFFR     D       serial_out_3          999.845      993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       next_state_0_i[1]     999.845      995.282
enable_config        Shift_Register_Elec_Config|CLK     SB_DFFR     D       next_state32          999.845      995.282
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.320

    Number of logic level(s):                3
    Starting point:                          counter_sr[4] / Q
    Ending point:                            current_state[0] / D
    The start point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C
    The end   point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
counter_sr[4]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_sr[4]              Net         -        -       1.599     -           3         
counter_sr_RNI1IVM[5]      SB_LUT4     I0       In      -         2.395       -         
counter_sr_RNI1IVM[5]      SB_LUT4     O        Out     0.661     3.056       -         
counter_sre_0_2            Net         -        -       1.371     -           2         
current_state_RNO_0[0]     SB_LUT4     I2       In      -         4.427       -         
current_state_RNO_0[0]     SB_LUT4     O        Out     0.558     4.986       -         
N_118_mux                  Net         -        -       1.371     -           1         
current_state_RNO[0]       SB_LUT4     I0       In      -         6.356       -         
current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.018       -         
N_35_0                     Net         -        -       1.507     -           1         
current_state[0]           SB_DFFR     D        In      -         8.525       -         
========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Shift_Register_Elec_Config 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        5 uses
SB_DFFR         66 uses
SB_GB           1 use
SB_LUT4         73 uses

I/O ports: 61
I/O primitives: 61
SB_GB_IO       1 use
SB_IO          60 uses

I/O Register bits:                  0
Register bits not including I/Os:   66 (0%)
Total load per clock:
   Shift_Register_Elec_Config|CLK: 1

@S |Mapping Summary:
Total  LUTs: 73 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 73 = 73 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:40:47 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
Warning: pin intb0 doesn't exist in the design netlist.ignoring the set_io command on line 6 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb1 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_out doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin1 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout1 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin ch0 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_out doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk0 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin0 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout0 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sync_50hz doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sda doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger1 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start1 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop1 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin clock doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_in doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin rst_n doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin banck_tdc doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop0 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger0 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin scl doesn't exist in the design netlist.ignoring the set_io command on line 35 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start0 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin next_sequence doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop_fpga2 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin cemf_signal doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_in doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
parse file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config...

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Shift_Register_Elec_Config

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	73
    Number of DFFs      	:	66
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	60
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	79
    Number of DFFs      	:	66
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	66
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	9
        CARRY Only       	:	1
        LUT with CARRY   	:	4
    LogicCells                  :	80/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	61/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 18.5 (sec)

Final Design Statistics
    Number of LUTs      	:	79
    Number of DFFs      	:	66
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	60
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	80/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	61/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Shift_Register_Elec_Config|CLK | Frequency: 191.94 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 19.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1484
used logic cells: 80
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1484
used logic cells: 80
Translating sdc file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --outdir "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc --outdir C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Shift_Register_Elec_Config
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 144 
I1212: Iteration  1 :    20 unrouted : 1 seconds
I1212: Iteration  2 :     3 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design Shift_Register_Elec_Config
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.v" --vhdl "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\Shift_Register_Elec_Config_sbt.vhd" --lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.v
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\Shift_Register_Elec_Config_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\Shift_Register_Elec_Config_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf --report-file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\Shift_Register_Elec_Config_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name Shift_Register_Elec_Config
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 20:43:07 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module Shift_Register_Elec_Config
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Synthesizing module Shift_Register_Elec_Config in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":50:9:50:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Pruning register bits 7 to 6 of counter_sr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:43:07 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:43:07 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:43:07 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:43:08 2025

###########################################################]
Pre-mapping Report

# Sat Mar 22 20:43:08 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist Shift_Register_Elec_Config

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                                                         Requested     Requested     Clock                                             Clock                   Clock
Clock                                                         Frequency     Period        Type                                              Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK                                1.0 MHz       1000.000      inferred                                          Inferred_clkgroup_0     67   
Shift_Register_Elec_Config|current_state_derived_clock[2]     1.0 MHz       1000.000      derived (from Shift_Register_Elec_Config|CLK)     Inferred_clkgroup_0     42   
clock                                                         16.0 MHz      62.500        declared                                          default_clkgroup        0    
=========================================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found inferred clock Shift_Register_Elec_Config|CLK which controls 67 sequential elements including counter_sr[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:43:09 2025

###########################################################]
Map & Optimize Report

# Sat Mar 22 20:43:09 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found counter in view:work.Shift_Register_Elec_Config(verilog) instance counter_sr[5:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":50:9:50:12|Sequential instance next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   994.13ns		  78 /        66
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":5:1:5:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT611 :|Automatically generated clock Shift_Register_Elec_Config|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 66 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               66         serial_out     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock Shift_Register_Elec_Config|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 22 20:43:10 2025
#


Top view:               Shift_Register_Elec_Config
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 991.320

                                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK     1.0 MHz       115.2 MHz     1000.000      8.680         991.320     inferred     Inferred_clkgroup_0
=======================================================================================================================================
@W: MT548 :"c:/users/raul.lora/documents/proyectotestraul/medusatesting/medusatesting/fpga1/constraint/time_constrain.sdc":12:0:12:0|Source for clock clock not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK  Shift_Register_Elec_Config|CLK  |  1000.000    991.320  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Shift_Register_Elec_Config|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival            
Instance             Reference                          Type        Pin     Net                  Time        Slack  
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[4]        0.796       991.320
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[5]        0.796       991.392
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[1]        0.796       991.413
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[3]        0.796       991.413
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[0]        0.796       991.423
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[2]        0.796       991.465
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[0]     0.796       993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[1]     0.796       993.321
shift_reg[54]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[54]        0.796       995.354
shift_reg[0]         Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[0]         0.796       995.478
====================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                     Required            
Instance             Reference                          Type        Pin     Net                   Time         Slack  
                     Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       N_35_0                999.845      991.320
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_0          999.845      991.392
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_1          999.845      991.392
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_2          999.845      991.392
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_3          999.845      991.392
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_4          999.845      991.392
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_5          999.845      991.392
serial_out           Shift_Register_Elec_Config|CLK     SB_DFFR     D       serial_out_3          999.845      993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       next_state_0_i[1]     999.845      995.282
enable_config        Shift_Register_Elec_Config|CLK     SB_DFFR     D       next_state32          999.845      995.282
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.320

    Number of logic level(s):                3
    Starting point:                          counter_sr[4] / Q
    Ending point:                            current_state[0] / D
    The start point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C
    The end   point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
counter_sr[4]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_sr[4]              Net         -        -       1.599     -           3         
counter_sr_RNI1IVM[5]      SB_LUT4     I0       In      -         2.395       -         
counter_sr_RNI1IVM[5]      SB_LUT4     O        Out     0.661     3.056       -         
counter_sre_0_2            Net         -        -       1.371     -           2         
current_state_RNO_0[0]     SB_LUT4     I2       In      -         4.427       -         
current_state_RNO_0[0]     SB_LUT4     O        Out     0.558     4.986       -         
N_118_mux                  Net         -        -       1.371     -           1         
current_state_RNO[0]       SB_LUT4     I0       In      -         6.356       -         
current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.018       -         
N_35_0                     Net         -        -       1.507     -           1         
current_state[0]           SB_DFFR     D        In      -         8.525       -         
========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Shift_Register_Elec_Config 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        5 uses
SB_DFFR         66 uses
SB_GB           1 use
SB_LUT4         73 uses

I/O ports: 61
I/O primitives: 61
SB_GB_IO       1 use
SB_IO          60 uses

I/O Register bits:                  0
Register bits not including I/Os:   66 (0%)
Total load per clock:
   Shift_Register_Elec_Config|CLK: 1

@S |Mapping Summary:
Total  LUTs: 73 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 73 = 73 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:43:10 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
Warning: pin intb0 doesn't exist in the design netlist.ignoring the set_io command on line 6 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb1 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_out doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin1 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout1 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin ch0 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_out doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk0 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin0 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout0 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sync_50hz doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sda doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger1 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start1 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop1 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin clock doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_in doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin rst_n doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin banck_tdc doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop0 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger0 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin scl doesn't exist in the design netlist.ignoring the set_io command on line 35 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start0 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin next_sequence doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop_fpga2 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin cemf_signal doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_in doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
parse file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config...

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Shift_Register_Elec_Config

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	73
    Number of DFFs      	:	66
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	60
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	79
    Number of DFFs      	:	66
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	66
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	9
        CARRY Only       	:	1
        LUT with CARRY   	:	4
    LogicCells                  :	80/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	61/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 19.4 (sec)

Final Design Statistics
    Number of LUTs      	:	79
    Number of DFFs      	:	66
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	60
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	80/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	61/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Shift_Register_Elec_Config|CLK | Frequency: 191.94 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1484
used logic cells: 80
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1484
used logic cells: 80
Translating sdc file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --outdir "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc --outdir C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Shift_Register_Elec_Config
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 144 
I1212: Iteration  1 :    20 unrouted : 1 seconds
I1212: Iteration  2 :     3 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design Shift_Register_Elec_Config
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.v" --vhdl "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\Shift_Register_Elec_Config_sbt.vhd" --lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.v
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\Shift_Register_Elec_Config_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\Shift_Register_Elec_Config_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf --report-file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\Shift_Register_Elec_Config_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 20:45:36 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v changed - recompiling
Selecting top level module Shift_Register_Elec_Config
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Synthesizing module Shift_Register_Elec_Config in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":50:9:50:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Pruning register bits 7 to 6 of counter_sr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:45:36 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:45:36 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:45:36 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:45:37 2025

###########################################################]
Pre-mapping Report

# Sat Mar 22 20:45:37 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist Shift_Register_Elec_Config

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                                                         Requested     Requested     Clock                                             Clock                   Clock
Clock                                                         Frequency     Period        Type                                              Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK                                1.0 MHz       1000.000      inferred                                          Inferred_clkgroup_0     67   
Shift_Register_Elec_Config|current_state_derived_clock[2]     1.0 MHz       1000.000      derived (from Shift_Register_Elec_Config|CLK)     Inferred_clkgroup_0     42   
clock                                                         16.0 MHz      62.500        declared                                          default_clkgroup        0    
=========================================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found inferred clock Shift_Register_Elec_Config|CLK which controls 67 sequential elements including counter_sr[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:45:37 2025

###########################################################]
Map & Optimize Report

# Sat Mar 22 20:45:38 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found counter in view:work.Shift_Register_Elec_Config(verilog) instance counter_sr[5:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":50:9:50:12|Sequential instance next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   994.13ns		  78 /        66
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":5:1:5:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT611 :|Automatically generated clock Shift_Register_Elec_Config|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 66 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               66         serial_out     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock Shift_Register_Elec_Config|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 22 20:45:39 2025
#


Top view:               Shift_Register_Elec_Config
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 991.320

                                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK     1.0 MHz       115.2 MHz     1000.000      8.680         991.320     inferred     Inferred_clkgroup_0
=======================================================================================================================================
@W: MT548 :"c:/users/raul.lora/documents/proyectotestraul/medusatesting/medusatesting/fpga1/constraint/time_constrain.sdc":12:0:12:0|Source for clock clock not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK  Shift_Register_Elec_Config|CLK  |  1000.000    991.320  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Shift_Register_Elec_Config|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival            
Instance             Reference                          Type        Pin     Net                  Time        Slack  
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[4]        0.796       991.320
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[5]        0.796       991.392
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[1]        0.796       991.413
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[3]        0.796       991.413
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[0]        0.796       991.423
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[2]        0.796       991.465
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[0]     0.796       993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[1]     0.796       993.321
shift_reg[54]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[54]        0.796       995.354
shift_reg[0]         Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[0]         0.796       995.478
====================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                     Required            
Instance             Reference                          Type        Pin     Net                   Time         Slack  
                     Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       N_35_0                999.845      991.320
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_0          999.845      991.392
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_1          999.845      991.392
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_2          999.845      991.392
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_3          999.845      991.392
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_4          999.845      991.392
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_5          999.845      991.392
serial_out           Shift_Register_Elec_Config|CLK     SB_DFFR     D       serial_out_3          999.845      993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       next_state_0_i[1]     999.845      995.282
enable_config        Shift_Register_Elec_Config|CLK     SB_DFFR     D       next_state32          999.845      995.282
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.320

    Number of logic level(s):                3
    Starting point:                          counter_sr[4] / Q
    Ending point:                            current_state[0] / D
    The start point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C
    The end   point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
counter_sr[4]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_sr[4]              Net         -        -       1.599     -           3         
counter_sr_RNI1IVM[5]      SB_LUT4     I0       In      -         2.395       -         
counter_sr_RNI1IVM[5]      SB_LUT4     O        Out     0.661     3.056       -         
counter_sre_0_2            Net         -        -       1.371     -           2         
current_state_RNO_0[0]     SB_LUT4     I2       In      -         4.427       -         
current_state_RNO_0[0]     SB_LUT4     O        Out     0.558     4.986       -         
N_118_mux                  Net         -        -       1.371     -           1         
current_state_RNO[0]       SB_LUT4     I0       In      -         6.356       -         
current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.018       -         
N_35_0                     Net         -        -       1.507     -           1         
current_state[0]           SB_DFFR     D        In      -         8.525       -         
========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Shift_Register_Elec_Config 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        5 uses
SB_DFFR         66 uses
SB_GB           1 use
SB_LUT4         73 uses

I/O ports: 61
I/O primitives: 61
SB_GB_IO       1 use
SB_IO          60 uses

I/O Register bits:                  0
Register bits not including I/Os:   66 (0%)
Total load per clock:
   Shift_Register_Elec_Config|CLK: 1

@S |Mapping Summary:
Total  LUTs: 73 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 73 = 73 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:45:39 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
Warning: pin intb0 doesn't exist in the design netlist.ignoring the set_io command on line 6 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb1 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_out doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin1 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout1 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin ch0 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_out doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk0 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin0 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout0 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sync_50hz doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sda doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger1 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start1 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop1 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin clock doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_in doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin rst_n doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin banck_tdc doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop0 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger0 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin scl doesn't exist in the design netlist.ignoring the set_io command on line 35 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start0 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin next_sequence doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop_fpga2 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin cemf_signal doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_in doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
parse file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config...

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Shift_Register_Elec_Config

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	73
    Number of DFFs      	:	66
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	60
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	79
    Number of DFFs      	:	66
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	66
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	9
        CARRY Only       	:	1
        LUT with CARRY   	:	4
    LogicCells                  :	80/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	61/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 18.5 (sec)

Final Design Statistics
    Number of LUTs      	:	79
    Number of DFFs      	:	66
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	60
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	80/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	61/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Shift_Register_Elec_Config|CLK | Frequency: 191.94 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 19.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1484
used logic cells: 80
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1484
used logic cells: 80
Translating sdc file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --outdir "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc --outdir C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Shift_Register_Elec_Config
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 144 
I1212: Iteration  1 :    20 unrouted : 1 seconds
I1212: Iteration  2 :     3 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design Shift_Register_Elec_Config
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.v" --vhdl "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\Shift_Register_Elec_Config_sbt.vhd" --lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.v
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\Shift_Register_Elec_Config_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\Shift_Register_Elec_Config_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf --report-file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\Shift_Register_Elec_Config_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 20:48:19 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v changed - recompiling
Selecting top level module Shift_Register_Elec_Config
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Synthesizing module Shift_Register_Elec_Config in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":50:9:50:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Pruning register bits 7 to 6 of counter_sr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:48:19 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:48:20 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:48:20 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:48:21 2025

###########################################################]
Pre-mapping Report

# Sat Mar 22 20:48:21 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist Shift_Register_Elec_Config

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                                                         Requested     Requested     Clock                                             Clock                   Clock
Clock                                                         Frequency     Period        Type                                              Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK                                1.0 MHz       1000.000      inferred                                          Inferred_clkgroup_0     67   
Shift_Register_Elec_Config|current_state_derived_clock[2]     1.0 MHz       1000.000      derived (from Shift_Register_Elec_Config|CLK)     Inferred_clkgroup_0     42   
clock                                                         16.0 MHz      62.500        declared                                          default_clkgroup        0    
=========================================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found inferred clock Shift_Register_Elec_Config|CLK which controls 67 sequential elements including counter_sr[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:48:21 2025

###########################################################]
Map & Optimize Report

# Sat Mar 22 20:48:21 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found counter in view:work.Shift_Register_Elec_Config(verilog) instance counter_sr[5:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":50:9:50:12|Sequential instance next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   994.13ns		  78 /        66
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":5:1:5:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT611 :|Automatically generated clock Shift_Register_Elec_Config|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 66 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               66         serial_out     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock Shift_Register_Elec_Config|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 22 20:48:22 2025
#


Top view:               Shift_Register_Elec_Config
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 991.320

                                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK     1.0 MHz       115.2 MHz     1000.000      8.680         991.320     inferred     Inferred_clkgroup_0
=======================================================================================================================================
@W: MT548 :"c:/users/raul.lora/documents/proyectotestraul/medusatesting/medusatesting/fpga1/constraint/time_constrain.sdc":12:0:12:0|Source for clock clock not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK  Shift_Register_Elec_Config|CLK  |  1000.000    991.320  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Shift_Register_Elec_Config|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival            
Instance             Reference                          Type        Pin     Net                  Time        Slack  
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[4]        0.796       991.320
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[5]        0.796       991.392
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[1]        0.796       991.413
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[3]        0.796       991.413
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[0]        0.796       991.423
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[2]        0.796       991.465
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[0]     0.796       993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[1]     0.796       993.321
shift_reg[54]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[54]        0.796       995.354
shift_reg[0]         Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[0]         0.796       995.478
====================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                     Required            
Instance             Reference                          Type        Pin     Net                   Time         Slack  
                     Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       N_35_0                999.845      991.320
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_0          999.845      991.392
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_1          999.845      991.392
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_2          999.845      991.392
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_3          999.845      991.392
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_4          999.845      991.392
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_5          999.845      991.392
serial_out           Shift_Register_Elec_Config|CLK     SB_DFFR     D       serial_out_3          999.845      993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       next_state_0_i[1]     999.845      995.282
enable_config        Shift_Register_Elec_Config|CLK     SB_DFFR     D       next_state32          999.845      995.282
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.320

    Number of logic level(s):                3
    Starting point:                          counter_sr[4] / Q
    Ending point:                            current_state[0] / D
    The start point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C
    The end   point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
counter_sr[4]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_sr[4]              Net         -        -       1.599     -           3         
counter_sr_RNI1IVM[5]      SB_LUT4     I0       In      -         2.395       -         
counter_sr_RNI1IVM[5]      SB_LUT4     O        Out     0.661     3.056       -         
counter_sre_0_2            Net         -        -       1.371     -           2         
current_state_RNO_0[0]     SB_LUT4     I2       In      -         4.427       -         
current_state_RNO_0[0]     SB_LUT4     O        Out     0.558     4.986       -         
N_118_mux                  Net         -        -       1.371     -           1         
current_state_RNO[0]       SB_LUT4     I0       In      -         6.356       -         
current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.018       -         
N_35_0                     Net         -        -       1.507     -           1         
current_state[0]           SB_DFFR     D        In      -         8.525       -         
========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Shift_Register_Elec_Config 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        5 uses
SB_DFFR         66 uses
SB_GB           1 use
SB_LUT4         73 uses

I/O ports: 61
I/O primitives: 61
SB_GB_IO       1 use
SB_IO          60 uses

I/O Register bits:                  0
Register bits not including I/Os:   66 (0%)
Total load per clock:
   Shift_Register_Elec_Config|CLK: 1

@S |Mapping Summary:
Total  LUTs: 73 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 73 = 73 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:48:22 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
Warning: pin intb0 doesn't exist in the design netlist.ignoring the set_io command on line 6 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb1 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_out doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin1 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout1 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin ch0 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_out doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk0 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin0 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout0 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sync_50hz doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sda doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger1 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start1 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop1 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin clock doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_in doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin rst_n doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin banck_tdc doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop0 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger0 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin scl doesn't exist in the design netlist.ignoring the set_io command on line 35 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start0 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin next_sequence doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop_fpga2 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin cemf_signal doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_in doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
parse file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config...

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Shift_Register_Elec_Config

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	73
    Number of DFFs      	:	66
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	60
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	79
    Number of DFFs      	:	66
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	66
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	9
        CARRY Only       	:	1
        LUT with CARRY   	:	4
    LogicCells                  :	80/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	61/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.4 (sec)

Final Design Statistics
    Number of LUTs      	:	79
    Number of DFFs      	:	66
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	60
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	80/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	61/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Shift_Register_Elec_Config|CLK | Frequency: 191.94 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 21.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1484
used logic cells: 80
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1484
used logic cells: 80
Translating sdc file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --outdir "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc --outdir C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Shift_Register_Elec_Config
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 144 
I1212: Iteration  1 :    20 unrouted : 1 seconds
I1212: Iteration  2 :     3 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design Shift_Register_Elec_Config
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.v" --vhdl "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\Shift_Register_Elec_Config_sbt.vhd" --lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.v
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\Shift_Register_Elec_Config_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\Shift_Register_Elec_Config_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf --report-file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\Shift_Register_Elec_Config_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name Shift_Register_Elec_Config
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 20:49:39 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module cemf_module_64ch_main
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":1:7:1:34|Synthesizing module cemf_module_64ch_fsm_average in library work.

@W: CG296 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":210:9:243:2|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":271:16:271:26|Referenced variable c_cntrl_tdc is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":269:18:269:30|Referenced variable c_elec_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":519:5:519:6|Referenced variable sr_finish is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":428:25:428:37|Referenced variable prdata_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":653:21:653:37|Referenced variable cemf_cycles_total is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":262:12:262:18|Referenced variable c_frame is not in sensitivity list.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Latch generated from always block for signal enable_sr_out; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|All reachable assignments to electrode_config[54:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Latch generated from always block for signal time_out[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Latch generated from always block for signal delay_cemf[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Latch generated from always block for signal cemf_cycles[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Latch generated from always block for signal deter_time[21:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Latch generated from always block for signal seq[6:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Latch generated from always block for signal sync_config; possible missing assignment in an if or case statement.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[32] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[33] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[34] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[35] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[36] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[37] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[38] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[39] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[40] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[41] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[42] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[43] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[44] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[45] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[46] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[47] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[48] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[49] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[50] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[51] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[52] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[53] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[54] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Pruning unused register c_elec_config[54:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":1:7:1:18|Synthesizing module tdc_spi_conf in library work.

@W: CG296 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":113:10:116:2|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":150:12:150:22|Referenced variable data_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":196:12:196:25|Referenced variable data_coarseovf is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":242:12:242:25|Referenced variable data_clkctrovf is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":288:12:288:27|Referenced variable data_clkstopmask is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":334:12:334:26|Referenced variable data_interrupts is not in sensitivity list.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":134:2:134:5|Latch generated from always block for signal data[23:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":1:7:1:16|Synthesizing module tdc_spi_op in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":40:5:40:7|Removing wire sck, as there is no assignment to it.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 0 of ser_data[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":1:7:1:18|Synthesizing module tdc_spi_read in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":87:19:87:28|Removing redundant assignment.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":65:5:65:7|Removing wire sck, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v":1:7:1:13|Synthesizing module tdc_spi in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":1:7:1:13|Synthesizing module spi_top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:5:53:14|Removing wire pwrite_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:17:53:24|Removing wire psel_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:27:53:37|Removing wire penable_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":54:11:54:18|Removing wire addr_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":55:12:55:21|Removing wire pwdata_reg, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v":1:7:1:13|Synthesizing module mux_tdc in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":1:7:1:16|Synthesizing module ram_module in library work.

@N: CL134 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":32:0:32:5|Found RAM mem, depth=64, width=32
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[31]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[30]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[29]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[28]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[27]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[26]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[25]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[24]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[23]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[22]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[21]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[20]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[19]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[18]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[17]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[16]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[7]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":1:7:1:20|Synthesizing module ram_module_top in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":1:7:1:23|Synthesizing module I2C_Register_read in library work.

	ADDR=16'b0000000000000000
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_read_0_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":1:7:1:23|Synthesizing module I2C_Register_read in library work.

	ADDR=16'b0000000000000001
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_read_1_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v":1:7:1:22|Synthesizing module I2C_Register_sys in library work.

	ADDR=16'b0000000000000010
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_sys_2_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000011
	DATA=32'b00000000110000001000001001000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_3_12616256_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000100
	DATA=32'b00000000110001001111111111111111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_4_12910591_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000101
	DATA=32'b00000000110001101111111111111111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_5_13041663_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000110
	DATA=32'b00000000110010000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_6_13107200_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000111
	DATA=32'b00000000110000100000000000000111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_7_12713991_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":2:7:2:30|Synthesizing module top_cemf_module_64ch_reg in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":159:18:159:28|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":179:18:179:31|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":198:18:198:31|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":218:18:218:33|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":237:18:237:32|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":1:7:1:27|Synthesizing module cemf_module_64ch_ctrl in library work.

@E: CS160 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":43:2:43:14|Bad or missing port direction for 'enable_sr_out'
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:49:39 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:49:39 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 20:52:33 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@E: CG501 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":91:0:91:2|Expecting delimiter: , or ; or )
@E: CG342 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":120:3:120:9|Expecting target variable, found cemf_in -- possible misspelling
@E: CS187 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":297:0:297:8|Expecting endmodule
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:52:33 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:52:33 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 20:53:08 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
Verilog syntax check successful!
Selecting top level module cemf_module_64ch_main
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":1:7:1:34|Synthesizing module cemf_module_64ch_fsm_average in library work.

@W: CG296 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":210:9:243:2|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":271:16:271:26|Referenced variable c_cntrl_tdc is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":269:18:269:30|Referenced variable c_elec_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":519:5:519:6|Referenced variable sr_finish is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":428:25:428:37|Referenced variable prdata_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":653:21:653:37|Referenced variable cemf_cycles_total is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":262:12:262:18|Referenced variable c_frame is not in sensitivity list.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Latch generated from always block for signal enable_sr_out; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|All reachable assignments to electrode_config[54:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Latch generated from always block for signal time_out[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Latch generated from always block for signal delay_cemf[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Latch generated from always block for signal cemf_cycles[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Latch generated from always block for signal deter_time[21:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Latch generated from always block for signal seq[6:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Latch generated from always block for signal sync_config; possible missing assignment in an if or case statement.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[32] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[33] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[34] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[35] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[36] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[37] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[38] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[39] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[40] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[41] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[42] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[43] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[44] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[45] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[46] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[47] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[48] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[49] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[50] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[51] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[52] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[53] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Optimizing register bit c_elec_config[54] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Pruning unused register c_elec_config[54:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":1:7:1:18|Synthesizing module tdc_spi_conf in library work.

@W: CG296 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":113:10:116:2|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":150:12:150:22|Referenced variable data_config is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":196:12:196:25|Referenced variable data_coarseovf is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":242:12:242:25|Referenced variable data_clkctrovf is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":288:12:288:27|Referenced variable data_clkstopmask is not in sensitivity list.
@W: CG290 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":334:12:334:26|Referenced variable data_interrupts is not in sensitivity list.
@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":134:2:134:5|Latch generated from always block for signal data[23:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":1:7:1:16|Synthesizing module tdc_spi_op in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":40:5:40:7|Removing wire sck, as there is no assignment to it.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 0 of ser_data[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":1:7:1:18|Synthesizing module tdc_spi_read in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":87:19:87:28|Removing redundant assignment.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":65:5:65:7|Removing wire sck, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v":1:7:1:13|Synthesizing module tdc_spi in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":1:7:1:13|Synthesizing module spi_top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:5:53:14|Removing wire pwrite_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:17:53:24|Removing wire psel_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":53:27:53:37|Removing wire penable_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":54:11:54:18|Removing wire addr_reg, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v":55:12:55:21|Removing wire pwdata_reg, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v":1:7:1:13|Synthesizing module mux_tdc in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":1:7:1:16|Synthesizing module ram_module in library work.

@N: CL134 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":32:0:32:5|Found RAM mem, depth=64, width=32
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[31]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[30]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[29]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[28]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[27]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[26]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[25]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[24]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[23]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[22]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[21]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[20]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[19]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[18]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[17]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[16]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[15]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[14]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[13]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[12]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[11]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[10]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[9]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[8]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[7]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":38:0:38:5|Pruning unused register rdata_cl[0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v":40:6:40:33|Sharing sequential element rdata_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":1:7:1:20|Synthesizing module ram_module_top in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":1:7:1:23|Synthesizing module I2C_Register_read in library work.

	ADDR=16'b0000000000000000
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_read_0_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":1:7:1:23|Synthesizing module I2C_Register_read in library work.

	ADDR=16'b0000000000000001
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_read_1_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v":1:7:1:22|Synthesizing module I2C_Register_sys in library work.

	ADDR=16'b0000000000000010
	DATA=32'b00000000000000000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_sys_2_0_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000011
	DATA=32'b00000000110000001000001001000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_3_12616256_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000100
	DATA=32'b00000000110001001111111111111111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_4_12910591_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000101
	DATA=32'b00000000110001101111111111111111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_5_13041663_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000110
	DATA=32'b00000000110010000000000000000000
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_6_13107200_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":1:7:1:18|Synthesizing module I2C_Register in library work.

	ADDR=16'b0000000000000111
	DATA=32'b00000000110000100000000000000111
	DATA_BUS_WIDTH=32'b00000000000000000000000000100000
	ADDRESS_BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = I2C_Register_7_12713991_32s_16s

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":2:7:2:30|Synthesizing module top_cemf_module_64ch_reg in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":159:18:159:28|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":179:18:179:31|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":198:18:198:31|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":218:18:218:33|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v":237:18:237:32|Port-width mismatch for port data_system_o. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":1:7:1:27|Synthesizing module cemf_module_64ch_ctrl in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":138:17:138:24|Removing redundant assignment.
@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":152:15:152:20|Removing redundant assignment.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Removing wire sr_finish, as there is no assignment to it.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v":2:7:2:25|Synthesizing module I2C_Control_StartUp in library work.

@A: CL291 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v":49:0:49:5|Register stop_resetter with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v":3:7:3:13|Synthesizing module I2C_FSM in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":1:8:1:22|Synthesizing module I2C_interpreter in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v":2:7:2:23|Synthesizing module RX_Shift_Register in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v":25:13:25:18|Removing redundant assignment.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v":2:7:2:23|Synthesizing module TX_Shift_Register in library work.

@N: CG179 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v":33:16:33:24|Removing redundant assignment.
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v":1:7:1:17|Synthesizing module command_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v":1:7:1:19|Synthesizing module I2C_addr0_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v":1:7:1:19|Synthesizing module I2C_addr1_reg in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v":1:7:1:19|Synthesizing module I2C_top_level in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Synthesizing module cemf_module_64ch_main in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":88:21:88:21|Input LATCH_INPUT_VALUE on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":89:16:89:16|Input CLOCK_ENABLE on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":90:13:90:13|Input INPUT_CLK on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":91:14:91:14|Input OUTPUT_CLK on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":94:11:94:11|Input D_OUT_1 on instance IO_PIN_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":124:21:124:21|Input LATCH_INPUT_VALUE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":125:16:125:16|Input CLOCK_ENABLE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":126:13:126:13|Input INPUT_CLK on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":127:14:127:14|Input OUTPUT_CLK on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":128:17:128:17|Input OUTPUT_ENABLE on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":129:11:129:11|Input D_OUT_0 on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":130:11:130:11|Input D_OUT_1 on instance INTB0_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":123:16:123:20|An input port (port intb0) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":160:21:160:21|Input LATCH_INPUT_VALUE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":161:16:161:16|Input CLOCK_ENABLE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":162:13:162:13|Input INPUT_CLK on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":163:14:163:14|Input OUTPUT_CLK on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":164:17:164:17|Input OUTPUT_ENABLE on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":165:11:165:11|Input D_OUT_0 on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":166:11:166:11|Input D_OUT_1 on instance INTB1_INST is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":159:16:159:20|An input port (port intb1) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":245:15:245:33|Input pslverr on instance I2C_top_level_inst1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":31:1:31:15|Removing wire elec_config_out, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":71:24:71:33|Removing wire s_in_out_n, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":77:6:77:18|Removing wire enable_config, as there is no assignment to it.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":31:1:31:15|*Output elec_config_out has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":173:0:173:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 27 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01111
   10000
   10001
   10010
   10011
   10100
   10110
   10111
   11000
   11001
   11100
   11101
   11110
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v":71:6:71:12|Input pslverr is unused.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v":76:0:76:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 15 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
@W: CL156 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|*Input sr_finish to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v":44:2:44:10|*Output sr_finish has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v":31:11:31:17|*Output pslverr has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Pruning unused register c_data_system_o[31:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":23:6:23:9|Input pclk is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":24:6:24:10|Input reset is unused.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Optimizing register bit c_data_system_o[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":41:0:41:5|Pruning unused register c_data_system_o[31:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":23:6:23:9|Input pclk is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v":24:6:24:10|Input reset is unused.
@W: CL246 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v":3:2:3:6|Input port bits 15 to 8 of paddr[15:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v":117:0:117:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 17 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10001
   10010
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 1 of ser_data[23:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 2 of ser_data[23:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 3 of ser_data[23:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":73:0:73:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 4 reachable states with original encodings of:
   00000
   00001
   00010
   00011
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 4 of ser_data[23:4]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Optimizing register bit ser_data[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":52:0:52:5|Pruning register bit 5 of ser_data[23:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v":7:2:7:4|Input din is unused.
@W: CL177 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":134:2:134:5|Sharing sequential element en_ser. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":104:0:104:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 21 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
@N: CL159 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v":8:2:8:4|Input din is unused.
@N: CL201 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 32 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001000
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
   010100
   010101
   010110
   010111
   011000
   011001
   011010
   011011
   011100
   011101
   011110
   011111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 82MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:53:09 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:53:09 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:53:09 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v":5:7:5:27|Selected library: work cell: cemf_module_64ch_main view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:53:10 2025

###########################################################]
Pre-mapping Report

# Sat Mar 22 20:53:10 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 109MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 109MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 110MB)

@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Tristate driver sr_finish (in view: work.cemf_module_64ch_ctrl(verilog)) on net sr_finish (in view: work.cemf_module_64ch_ctrl(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":31:1:31:15|Tristate driver elec_config_out (in view: work.cemf_module_64ch_main(verilog)) on net elec_config_out (in view: work.cemf_module_64ch_main(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance enable_sr_out (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist cemf_module_64ch_main

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)



Clock Summary
*****************

Start                                                      Requested     Requested     Clock                    Clock                   Clock
Clock                                                      Frequency     Period        Type                     Group                   Load 
---------------------------------------------------------------------------------------------------------------------------------------------
System                                                     1.0 MHz       1000.000      system                   system_clkgroup         82   
cemf_module_64ch_fsm_average|c_state_derived_clock[16]     16.0 MHz      62.500        derived (from clock)     default_clkgroup        30   
cemf_module_64ch_main|scl                                  1.0 MHz       1000.000      inferred                 Inferred_clkgroup_0     94   
clock                                                      16.0 MHz      62.500        declared                 default_clkgroup        866  
=============================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Found signal identified as System clock which controls 82 sequential elements including cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.time_out[15:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_control_startup.v":26:0:26:5|Found inferred clock cemf_module_64ch_main|scl which controls 94 sequential elements including I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":31:1:31:15|Tristate driver elec_config_out (in view: work.cemf_module_64ch_main(verilog)) on net elec_config_out (in view: work.cemf_module_64ch_main(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Encoding state machine c_state[31:0] (in view: work.cemf_module_64ch_fsm_average(verilog))
original code -> new code
   000000 -> 00000000000000000000000000000001
   000001 -> 00000000000000000000000000000010
   000010 -> 00000000000000000000000000000100
   000011 -> 00000000000000000000000000001000
   000100 -> 00000000000000000000000000010000
   000101 -> 00000000000000000000000000100000
   000110 -> 00000000000000000000000001000000
   000111 -> 00000000000000000000000010000000
   001000 -> 00000000000000000000000100000000
   001001 -> 00000000000000000000001000000000
   001010 -> 00000000000000000000010000000000
   001011 -> 00000000000000000000100000000000
   001100 -> 00000000000000000001000000000000
   001101 -> 00000000000000000010000000000000
   001110 -> 00000000000000000100000000000000
   001111 -> 00000000000000001000000000000000
   010000 -> 00000000000000010000000000000000
   010001 -> 00000000000000100000000000000000
   010010 -> 00000000000001000000000000000000
   010011 -> 00000000000010000000000000000000
   010100 -> 00000000000100000000000000000000
   010101 -> 00000000001000000000000000000000
   010110 -> 00000000010000000000000000000000
   010111 -> 00000000100000000000000000000000
   011000 -> 00000001000000000000000000000000
   011001 -> 00000010000000000000000000000000
   011010 -> 00000100000000000000000000000000
   011011 -> 00001000000000000000000000000000
   011100 -> 00010000000000000000000000000000
   011101 -> 00100000000000000000000000000000
   011110 -> 01000000000000000000000000000000
   011111 -> 10000000000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance deter_time[21:0] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf_0(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op_0(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op_0(verilog)); safe FSM implementation is not required.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read_0(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf_1(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op_1(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op_1(verilog)); safe FSM implementation is not required.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read_1(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
Encoding state machine c_state[14:0] (in view: work.I2C_FSM(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine c_state[26:0] (in view: work.I2C_interpreter(verilog))
original code -> new code
   00000 -> 000000000000000000000000001
   00001 -> 000000000000000000000000010
   00010 -> 000000000000000000000000100
   00011 -> 000000000000000000000001000
   00100 -> 000000000000000000000010000
   00101 -> 000000000000000000000100000
   00110 -> 000000000000000000001000000
   00111 -> 000000000000000000010000000
   01000 -> 000000000000000000100000000
   01001 -> 000000000000000001000000000
   01010 -> 000000000000000010000000000
   01011 -> 000000000000000100000000000
   01100 -> 000000000000001000000000000
   01101 -> 000000000000010000000000000
   01111 -> 000000000000100000000000000
   10000 -> 000000000001000000000000000
   10001 -> 000000000010000000000000000
   10010 -> 000000000100000000000000000
   10011 -> 000000001000000000000000000
   10100 -> 000000010000000000000000000
   10110 -> 000000100000000000000000000
   10111 -> 000001000000000000000000000
   11000 -> 000010000000000000000000000
   11001 -> 000100000000000000000000000
   11100 -> 001000000000000000000000000
   11101 -> 010000000000000000000000000
   11110 -> 100000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Removing sequential instance c_err_state[0] (in view: work.I2C_interpreter(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 152MB peak: 191MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 56MB peak: 191MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat Mar 22 20:53:12 2025

###########################################################]
Map & Optimize Report

# Sat Mar 22 20:53:13 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_3_12616256_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_4_12910591_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_5_13041663_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_6_13107200_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_register.v":51:12:51:15|Tristate driver pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) on net pslverr (in view: work.I2C_Register_7_12713991_32s_16s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":44:2:44:10|Tristate driver sr_finish (in view: work.cemf_module_64ch_ctrl(verilog)) on net sr_finish (in view: work.cemf_module_64ch_ctrl(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":31:1:31:15|Tristate driver elec_config_out (in view: work.cemf_module_64ch_main(verilog)) on net elec_config_out (in view: work.cemf_module_64ch_main(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock

@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|ROM stop_fpga2_cnst (in view: work.cemf_module_64ch_fsm_average(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|ROM psel_1 (in view: work.cemf_module_64ch_fsm_average(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|ROM next_sequence_1 (in view: work.cemf_module_64ch_fsm_average(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|ROM en_timeout_cnt_1 (in view: work.cemf_module_64ch_fsm_average(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|ROM stop_fpga2_cnst (in view: work.cemf_module_64ch_fsm_average(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average(verilog)) with 32 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|ROM psel_1 (in view: work.cemf_module_64ch_fsm_average(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|ROM next_sequence_1 (in view: work.cemf_module_64ch_fsm_average(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|ROM en_timeout_cnt_1 (in view: work.cemf_module_64ch_fsm_average(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Found ROM .delname. (in view: work.cemf_module_64ch_fsm_average(verilog)) with 34 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_0(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_0(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Found ROM .delname. (in view: work.tdc_spi_conf_1(verilog)) with 21 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|Found ROM .delname. (in view: work.tdc_spi_read_1(verilog)) with 17 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM in_out_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM enable_desp_rx_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM in_out_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|Found ROM .delname. (in view: work.I2C_FSM(verilog)) with 15 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM enable_desp_rx_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|Found ROM .delname. (in view: work.I2C_FSM(verilog)) with 15 words by 1 bit.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|ROM psel_1 (in view: work.I2C_interpreter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|ROM psel_1 (in view: work.I2C_interpreter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|Found ROM .delname. (in view: work.I2C_interpreter(verilog)) with 27 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":143:0:143:5|Found counter in view:work.cemf_module_64ch_ctrl(verilog) instance ch_cnt[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Found counter in view:work.cemf_module_64ch_ctrl(verilog) instance deterministic_cnt[24:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":157:0:157:5|Found counter in view:work.cemf_module_64ch_ctrl(verilog) instance timeout_cnt[15:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":129:0:129:5|Found counter in view:work.cemf_module_64ch_ctrl(verilog) instance cemf_cnt[15:0] 
Encoding state machine c_state[31:0] (in view: work.cemf_module_64ch_fsm_average(verilog))
original code -> new code
   000000 -> 00000000000000000000000000000001
   000001 -> 00000000000000000000000000000010
   000010 -> 00000000000000000000000000000100
   000011 -> 00000000000000000000000000001000
   000100 -> 00000000000000000000000000010000
   000101 -> 00000000000000000000000000100000
   000110 -> 00000000000000000000000001000000
   000111 -> 00000000000000000000000010000000
   001000 -> 00000000000000000000000100000000
   001001 -> 00000000000000000000001000000000
   001010 -> 00000000000000000000010000000000
   001011 -> 00000000000000000000100000000000
   001100 -> 00000000000000000001000000000000
   001101 -> 00000000000000000010000000000000
   001110 -> 00000000000000000100000000000000
   001111 -> 00000000000000001000000000000000
   010000 -> 00000000000000010000000000000000
   010001 -> 00000000000000100000000000000000
   010010 -> 00000000000001000000000000000000
   010011 -> 00000000000010000000000000000000
   010100 -> 00000000000100000000000000000000
   010101 -> 00000000001000000000000000000000
   010110 -> 00000000010000000000000000000000
   010111 -> 00000000100000000000000000000000
   011000 -> 00000001000000000000000000000000
   011001 -> 00000010000000000000000000000000
   011010 -> 00000100000000000000000000000000
   011011 -> 00001000000000000000000000000000
   011100 -> 00010000000000000000000000000000
   011101 -> 00100000000000000000000000000000
   011110 -> 01000000000000000000000000000000
   011111 -> 10000000000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance deter_time[21:0] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[18] is reduced to a combinational gate by constant propagation.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Removing FSM register c_state[20] (in view view:work.cemf_module_64ch_fsm_average(verilog)) because its output is a constant.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Removing FSM register c_state[21] (in view view:work.cemf_module_64ch_fsm_average(verilog)) because its output is a constant.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Removing FSM register c_state[22] (in view view:work.cemf_module_64ch_fsm_average(verilog)) because its output is a constant.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Found counter in view:work.cemf_module_64ch_fsm_average(verilog) instance c_addr[15:0] 
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Register bit c_state[23] (in view view:work.cemf_module_64ch_fsm_average(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Register bit c_state[24] (in view view:work.cemf_module_64ch_fsm_average(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Register bit c_state[25] (in view view:work.cemf_module_64ch_fsm_average(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Register bit c_state[26] (in view view:work.cemf_module_64ch_fsm_average(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Removing FSM register c_state[27] (in view view:work.cemf_module_64ch_fsm_average(verilog)) because its output is a constant.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Register bit c_state[30] (in view view:work.cemf_module_64ch_fsm_average(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Register bit c_state[28] (in view view:work.cemf_module_64ch_fsm_average(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Register bit c_state[31] (in view view:work.cemf_module_64ch_fsm_average(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Register bit c_state[29] (in view view:work.cemf_module_64ch_fsm_average(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":199:0:199:5|Removing sequential instance trigger_q[2] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance seq[6] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance seq[5] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance seq[4] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance seq[3] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance seq[2] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance seq[1] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance seq[0] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":199:0:199:5|Removing sequential instance trigger_q[1] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":199:0:199:5|Removing sequential instance intb1_q[2] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":199:0:199:5|Removing sequential instance intb0_q[2] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":199:0:199:5|Removing sequential instance trigger_q[0] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":199:0:199:5|Removing sequential instance intb1_q[1] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":199:0:199:5|Removing sequential instance intb0_q[1] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance time_out[15] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":199:0:199:5|Removing sequential instance intb1_q[0] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":199:0:199:5|Removing sequential instance intb0_q[0] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance time_out[14] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance time_out[13] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance time_out[12] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance time_out[11] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance time_out[10] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance time_out[9] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance time_out[8] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance time_out[7] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance time_out[6] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance time_out[5] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance time_out[4] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance time_out[3] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance time_out[2] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance time_out[1] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance time_out[0] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance cemf_cycles[7] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance cemf_cycles[6] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance cemf_cycles[5] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance cemf_cycles[4] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance cemf_cycles[3] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance cemf_cycles[2] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance cemf_cycles[1] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance cemf_cycles[0] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance delay_cemf[7] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance delay_cemf[6] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance delay_cemf[5] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance delay_cemf[4] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance delay_cemf[3] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance delay_cemf[2] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance delay_cemf[1] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Removing sequential instance delay_cemf[0] (in view: work.cemf_module_64ch_fsm_average(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Removing sequential instance c_cntrl_tdc (in view: work.cemf_module_64ch_fsm_average(verilog)) because it does not drive other instances.
Encoding state machine c_state[20:0] (in view: work.tdc_spi_conf(verilog))
original code -> new code
   00000 -> 000000000000000000001
   00001 -> 000000000000000000010
   00010 -> 000000000000000000100
   00011 -> 000000000000000001000
   00100 -> 000000000000000010000
   00101 -> 000000000000000100000
   00110 -> 000000000000001000000
   00111 -> 000000000000010000000
   01000 -> 000000000000100000000
   01001 -> 000000000001000000000
   01010 -> 000000000010000000000
   01011 -> 000000000100000000000
   01100 -> 000000001000000000000
   01101 -> 000000010000000000000
   01110 -> 000000100000000000000
   01111 -> 000001000000000000000
   10000 -> 000010000000000000000
   10001 -> 000100000000000000000
   10010 -> 001000000000000000000
   10011 -> 010000000000000000000
   10100 -> 100000000000000000000
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":79:0:79:5|Found counter in view:work.tdc_spi_conf(verilog) instance count_bits[4:0] 
Encoding state machine c_state[3:0] (in view: work.tdc_spi_op(verilog))
original code -> new code
   00000 -> 00
   00001 -> 01
   00010 -> 10
   00011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":73:0:73:5|There are no possible illegal states for state machine c_state[3:0] (in view: work.tdc_spi_op(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":43:0:43:5|Found counter in view:work.tdc_spi_op(verilog) instance count_bits[4:0] 
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance ser_data[6] (in view: work.tdc_spi_op(verilog)) because it does not drive other instances.
Encoding state machine c_state[16:0] (in view: work.tdc_spi_read(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   01000 -> 00000000010000000
   01001 -> 00000000100000000
   01010 -> 00000001000000000
   01011 -> 00000010000000000
   01100 -> 00000100000000000
   01101 -> 00001000000000000
   01110 -> 00010000000000000
   01111 -> 00100000000000000
   10001 -> 01000000000000000
   10010 -> 10000000000000000
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":78:0:78:5|Found counter in view:work.tdc_spi_read(verilog) instance count_data[4:0] 
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":69:0:69:5|Found counter in view:work.tdc_spi_read(verilog) instance count_bits[4:0] 
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":32:0:32:5|RAM ram_module_top_inst.ram_module_inst2.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":32:0:32:5|RAM ram_module_top_inst.ram_module_inst1.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":32:0:32:5|RAM ram_module_top_inst.ram_module_inst0.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_control_startup.v":49:0:49:5|Sequential instance I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter is reduced to a combinational gate by constant propagation.
Encoding state machine c_state[14:0] (in view: work.I2C_FSM(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine c_state[26:0] (in view: work.I2C_interpreter(verilog))
original code -> new code
   00000 -> 000000000000000000000000001
   00001 -> 000000000000000000000000010
   00010 -> 000000000000000000000000100
   00011 -> 000000000000000000000001000
   00100 -> 000000000000000000000010000
   00101 -> 000000000000000000000100000
   00110 -> 000000000000000000001000000
   00111 -> 000000000000000000010000000
   01000 -> 000000000000000000100000000
   01001 -> 000000000000000001000000000
   01010 -> 000000000000000010000000000
   01011 -> 000000000000000100000000000
   01100 -> 000000000000001000000000000
   01101 -> 000000000000010000000000000
   01111 -> 000000000000100000000000000
   10000 -> 000000000001000000000000000
   10001 -> 000000000010000000000000000
   10010 -> 000000000100000000000000000
   10011 -> 000000001000000000000000000
   10100 -> 000000010000000000000000000
   10110 -> 000000100000000000000000000
   10111 -> 000001000000000000000000000
   11000 -> 000010000000000000000000000
   11001 -> 000100000000000000000000000
   11100 -> 001000000000000000000000000
   11101 -> 010000000000000000000000000
   11110 -> 100000000000000000000000000
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Removing sequential instance c_err_state[0] (in view: work.I2C_interpreter(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":145:0:145:5|Found counter in view:work.I2C_interpreter(verilog) instance c_address[15:0] 

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 151MB peak: 190MB)

@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[1] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[2] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":129:0:129:5|Removing sequential instance cemf_cnt[15:0] (in view: work.cemf_module_64ch_ctrl(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance spi_top_inst1.tdc_inst_a.spi_op_inst1.ser_data[7] (in view: work.cemf_module_64ch_ctrl(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[1] (in view: work.cemf_module_64ch_ctrl(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_op.v":52:0:52:5|Removing sequential instance spi_top_inst1.tdc_inst_b.spi_op_inst1.ser_data[7] (in view: work.cemf_module_64ch_ctrl(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":117:0:117:5|Removing sequential instance cemf_in[2] (in view: work.cemf_module_64ch_ctrl(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":117:0:117:5|Removing sequential instance cemf_in[1] (in view: work.cemf_module_64ch_ctrl(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":117:0:117:5|Removing sequential instance cemf_in[0] (in view: work.cemf_module_64ch_ctrl(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[2] (in view: work.cemf_module_64ch_ctrl(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 190MB peak: 191MB)

@N: MF578 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|Incompatible asynchronous control logic preventing generated clock conversion of cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog)).
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":104:0:104:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 176MB peak: 191MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 162MB peak: 191MB)

@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":117:0:117:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 163MB peak: 191MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 163MB peak: 191MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 162MB peak: 191MB)

@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|ROM cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.en_deterministic_cnt_1[1:0] (in view: work.cemf_module_64ch_main(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|ROM cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.en_deterministic_cnt_1[1:0] (in view: work.cemf_module_64ch_main(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":275:2:275:5|Found ROM .delname. (in view: work.cemf_module_64ch_main(verilog)) with 32 words by 2 bits.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":157:0:157:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[15] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":157:0:157:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":157:0:157:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":157:0:157:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[12] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":157:0:157:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[11] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":157:0:157:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":157:0:157:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":157:0:157:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[8] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":157:0:157:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":157:0:157:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":157:0:157:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":157:0:157:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[4] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":157:0:157:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":157:0:157:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":157:0:157:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":157:0:157:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.timeout_cnt[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[24] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[23] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[22] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[21] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[20] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[19] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[18] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[17] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[16] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[15] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[14] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[13] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[12] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[11] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[10] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[9] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[8] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[7] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[6] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[5] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[4] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[3] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[2] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":168:0:168:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.deterministic_cnt[0] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:0:173:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_tdc_bank (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":143:0:143:5|Removing instance cemf_module_64ch_ctrl_inst1.ch_cnt[6] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.ch_cnt[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":143:0:143:5|Removing instance cemf_module_64ch_ctrl_inst1.ch_cnt[5] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.ch_cnt[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":143:0:143:5|Removing instance cemf_module_64ch_ctrl_inst1.ch_cnt[4] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.ch_cnt[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":143:0:143:5|Removing instance cemf_module_64ch_ctrl_inst1.ch_cnt[3] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.ch_cnt[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":143:0:143:5|Removing instance cemf_module_64ch_ctrl_inst1.ch_cnt[2] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.ch_cnt[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_ctrl.v":143:0:143:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.ch_cnt[1] (in view: work.cemf_module_64ch_main(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 162MB peak: 191MB)


Finished technology mapping (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 220MB peak: 223MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:09s		    25.38ns		1326 /       673
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":7:1:7:5|SB_GB_IO inserted on the port clock.
@N: FX1017 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":29:1:29:3|SB_GB inserted on the net scl_c.
@N: FX1017 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_main.v":85:7:85:17|SB_GB inserted on the net s_sda_i.
@N: FX1017 :|SB_GB inserted on the net rst_n_c_i.
@N: FX1017 :|SB_GB inserted on the net I2C_top_level_inst1.I2C_FSM_inst.c_state4_0_i.
@N: FX1017 :|SB_GB inserted on the net I2C_top_level_inst1.I2C_Interpreter_inst.un40_0.
@N: FX1017 :|SB_GB inserted on the net cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf5.n_data_system_o_1_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf4.n_data_system_o_1_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 219MB peak: 223MB)

Warning: Found 49 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
1) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[0]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
2) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[1]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
3) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[2]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
4) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[3]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
5) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[4]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
6) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[5]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
7) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[6]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
8) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[7]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
9) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[8]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
10) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[9]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
11) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[10]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
12) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[11]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
13) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[12]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
14) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[13]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
15) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[14]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
16) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[15]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
17) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[16]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
18) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[17]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
19) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[18]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
20) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[19]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
21) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[20]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
22) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[21]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
23) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[22]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
24) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data_latch[23]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
25) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[1]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
26) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[2]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
27) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[3]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
28) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[4]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
29) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[5]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
30) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[6]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
31) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[7]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
32) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[8]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
33) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[9]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
34) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[10]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
35) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[11]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
36) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[12]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
37) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[13]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
38) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[14]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
39) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[15]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
40) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[16]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
41) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[17]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
42) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[18]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
43) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[19]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
44) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[0]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
45) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[20]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
46) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[21]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
47) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[22]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
48) instance cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23] (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23] (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23]/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data_latch[23]/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
49) instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch (in view: work.cemf_module_64ch_main(verilog)), output net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config (in view: work.cemf_module_64ch_main(verilog))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config_latch/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 220MB peak: 223MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 685 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks =================================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                                         
---------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clock_ibuf_gb_io     SB_GB_IO               594        I2C_top_level_inst1.s_sda_o_tx                          
@K:CKID0002       scl_ibuf             SB_IO                  89         I2C_top_level_inst1.addr1_reg_inst.c_addr1[7]           
@K:CKID0003       IO_PIN_INST          SB_IO                  2          I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect
=================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 189MB peak: 223MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 217MB peak: 223MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 3183 
@W: FX708 |Found invalid parameter 3151 
@W: FX708 |Found invalid parameter 3080 
@W: FX708 |Found invalid parameter 0 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 217MB peak: 223MB)


Start final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 216MB peak: 223MB)

Warning: Found 49 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
1) instance c_state_derived_clock_RNIR6ID[16] (in view: work.cemf_module_64ch_fsm_average(netlist)), output net sync_config (in view: work.cemf_module_64ch_fsm_average(netlist))
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
    input  pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]/I1
    instance   cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16] (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]/O
    net        cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
2) instance c_state_ret_12_RNIU6DL5 (in view: work.tdc_spi_conf_1(netlist)), output net data[23] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU6DL5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU6DL5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU6DL5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
3) instance c_state_ret_12_RNIP1DL5 (in view: work.tdc_spi_conf_1(netlist)), output net data[22] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIP1DL5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIP1DL5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIP1DL5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
4) instance c_state_ret_12_RNIKSCL5 (in view: work.tdc_spi_conf_1(netlist)), output net data[21] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKSCL5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKSCL5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKSCL5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
5) instance c_state_ret_12_RNIFNCL5 (in view: work.tdc_spi_conf_1(netlist)), output net data[20] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFNCL5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFNCL5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFNCL5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
6) instance c_state_ret_12_RNILCQT5 (in view: work.tdc_spi_conf_1(netlist)), output net data[0] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNILCQT5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNILCQT5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNILCQT5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
7) instance c_state_ret_12_RNINR8L5 (in view: work.tdc_spi_conf_1(netlist)), output net data[19] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNINR8L5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNINR8L5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNINR8L5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
8) instance c_state_ret_12_RNIIM8L5 (in view: work.tdc_spi_conf_1(netlist)), output net data[18] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIIM8L5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIIM8L5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIIM8L5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
9) instance c_state_ret_12_RNIDH8L5 (in view: work.tdc_spi_conf_1(netlist)), output net data[17] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIDH8L5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIDH8L5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIDH8L5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
10) instance c_state_ret_12_RNI8C8L5 (in view: work.tdc_spi_conf_1(netlist)), output net data[16] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI8C8L5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI8C8L5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI8C8L5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
11) instance c_state_ret_12_RNI378L5 (in view: work.tdc_spi_conf_1(netlist)), output net data[15] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI378L5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI378L5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI378L5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
12) instance c_state_ret_12_RNIU18L5 (in view: work.tdc_spi_conf_1(netlist)), output net data[14] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU18L5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU18L5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU18L5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
13) instance c_state_ret_12_RNIPS7L5 (in view: work.tdc_spi_conf_1(netlist)), output net data[13] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIPS7L5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIPS7L5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIPS7L5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
14) instance c_state_ret_12_RNIKN7L5 (in view: work.tdc_spi_conf_1(netlist)), output net data[12] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKN7L5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKN7L5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKN7L5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
15) instance c_state_ret_12_RNIFI7L5 (in view: work.tdc_spi_conf_1(netlist)), output net data[11] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFI7L5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFI7L5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFI7L5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
16) instance c_state_ret_12_RNIAD7L5 (in view: work.tdc_spi_conf_1(netlist)), output net data[10] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIAD7L5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIAD7L5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIAD7L5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
17) instance c_state_ret_12_RNI2RRT5 (in view: work.tdc_spi_conf_1(netlist)), output net data[9] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI2RRT5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI2RRT5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI2RRT5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
18) instance c_state_ret_12_RNITLRT5 (in view: work.tdc_spi_conf_1(netlist)), output net data[8] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNITLRT5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNITLRT5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNITLRT5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
19) instance c_state_ret_12_RNIOGRT5 (in view: work.tdc_spi_conf_1(netlist)), output net data[7] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIOGRT5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIOGRT5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIOGRT5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
20) instance c_state_ret_12_RNIJBRT5 (in view: work.tdc_spi_conf_1(netlist)), output net data[6] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIJBRT5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIJBRT5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIJBRT5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
21) instance c_state_ret_12_RNIE6RT5 (in view: work.tdc_spi_conf_1(netlist)), output net data[5] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIE6RT5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIE6RT5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIE6RT5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
22) instance c_state_ret_12_RNI91RT5 (in view: work.tdc_spi_conf_1(netlist)), output net data[4] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI91RT5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI91RT5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI91RT5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
23) instance c_state_ret_12_RNI4SQT5 (in view: work.tdc_spi_conf_1(netlist)), output net data[3] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI4SQT5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI4SQT5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI4SQT5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
24) instance c_state_ret_12_RNIVMQT5 (in view: work.tdc_spi_conf_1(netlist)), output net data[2] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIVMQT5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIVMQT5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIVMQT5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
25) instance c_state_ret_12_RNIQHQT5 (in view: work.tdc_spi_conf_1(netlist)), output net data[1] (in view: work.tdc_spi_conf_1(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIQHQT5/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIQHQT5 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIQHQT5/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
26) instance c_state_ret_12_RNIL58P7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[23] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIL58P7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIL58P7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIL58P7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
27) instance c_state_ret_12_RNIG08P7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[22] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIG08P7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIG08P7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIG08P7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
28) instance c_state_ret_12_RNIBR7P7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[21] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIBR7P7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIBR7P7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIBR7P7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
29) instance c_state_ret_12_RNI6M7P7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[20] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI6M7P7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI6M7P7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI6M7P7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
30) instance c_state_ret_12_RNIEQ3P7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[19] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIEQ3P7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIEQ3P7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIEQ3P7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
31) instance c_state_ret_12_RNI9L3P7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[18] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI9L3P7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI9L3P7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI9L3P7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
32) instance c_state_ret_12_RNI4G3P7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[17] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI4G3P7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI4G3P7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI4G3P7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
33) instance c_state_ret_12_RNIVA3P7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[16] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIVA3P7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIVA3P7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIVA3P7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
34) instance c_state_ret_12_RNIQ53P7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[15] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIQ53P7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIQ53P7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIQ53P7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
35) instance c_state_ret_12_RNIL03P7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[14] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIL03P7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIL03P7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIL03P7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
36) instance c_state_ret_12_RNIGR2P7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[13] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIGR2P7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIGR2P7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIGR2P7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
37) instance c_state_ret_12_RNIBM2P7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[12] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIBM2P7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIBM2P7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIBM2P7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
38) instance c_state_ret_12_RNI6H2P7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[11] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI6H2P7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI6H2P7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI6H2P7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
39) instance c_state_ret_12_RNI1C2P7 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[10] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI1C2P7/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI1C2P7 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI1C2P7/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
40) instance c_state_ret_12_RNIPPM18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[9] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIPPM18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIPPM18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIPPM18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
41) instance c_state_ret_12_RNIKKM18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[8] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIKKM18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIKKM18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIKKM18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
42) instance c_state_ret_12_RNIFFM18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[7] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIFFM18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIFFM18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIFFM18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
43) instance c_state_ret_12_RNIAAM18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[6] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIAAM18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIAAM18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIAAM18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
44) instance c_state_ret_12_RNI55M18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[5] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI55M18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI55M18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI55M18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
45) instance c_state_ret_12_RNI00M18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[4] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI00M18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI00M18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI00M18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
46) instance c_state_ret_12_RNIRQL18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[3] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIRQL18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIRQL18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIRQL18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
47) instance c_state_ret_12_RNIMLL18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[2] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIMLL18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIMLL18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIMLL18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
48) instance c_state_ret_12_RNIHGL18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[1] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIHGL18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIHGL18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIHGL18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
49) instance c_state_ret_12_RNICBL18 (in view: work.tdc_spi_conf_1_0(netlist)), output net data[0] (in view: work.tdc_spi_conf_1_0(netlist))
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
    input  pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNICBL18/I1
    instance   cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNICBL18 (cell SB_LUT4)
    output pin cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNICBL18/O
    net        cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
End of loops
@N: MT615 |Found clock clock with period 62.50ns 
@W: MT420 |Found inferred clock cemf_module_64ch_main|scl with period 1000.00ns. Please declare a user-defined clock on object "p:scl"
@N: MT615 |Found clock cemf_module_64ch_fsm_average|c_state_derived_clock[16] with period 62.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 22 20:53:23 2025
#


Top view:               cemf_module_64ch_main
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 20.703

                                                           Requested     Estimated     Requested     Estimated                 Clock                    Clock              
Starting Clock                                             Frequency     Frequency     Period        Period        Slack       Type                     Group              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_fsm_average|c_state_derived_clock[16]     16.0 MHz      NA            62.500        NA            NA          derived (from clock)     default_clkgroup   
cemf_module_64ch_main|scl                                  1.0 MHz       57.6 MHz      1000.000      17.360        491.320     inferred                 Inferred_clkgroup_0
clock                                                      16.0 MHz      38.2 MHz      62.500        26.187        20.703      declared                 default_clkgroup   
System                                                     1.0 MHz       1.1 MHz       1000.000      941.019       58.981      system                   system_clkgroup    
===========================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
----------------------------------------------------------------------------------------------------------------------------------------------------
System                     clock                      |  62.500      58.981   |  No paths    -        |  No paths    -        |  62.500      58.981 
System                     cemf_module_64ch_main|scl  |  No paths    -        |  1000.000    991.207  |  No paths    -        |  1000.000    996.481
clock                      clock                      |  62.500      36.313   |  62.500      48.115   |  31.250      20.806   |  31.250      20.703 
clock                      cemf_module_64ch_main|scl  |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
cemf_module_64ch_main|scl  clock                      |  Diff grp    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
cemf_module_64ch_main|scl  cemf_module_64ch_main|scl  |  1000.000    996.481  |  1000.000    989.092  |  500.000     491.320  |  500.000     493.642
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: cemf_module_64ch_main|scl
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                              Arrival            
Instance                                                 Reference                     Type         Pin     Net                Time        Slack  
                                                         Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[1]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[1]     0.796       491.320
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[3]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[3]     0.796       491.392
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[6]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[6]     0.796       491.423
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[7]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[7]     0.796       491.516
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[4]     0.796       493.425
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[5]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[5]     0.796       493.456
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[0]     cemf_module_64ch_main|scl     SB_DFFER     Q       s_data_ireg[0]     0.796       493.549
I2C_top_level_inst1.I2C_FSM_inst.c_state[2]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[2]         0.796       493.642
I2C_top_level_inst1.I2C_FSM_inst.c_state[4]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[4]         0.796       493.704
I2C_top_level_inst1.I2C_FSM_inst.c_state[8]              cemf_module_64ch_main|scl     SB_DFFNR     Q       c_state[8]         0.796       493.745
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                                     Required            
Instance                                                 Reference                     Type         Pin     Net                       Time         Slack  
                                                         Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_FSM_inst.c_state[3]              cemf_module_64ch_main|scl     SB_DFFNR     D       s_ready_slave_address     499.845      491.320
I2C_top_level_inst1.I2C_FSM_inst.c_state[0]              cemf_module_64ch_main|scl     SB_DFFNS     D       N_298_0                   499.845      491.454
I2C_top_level_inst1.I2C_FSM_inst.c_state[4]              cemf_module_64ch_main|scl     SB_DFFNR     D       N_299_0                   499.845      493.549
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[0]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[1]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[2]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[3]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[4]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[5]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[6]     cemf_module_64ch_main|scl     SB_DFFER     E       N_327_i                   500.000      493.642
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      500.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         499.845

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 491.320

    Number of logic level(s):                3
    Starting point:                          I2C_top_level_inst1.RX_Shift_Register_inst.data_o[1] / Q
    Ending point:                            I2C_top_level_inst1.I2C_FSM_inst.c_state[3] / D
    The start point is clocked by            cemf_module_64ch_main|scl [rising] on pin C
    The end   point is clocked by            cemf_module_64ch_main|scl [falling] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.RX_Shift_Register_inst.data_o[1]          SB_DFFER     Q        Out     0.796     0.796       -         
s_data_ireg[1]                                                Net          -        -       1.599     -           6         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_i_a2_1_3[0]     SB_LUT4      I0       In      -         2.395       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_i_a2_1_3[0]     SB_LUT4      O        Out     0.661     3.056       -         
c_state_ns_i_i_a2_1_3[0]                                      Net          -        -       1.371     -           1         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_i_a2_1[0]       SB_LUT4      I0       In      -         4.427       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_ns_i_i_a2_1[0]       SB_LUT4      O        Out     0.661     5.089       -         
N_409_1                                                       Net          -        -       1.371     -           2         
I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIPSA41[2]          SB_LUT4      I2       In      -         6.460       -         
I2C_top_level_inst1.I2C_FSM_inst.c_state_RNIPSA41[2]          SB_LUT4      O        Out     0.558     7.018       -         
s_ready_slave_address                                         Net          -        -       1.507     -           2         
I2C_top_level_inst1.I2C_FSM_inst.c_state[3]                   SB_DFFNR     D        In      -         8.525       -         
============================================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                    Starting                                                 Arrival           
Instance                                                                                            Reference     Type         Pin     Net                   Time        Slack 
                                                                                                    Clock                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[6]                      clock         SB_DFFNR     Q       c_state[6]            0.796       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[6]                      clock         SB_DFFNR     Q       c_state[6]            0.796       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.c_state[14]                     clock         SB_DFFNR     Q       c_state[14]           0.796       20.744
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[14]                     clock         SB_DFFNR     Q       c_state[14]           0.796       20.744
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[0]     clock         SB_DFFES     Q       data_clkctrovf[0]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[1]     clock         SB_DFFES     Q       data_clkctrovf[1]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[2]     clock         SB_DFFES     Q       data_clkctrovf[2]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[3]     clock         SB_DFFES     Q       data_clkctrovf[3]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[4]     clock         SB_DFFES     Q       data_clkctrovf[4]     0.796       20.806
cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf3.c_data_system_o[5]     clock         SB_DFFES     Q       data_clkctrovf[5]     0.796       20.806
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                      Starting                                           Required           
Instance                                                                              Reference     Type        Pin     Net              Time         Slack 
                                                                                      Clock                                                                 
------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data[0]     clock         SB_DFFR     D       count_data_0     31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[0]     clock         SB_DFFR     D       count_data_0     31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[1]     clock         SB_DFFR     D       count_data_1     31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data[1]     clock         SB_DFFR     D       count_data_1     31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[2]     clock         SB_DFFR     D       count_data_2     31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data[2]     clock         SB_DFFR     D       count_data_2     31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data[3]     clock         SB_DFFR     D       count_data_3     31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[3]     clock         SB_DFFR     D       count_data_3     31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_read_inst1.count_data[4]     clock         SB_DFFR     D       count_data_4     31.095       20.703
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[4]     clock         SB_DFFR     D       count_data_4     31.095       20.703
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      31.250
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         31.095

    - Propagation time:                      10.392
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     20.703

    Number of logic level(s):                4
    Starting point:                          cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[6] / Q
    Ending point:                            cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[0] / D
    The start point is clocked by            clock [falling] on pin C
    The end   point is clocked by            clock [rising] on pin C

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state[6]                 SB_DFFNR     Q        Out     0.796     0.796       -         
c_state[6]                                                                                     Net          -        -       1.599     -           3         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNI1LAH[14]        SB_LUT4      I0       In      -         2.395       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNI1LAH[14]        SB_LUT4      O        Out     0.661     3.056       -         
N_344_0                                                                                        Net          -        -       1.371     -           4         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNITF8T1[0]     SB_LUT4      I0       In      -         4.427       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_bits_RNITF8T1[0]     SB_LUT4      O        Out     0.569     4.996       -         
N_375                                                                                          Net          -        -       1.371     -           1         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNILFTV2[9]        SB_LUT4      I1       In      -         6.367       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.c_state_RNILFTV2[9]        SB_LUT4      O        Out     0.589     6.956       -         
count_datae_0                                                                                  Net          -        -       1.371     -           5         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_RNO[0]          SB_LUT4      I2       In      -         8.327       -         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data_RNO[0]          SB_LUT4      O        Out     0.558     8.885       -         
count_data_0                                                                                   Net          -        -       1.507     -           1         
cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_read_inst1.count_data[0]              SB_DFFR      D        In      -         10.392      -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 10.547 is 3.328(31.6%) logic and 7.219(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                       Arrival           
Instance                                                      Reference     Type         Pin     Net         Time        Slack 
                                                              Clock                                                            
-------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect     System        SB_DFFNR     Q       s_start     0.796       58.981
I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_detect      System        SB_DFFR      Q       s_stop      0.796       58.981
===============================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                Required            
Instance                                                    Reference     Type         Pin     Net                  Time         Slack  
                                                            Clock                                                                       
----------------------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0]     System        SB_DFF       D       s_start              62.345       58.981 
I2C_top_level_inst1.I2C_Interpreter_inst.stop_q[0]          System        SB_DFF       D       s_stop               62.345       58.981 
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[3]           System        SB_DFFNR     D       n_bit_counter[3]     999.845      991.207
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[2]           System        SB_DFFNR     D       n_bit_counter[2]     999.845      991.407
I2C_top_level_inst1.I2C_FSM_inst.c_state[10]                System        SB_DFFNR     D       N_310_0              999.845      991.589
I2C_top_level_inst1.I2C_FSM_inst.c_state[6]                 System        SB_DFFNR     D       c_state_RNO_0[6]     999.845      991.599
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[0]           System        SB_DFFNR     D       n_bit_counter[0]     999.845      991.599
I2C_top_level_inst1.I2C_FSM_inst.c_bit_counter[1]           System        SB_DFFNR     D       n_bit_counter[1]     999.845      991.599
I2C_top_level_inst1.I2C_FSM_inst.c_byte_counter[0]          System        SB_DFFNR     D       N_302_0              999.845      993.456
I2C_top_level_inst1.I2C_FSM_inst.c_state[11]                System        SB_DFFNR     D       N_297_0              999.845      993.456
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      62.500
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         62.345

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 58.981

    Number of logic level(s):                0
    Starting point:                          I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect / Q
    Ending point:                            I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            clock [rising] on pin C

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
I2C_top_level_inst1.I2C_Control_StartUp_inst.start_detect     SB_DFFNR     Q        Out     0.796     0.796       -         
s_start                                                       Net          -        -       2.568     -           13        
I2C_top_level_inst1.I2C_Interpreter_inst.start_I2C_q[0]       SB_DFF       D        In      -         3.364       -         
============================================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 216MB peak: 223MB)


Finished timing report (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 216MB peak: 223MB)

---------------------------------------
Resource Usage Report for cemf_module_64ch_main 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             32 uses
SB_CARRY        69 uses
SB_DFF          36 uses
SB_DFFER        243 uses
SB_DFFES        53 uses
SB_DFFNER       128 uses
SB_DFFNR        83 uses
SB_DFFNS        29 uses
SB_DFFR         97 uses
SB_DFFS         4 uses
SB_GB           7 uses
SB_RAM256x16    6 uses
VCC             32 uses
SB_LUT4         1277 uses

I/O ports: 28
I/O primitives: 23
SB_GB_IO       1 use
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   673 (8%)

RAM/ROM usage summary
Block Rams : 6 of 32 (18%)

Total load per clock:
   clock: 1
   cemf_module_64ch_main|scl: 1

@S |Mapping Summary:
Total  LUTs: 1277 (16%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1277 = 1277 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 35MB peak: 223MB)

Process took 0h:00m:11s realtime, 0h:00m:11s cputime
# Sat Mar 22 20:53:24 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
medusaTesting_Implmnt: newer file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 21 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
Warning: pin csb1_out doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin ch0 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_out doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_in doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin banck_tdc doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_in doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
parse file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main...
Warning: The terminal elec_config_out_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter_rst:D is driven by non-default constant value VCC
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst1.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst2.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: cemf_module_64ch_main

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for intb1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for trigger0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for intb0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for trigger1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for cemf_signal, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	1277
    Number of DFFs      	:	673
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	6
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	103
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	169
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	9
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	281
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2216: SB_GB_IO 'clock_ibuf_gb_io' is assigned to a non-GB pin 'J4'. Replacing it with SB_IO 'clock_ibuf_gb_io' and SB_GB 'clock_ibuf_gb_io_gb'
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]_LC_414", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO_0[1]_LC_943", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "clock_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]_LC_414/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID[16]_LC_414/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIQHQT5_LC_504/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIQHQT5_LC_504/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIHGL18_LC_750/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIHGL18_LC_750/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIVMQT5_LC_508/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIVMQT5_LC_508/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIMLL18_LC_754/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIMLL18_LC_754/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI4SQT5_LC_487/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI4SQT5_LC_487/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIRQL18_LC_757/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIRQL18_LC_757/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI91RT5_LC_489/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI91RT5_LC_489/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI00M18_LC_734/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI00M18_LC_734/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIE6RT5_LC_492/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIE6RT5_LC_492/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI55M18_LC_738/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI55M18_LC_738/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIJBRT5_LC_496/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIJBRT5_LC_496/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIAAM18_LC_742/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIAAM18_LC_742/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIOGRT5_LC_501/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIOGRT5_LC_501/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIFFM18_LC_747/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIFFM18_LC_747/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNITLRT5_LC_505/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNITLRT5_LC_505/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIKKM18_LC_751/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIKKM18_LC_751/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI2RRT5_LC_485/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI2RRT5_LC_485/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIPPM18_LC_755/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIPPM18_LC_755/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIAD7L5_LC_490/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIAD7L5_LC_490/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI1C2P7_LC_735/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI1C2P7_LC_735/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFI7L5_LC_493/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFI7L5_LC_493/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI6H2P7_LC_739/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI6H2P7_LC_739/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFNCL5_LC_494/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFNCL5_LC_494/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI6M7P7_LC_740/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI6M7P7_LC_740/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKN7L5_LC_497/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKN7L5_LC_497/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIBM2P7_LC_743/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIBM2P7_LC_743/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKSCL5_LC_498/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKSCL5_LC_498/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIBR7P7_LC_744/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIBR7P7_LC_744/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIPS7L5_LC_503/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIPS7L5_LC_503/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIGR2P7_LC_749/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIGR2P7_LC_749/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIP1DL5_LC_502/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIP1DL5_LC_502/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIG08P7_LC_748/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIG08P7_LC_748/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU18L5_LC_506/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU18L5_LC_506/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIL03P7_LC_752/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIL03P7_LC_752/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU6DL5_LC_507/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU6DL5_LC_507/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIL58P7_LC_753/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIL58P7_LC_753/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI378L5_LC_486/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI378L5_LC_486/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIQ53P7_LC_756/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIQ53P7_LC_756/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI8C8L5_LC_488/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI8C8L5_LC_488/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIVA3P7_LC_758/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIVA3P7_LC_758/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIDH8L5_LC_491/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIDH8L5_LC_491/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI4G3P7_LC_737/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI4G3P7_LC_737/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIIM8L5_LC_495/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIIM8L5_LC_495/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI9L3P7_LC_741/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI9L3P7_LC_741/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNINR8L5_LC_500/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNINR8L5_LC_500/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIEQ3P7_LC_746/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIEQ3P7_LC_746/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNILCQT5_LC_499/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNILCQT5_LC_499/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNICBL18_LC_745/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNICBL18_LC_745/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	1559
    Number of DFFs      	:	673
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	631
        LUT, DFF and CARRY	:	42
    Combinational LogicCells
        Only LUT         	:	862
        CARRY Only       	:	3
        LUT with CARRY   	:	24
    LogicCells                  :	1562/7680
    PLBs                        :	210/960
    BRAMs                       :	6/32
    IOs and GBIOs               :	23/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 2.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 8.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 90.2 (sec)

Final Design Statistics
    Number of LUTs      	:	1559
    Number of DFFs      	:	673
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	6
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1562/7680
    PLBs                        :	246/960
    BRAMs                       :	6/32
    IOs and GBIOs               :	23/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: cemf_module_64ch_fsm_average|c_state_derived_clock[16] | Frequency: N/A | Target: 16.00 MHz
Clock: cemf_module_64ch_main|scl | Frequency: 107.94 MHz | Target: 1.00 MHz
Clock: clock | Frequency: 50.61 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 103.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 7807
used logic cells: 1562
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 7807
used logic cells: 1562
Translating sdc file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\cemf_module_64ch_main_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --outdir "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc --outdir C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design cemf_module_64ch_main
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "ltout" of instance "cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO_0_1_LC_6_10_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_6_6_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "ltout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_6_6_5", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIBM2P7_LC_14_15_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIBM2P7_LC_14_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKN7L5_LC_15_12_7/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKN7L5_LC_15_12_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI4SQT5_LC_13_16_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI4SQT5_LC_13_16_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIRQL18_LC_13_15_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIRQL18_LC_13_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI00M18_LC_13_15_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI00M18_LC_13_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI91RT5_LC_13_16_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI91RT5_LC_13_16_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIGR2P7_LC_14_16_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIGR2P7_LC_14_16_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIPS7L5_LC_14_12_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIPS7L5_LC_14_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIKKM18_LC_13_10_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIKKM18_LC_13_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNITLRT5_LC_13_9_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNITLRT5_LC_13_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIFFM18_LC_12_12_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIFFM18_LC_12_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIOGRT5_LC_13_9_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIOGRT5_LC_13_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI55M18_LC_14_14_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI55M18_LC_14_14_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIE6RT5_LC_13_16_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIE6RT5_LC_13_16_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIHGL18_LC_10_16_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIHGL18_LC_10_16_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIQHQT5_LC_12_17_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIQHQT5_LC_12_17_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIBR7P7_LC_9_15_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIBR7P7_LC_9_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKSCL5_LC_10_17_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKSCL5_LC_10_17_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIMLL18_LC_13_17_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIMLL18_LC_13_17_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIVMQT5_LC_12_17_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIVMQT5_LC_12_17_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI6M7P7_LC_12_13_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI6M7P7_LC_12_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFNCL5_LC_9_17_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFNCL5_LC_9_17_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI6H2P7_LC_12_10_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI6H2P7_LC_12_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFI7L5_LC_11_9_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFI7L5_LC_11_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI1C2P7_LC_11_10_4/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI1C2P7_LC_11_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIAD7L5_LC_11_9_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIAD7L5_LC_11_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIPPM18_LC_11_10_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIPPM18_LC_11_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI2RRT5_LC_11_9_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI2RRT5_LC_11_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIAAM18_LC_12_12_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIAAM18_LC_12_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIJBRT5_LC_13_9_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIJBRT5_LC_13_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIQ53P7_LC_7_16_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIQ53P7_LC_7_16_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI378L5_LC_6_16_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI378L5_LC_6_16_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU6DL5_LC_12_15_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU6DL5_LC_12_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIL58P7_LC_9_15_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIL58P7_LC_9_15_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIL03P7_LC_14_11_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIL03P7_LC_14_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU18L5_LC_14_12_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU18L5_LC_14_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIG08P7_LC_9_16_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIG08P7_LC_9_16_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIP1DL5_LC_9_17_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIP1DL5_LC_9_17_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNILCQT5_LC_11_17_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNILCQT5_LC_11_17_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNICBL18_LC_10_16_1/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNICBL18_LC_10_16_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI4G3P7_LC_5_16_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI4G3P7_LC_5_16_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIDH8L5_LC_6_16_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIDH8L5_LC_6_16_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIVA3P7_LC_7_16_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIVA3P7_LC_7_16_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI8C8L5_LC_6_16_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI8C8L5_LC_6_16_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNINR8L5_LC_6_17_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNINR8L5_LC_6_17_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIEQ3P7_LC_12_13_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIEQ3P7_LC_12_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIIM8L5_LC_6_17_6/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIIM8L5_LC_6_17_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI9L3P7_LC_5_17_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI9L3P7_LC_5_17_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_6_6_5/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_6_6_5/lcout" to break the combinatorial loop
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1850 
I1212: Iteration  1 :   243 unrouted : 8 seconds
I1212: Iteration  2 :    40 unrouted : 4 seconds
I1212: Iteration  3 :    25 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 13
I1206: Completed routing
I1204: Writing Design cemf_module_64ch_main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 24 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.v" --vhdl "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\cemf_module_64ch_main_sbt.vhd" --lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\cemf_module_64ch_main_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.v
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\cemf_module_64ch_main_sbt.vhd
Netlister succeeded.

Netlister run-time: 15 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\cemf_module_64ch_main_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\cemf_module_64ch_main_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\cemf_module_64ch_main_sbt.sdf --report-file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\cemf_module_64ch_main_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "ltout" of instance "cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.I2C_Register_conf_cmf.c_data_system_o_RNO_0_1_LC_6_10_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_6_6_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "ltout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_6_6_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.next_sequence_1_m3_LC_1_6_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clock_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "sclk0_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "sclk1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "mcu_sclk_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "scl_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "stop_fpga2_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "next_sequence_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI2RRT5_LC_11_9_3/in2" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI2RRT5_LC_11_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIAD7L5_LC_11_9_2/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIAD7L5_LC_11_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIDH8L5_LC_6_16_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIDH8L5_LC_6_16_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFI7L5_LC_11_9_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFI7L5_LC_11_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI378L5_LC_6_16_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI378L5_LC_6_16_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI8C8L5_LC_6_16_2/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI8C8L5_LC_6_16_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIP1DL5_LC_9_17_1/in2" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIP1DL5_LC_9_17_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNINR8L5_LC_6_17_2/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNINR8L5_LC_6_17_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIJBRT5_LC_13_9_3/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIJBRT5_LC_13_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNITLRT5_LC_13_9_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNITLRT5_LC_13_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIVMQT5_LC_12_17_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIVMQT5_LC_12_17_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU6DL5_LC_12_15_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU6DL5_LC_12_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI4SQT5_LC_13_16_1/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI4SQT5_LC_13_16_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKSCL5_LC_10_17_4/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKSCL5_LC_10_17_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIQHQT5_LC_12_17_2/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIQHQT5_LC_12_17_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIIM8L5_LC_6_17_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIIM8L5_LC_6_17_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFNCL5_LC_9_17_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIFNCL5_LC_9_17_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNILCQT5_LC_11_17_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNILCQT5_LC_11_17_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI91RT5_LC_13_16_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNI91RT5_LC_13_16_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIOGRT5_LC_13_9_2/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIOGRT5_LC_13_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU18L5_LC_14_12_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIU18L5_LC_14_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIE6RT5_LC_13_16_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIE6RT5_LC_13_16_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKN7L5_LC_15_12_7/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIKN7L5_LC_15_12_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIPS7L5_LC_14_12_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.c_state_ret_12_RNIPS7L5_LC_14_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIQ53P7_LC_7_16_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIQ53P7_LC_7_16_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIAAM18_LC_12_12_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIAAM18_LC_12_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI6M7P7_LC_12_13_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI6M7P7_LC_12_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIEQ3P7_LC_12_13_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIEQ3P7_LC_12_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI4G3P7_LC_5_16_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI4G3P7_LC_5_16_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIVA3P7_LC_7_16_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIVA3P7_LC_7_16_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIFFM18_LC_12_12_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIFFM18_LC_12_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIKKM18_LC_13_10_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIKKM18_LC_13_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI00M18_LC_13_15_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI00M18_LC_13_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIGR2P7_LC_14_16_1/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIGR2P7_LC_14_16_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI9L3P7_LC_5_17_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI9L3P7_LC_5_17_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIG08P7_LC_9_16_6/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIG08P7_LC_9_16_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIMLL18_LC_13_17_6/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIMLL18_LC_13_17_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIHGL18_LC_10_16_4/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIHGL18_LC_10_16_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI1C2P7_LC_11_10_4/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI1C2P7_LC_11_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIPPM18_LC_11_10_5/in1" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIPPM18_LC_11_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIBR7P7_LC_9_15_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIBR7P7_LC_9_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIL58P7_LC_9_15_5/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIL58P7_LC_9_15_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIRQL18_LC_13_15_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIRQL18_LC_13_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIBM2P7_LC_14_15_3/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIBM2P7_LC_14_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIL03P7_LC_14_11_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNIL03P7_LC_14_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI6H2P7_LC_12_10_6/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI6H2P7_LC_12_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNICBL18_LC_10_16_1/in3" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNICBL18_LC_10_16_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI55M18_LC_14_14_6/in0" to pin "cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.c_state_ret_12_RNI55M18_LC_14_14_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_6_6_5/in1" to pin "cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state_derived_clock_RNIR6ID_16_LC_6_6_5/lcout" to break the combinatorial loop
Timer run-time: 29 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-cemf_module_64ch_main" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 20:58:32 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module Shift_Register_Elec_Config
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Synthesizing module Shift_Register_Elec_Config in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":50:9:50:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:58:33 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:58:33 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:58:33 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:58:34 2025

###########################################################]
Pre-mapping Report

# Sat Mar 22 20:58:34 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist Shift_Register_Elec_Config

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                                         Requested     Requested     Clock                                             Clock                   Clock
Clock                                                         Frequency     Period        Type                                              Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK                                1.0 MHz       1000.000      inferred                                          Inferred_clkgroup_0     142  
Shift_Register_Elec_Config|current_state_derived_clock[2]     1.0 MHz       1000.000      derived (from Shift_Register_Elec_Config|CLK)     Inferred_clkgroup_0     70   
clock                                                         16.0 MHz      62.500        declared                                          default_clkgroup        0    
=========================================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":40:5:40:10|Found inferred clock Shift_Register_Elec_Config|CLK which controls 142 sequential elements including current_state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:58:35 2025

###########################################################]
Map & Optimize Report

# Sat Mar 22 20:58:35 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found counter in view:work.Shift_Register_Elec_Config(verilog) instance counter_sr[7:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":50:9:50:12|Sequential instance next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   995.53ns		 154 /       141
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":5:1:5:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)

@N: MT611 :|Automatically generated clock Shift_Register_Elec_Config|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 141 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               141        counter_sr[0]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 138MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 138MB)

@W: MT420 |Found inferred clock Shift_Register_Elec_Config|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 22 20:58:36 2025
#


Top view:               Shift_Register_Elec_Config
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 993.249

                                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK     1.0 MHz       148.1 MHz     1000.000      6.751         993.249     inferred     Inferred_clkgroup_0
=======================================================================================================================================
@W: MT548 :"c:/users/raul.lora/documents/proyectotestraul/medusatesting/medusatesting/fpga1/constraint/time_constrain.sdc":12:0:12:0|Source for clock clock not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK  Shift_Register_Elec_Config|CLK  |  1000.000    993.249  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Shift_Register_Elec_Config|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                     Arrival            
Instance             Reference                          Type         Pin     Net                  Time        Slack  
                     Clock                                                                                           
---------------------------------------------------------------------------------------------------------------------
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR      Q       current_state[0]     0.796       993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR      Q       current_state[1]     0.796       993.321
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[4]        0.796       993.352
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[5]        0.796       993.425
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[0]        0.796       993.446
counter_sr[6]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[6]        0.796       993.456
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[1]        0.796       993.518
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[2]        0.796       993.549
counter_sr[7]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[7]        0.796       993.549
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFER     Q       counter_sr[3]        0.796       993.642
=====================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                  Required            
Instance             Reference                          Type        Pin     Net                Time         Slack  
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       N_35_0             999.845      993.249
serial_out           Shift_Register_Elec_Config|CLK     SB_DFFR     D       serial_out_3       999.845      993.249
shift_reg[1]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[1]     999.845      993.249
shift_reg[2]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[2]     999.845      993.249
shift_reg[3]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[3]     999.845      993.249
shift_reg[4]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[4]     999.845      993.249
shift_reg[5]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[5]     999.845      993.249
shift_reg[6]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[6]     999.845      993.249
shift_reg[7]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[7]     999.845      993.249
shift_reg[8]         Shift_Register_Elec_Config|CLK     SB_DFFR     D       shift_reg_4[8]     999.845      993.249
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     993.249

    Number of logic level(s):                2
    Starting point:                          current_state[0] / Q
    Ending point:                            shift_reg[1] / D
    The start point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C
    The end   point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
current_state[0]               SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]               Net         -        -       1.599     -           6         
current_state_RNINTPQ_0[0]     SB_LUT4     I0       In      -         2.395       -         
current_state_RNINTPQ_0[0]     SB_LUT4     O        Out     0.661     3.056       -         
N_14_i                         Net         -        -       1.371     -           128       
shift_reg_RNO[1]               SB_LUT4     I0       In      -         4.427       -         
shift_reg_RNO[1]               SB_LUT4     O        Out     0.661     5.089       -         
shift_reg_4[1]                 Net         -        -       1.507     -           1         
shift_reg[1]                   SB_DFFR     D        In      -         6.596       -         
============================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 138MB)

---------------------------------------
Resource Usage Report for Shift_Register_Elec_Config 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        7 uses
SB_DFFER        8 uses
SB_DFFR         133 uses
SB_GB           1 use
SB_LUT4         147 uses

I/O ports: 134
I/O primitives: 134
SB_GB_IO       1 use
SB_IO          133 uses

I/O Register bits:                  0
Register bits not including I/Os:   141 (1%)
Total load per clock:
   Shift_Register_Elec_Config|CLK: 1

@S |Mapping Summary:
Total  LUTs: 147 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 147 = 147 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:58:36 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
Warning: pin intb0 doesn't exist in the design netlist.ignoring the set_io command on line 6 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb1 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_out doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin1 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout1 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin ch0 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_out doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk0 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin0 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout0 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sync_50hz doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sda doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger1 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start1 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop1 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin clock doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_in doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin rst_n doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin banck_tdc doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop0 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger0 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin scl doesn't exist in the design netlist.ignoring the set_io command on line 35 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start0 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin next_sequence doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop_fpga2 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin cemf_signal doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_in doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
parse file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config...

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Shift_Register_Elec_Config

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	147
    Number of DFFs      	:	141
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	133
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 59
 (b) SPI IOs on the chip                       - 4
                                               ------
 Total IO Capacity of Chip (a + b)             - 63
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 134
 (b) SPI Constrained IOs in the design      - 0
                                            ------
 Total IO count of the design (a + b)       - 134
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 20:59:12 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v changed - recompiling
Selecting top level module Shift_Register_Elec_Config
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Synthesizing module Shift_Register_Elec_Config in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":50:9:50:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Pruning register bits 7 to 6 of counter_sr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:59:12 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:59:12 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:59:12 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:59:14 2025

###########################################################]
Pre-mapping Report

# Sat Mar 22 20:59:14 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist Shift_Register_Elec_Config

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                                                         Requested     Requested     Clock                                             Clock                   Clock
Clock                                                         Frequency     Period        Type                                              Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK                                1.0 MHz       1000.000      inferred                                          Inferred_clkgroup_0     72   
Shift_Register_Elec_Config|current_state_derived_clock[2]     1.0 MHz       1000.000      derived (from Shift_Register_Elec_Config|CLK)     Inferred_clkgroup_0     42   
clock                                                         16.0 MHz      62.500        declared                                          default_clkgroup        0    
=========================================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found inferred clock Shift_Register_Elec_Config|CLK which controls 72 sequential elements including counter_sr[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:59:14 2025

###########################################################]
Map & Optimize Report

# Sat Mar 22 20:59:14 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found counter in view:work.Shift_Register_Elec_Config(verilog) instance counter_sr[5:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":50:9:50:12|Sequential instance next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   995.53ns		  81 /        71
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":5:1:5:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT611 :|Automatically generated clock Shift_Register_Elec_Config|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 71 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               71         serial_out     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 135MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock Shift_Register_Elec_Config|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 22 20:59:15 2025
#


Top view:               Shift_Register_Elec_Config
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 991.392

                                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK     1.0 MHz       116.2 MHz     1000.000      8.608         991.392     inferred     Inferred_clkgroup_0
=======================================================================================================================================
@W: MT548 :"c:/users/raul.lora/documents/proyectotestraul/medusatesting/medusatesting/fpga1/constraint/time_constrain.sdc":12:0:12:0|Source for clock clock not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK  Shift_Register_Elec_Config|CLK  |  1000.000    991.392  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Shift_Register_Elec_Config|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival            
Instance             Reference                          Type        Pin     Net                  Time        Slack  
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[3]        0.796       991.392
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[4]        0.796       991.465
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[5]        0.796       991.496
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[0]     0.796       993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[1]     0.796       993.321
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[2]        0.796       993.352
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[0]        0.796       993.518
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[1]        0.796       993.549
shift_reg[59]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[59]        0.796       995.354
shift_reg[0]         Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[0]         0.796       995.478
====================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                Required            
Instance             Reference                          Type        Pin     Net              Time         Slack  
                     Clock                                                                                       
-----------------------------------------------------------------------------------------------------------------
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_0     999.845      991.392
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_1     999.845      991.392
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_2     999.845      991.392
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_3     999.845      991.392
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_4     999.845      991.392
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_5     999.845      991.392
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       N_35_0           999.845      991.413
serial_out           Shift_Register_Elec_Config|CLK     SB_DFFR     D       serial_out_3     999.845      993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       N_408_i          999.845      995.282
enable_config        Shift_Register_Elec_Config|CLK     SB_DFFR     D       next_state32     999.845      995.282
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.392

    Number of logic level(s):                3
    Starting point:                          counter_sr[3] / Q
    Ending point:                            counter_sr[0] / D
    The start point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C
    The end   point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
counter_sr[3]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_sr[3]              Net         -        -       1.599     -           3         
counter_sr_RNIG9F21[5]     SB_LUT4     I0       In      -         2.395       -         
counter_sr_RNIG9F21[5]     SB_LUT4     O        Out     0.661     3.056       -         
N_472_1                    Net         -        -       1.371     -           2         
counter_sr_RNILTO82[2]     SB_LUT4     I1       In      -         4.427       -         
counter_sr_RNILTO82[2]     SB_LUT4     O        Out     0.589     5.017       -         
counter_sre_0              Net         -        -       1.371     -           6         
counter_sr_RNO[0]          SB_LUT4     I2       In      -         6.388       -         
counter_sr_RNO[0]          SB_LUT4     O        Out     0.558     6.946       -         
counter_sr_0               Net         -        -       1.507     -           1         
counter_sr[0]              SB_DFFR     D        In      -         8.453       -         
========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for Shift_Register_Elec_Config 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        5 uses
SB_DFFR         71 uses
SB_GB           1 use
SB_LUT4         76 uses

I/O ports: 66
I/O primitives: 66
SB_GB_IO       1 use
SB_IO          65 uses

I/O Register bits:                  0
Register bits not including I/Os:   71 (0%)
Total load per clock:
   Shift_Register_Elec_Config|CLK: 1

@S |Mapping Summary:
Total  LUTs: 76 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 76 = 76 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:59:15 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
Warning: pin intb0 doesn't exist in the design netlist.ignoring the set_io command on line 6 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb1 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_out doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin1 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout1 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin ch0 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_out doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk0 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin0 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout0 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sync_50hz doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sda doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger1 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start1 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop1 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin clock doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_in doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin rst_n doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin banck_tdc doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop0 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger0 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin scl doesn't exist in the design netlist.ignoring the set_io command on line 35 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start0 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin next_sequence doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop_fpga2 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin cemf_signal doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_in doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
parse file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config...

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Shift_Register_Elec_Config

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	76
    Number of DFFs      	:	71
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 59
 (b) SPI IOs on the chip                       - 4
                                               ------
 Total IO Capacity of Chip (a + b)             - 63
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 66
 (b) SPI Constrained IOs in the design      - 0
                                            ------
 Total IO count of the design (a + b)       - 66
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "medusaTesting_syn.prj" -log "medusaTesting_Implmnt/medusaTesting.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of medusaTesting_Implmnt/medusaTesting.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Sat Mar 22 20:59:49 2025

#Implementation: medusaTesting_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Control_StartUp.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_FSM.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Interpreter.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_Register_sys.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr0_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_addr1_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\I2C_top_level.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\RX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\TX_Shift_Register.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\command_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\mux_tdc.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\ram_module_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\spi_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_conf.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_op.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\tdc_spi_read.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\top_cemf_module_64ch_reg.v" (library work)
@I::"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_ctrl.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_fsm_average.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\cemf_module_64ch_main.v changed - recompiling
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v changed - recompiling
Selecting top level module Shift_Register_Elec_Config
@N: CG364 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Synthesizing module Shift_Register_Elec_Config in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":50:9:50:12|Latch generated from always block for signal next_state[2:0]; possible missing assignment in an if or case statement.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Optimizing register bit counter_sr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":104:5:104:10|Pruning register bits 7 to 6 of counter_sr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:59:50 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:59:50 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:59:50 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\src\shift_register_elec_config.v":4:7:4:32|Selected library: work cell: Shift_Register_Elec_Config view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 22 20:59:51 2025

###########################################################]
Pre-mapping Report

# Sat Mar 22 20:59:51 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
@L: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist Shift_Register_Elec_Config

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start                                                         Requested     Requested     Clock                                             Clock                   Clock
Clock                                                         Frequency     Period        Type                                              Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK                                1.0 MHz       1000.000      inferred                                          Inferred_clkgroup_0     67   
Shift_Register_Elec_Config|current_state_derived_clock[2]     1.0 MHz       1000.000      derived (from Shift_Register_Elec_Config|CLK)     Inferred_clkgroup_0     42   
clock                                                         16.0 MHz      62.500        declared                                          default_clkgroup        0    
=========================================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found inferred clock Shift_Register_Elec_Config|CLK which controls 67 sequential elements including counter_sr[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:59:51 2025

###########################################################]
Map & Optimize Report

# Sat Mar 22 20:59:51 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clock


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":104:5:104:10|Found counter in view:work.Shift_Register_Elec_Config(verilog) instance counter_sr[5:0] 
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":50:9:50:12|Sequential instance next_state[2] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   994.13ns		  78 /        66
@N: FX1016 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\shift_register_elec_config.v":5:1:5:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT611 :|Automatically generated clock Shift_Register_Elec_Config|current_state_derived_clock[2] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 66 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               66         serial_out     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\synwork\medusaTesting_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\medusaTesting.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock Shift_Register_Elec_Config|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 22 20:59:52 2025
#


Top view:               Shift_Register_Elec_Config
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\FPGA1\constraint\time_constrain.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 991.320

                                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK     1.0 MHz       115.2 MHz     1000.000      8.680         991.320     inferred     Inferred_clkgroup_0
=======================================================================================================================================
@W: MT548 :"c:/users/raul.lora/documents/proyectotestraul/medusatesting/medusatesting/fpga1/constraint/time_constrain.sdc":12:0:12:0|Source for clock clock not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
Shift_Register_Elec_Config|CLK  Shift_Register_Elec_Config|CLK  |  1000.000    991.320  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Shift_Register_Elec_Config|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival            
Instance             Reference                          Type        Pin     Net                  Time        Slack  
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[4]        0.796       991.320
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[5]        0.796       991.392
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[1]        0.796       991.413
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[3]        0.796       991.413
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[0]        0.796       991.423
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       counter_sr[2]        0.796       991.465
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[0]     0.796       993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     Q       current_state[1]     0.796       993.321
shift_reg[54]        Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[54]        0.796       995.354
shift_reg[0]         Shift_Register_Elec_Config|CLK     SB_DFFR     Q       shift_reg[0]         0.796       995.478
====================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                     Required            
Instance             Reference                          Type        Pin     Net                   Time         Slack  
                     Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------
current_state[0]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       N_35_0                999.845      991.320
counter_sr[0]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_0          999.845      991.392
counter_sr[1]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_1          999.845      991.392
counter_sr[2]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_2          999.845      991.392
counter_sr[3]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_3          999.845      991.392
counter_sr[4]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_4          999.845      991.392
counter_sr[5]        Shift_Register_Elec_Config|CLK     SB_DFFR     D       counter_sr_5          999.845      991.392
serial_out           Shift_Register_Elec_Config|CLK     SB_DFFR     D       serial_out_3          999.845      993.249
current_state[1]     Shift_Register_Elec_Config|CLK     SB_DFFR     D       next_state_0_i[1]     999.845      995.282
enable_config        Shift_Register_Elec_Config|CLK     SB_DFFR     D       next_state32          999.845      995.282
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.320

    Number of logic level(s):                3
    Starting point:                          counter_sr[4] / Q
    Ending point:                            current_state[0] / D
    The start point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C
    The end   point is clocked by            Shift_Register_Elec_Config|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
counter_sr[4]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_sr[4]              Net         -        -       1.599     -           3         
counter_sr_RNI1IVM[5]      SB_LUT4     I0       In      -         2.395       -         
counter_sr_RNI1IVM[5]      SB_LUT4     O        Out     0.661     3.056       -         
counter_sre_0_2            Net         -        -       1.371     -           2         
current_state_RNO_0[0]     SB_LUT4     I2       In      -         4.427       -         
current_state_RNO_0[0]     SB_LUT4     O        Out     0.558     4.986       -         
N_118_mux                  Net         -        -       1.371     -           1         
current_state_RNO[0]       SB_LUT4     I0       In      -         6.356       -         
current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.018       -         
N_35_0                     Net         -        -       1.507     -           1         
current_state[0]           SB_DFFR     D        In      -         8.525       -         
========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for Shift_Register_Elec_Config 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        5 uses
SB_DFFR         66 uses
SB_GB           1 use
SB_LUT4         73 uses

I/O ports: 61
I/O primitives: 61
SB_GB_IO       1 use
SB_IO          60 uses

I/O Register bits:                  0
Register bits not including I/Os:   66 (0%)
Total load per clock:
   Shift_Register_Elec_Config|CLK: 1

@S |Mapping Summary:
Total  LUTs: 73 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 73 = 73 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 22 20:59:53 2025

###########################################################]


Synthesis exit by 0.
Current Implementation medusaTesting_Implmnt its sbt path: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf " "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf ...
Warning: pin intb0 doesn't exist in the design netlist.ignoring the set_io command on line 6 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb1 doesn't exist in the design netlist.ignoring the set_io command on line 7 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_out doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin1 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout1 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin ch0 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_out doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin intb doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sclk0 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sdin0 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin dout0 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sync_50hz doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin sda doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger1 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start1 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop1 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin clock doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb1_in doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin rst_n doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin banck_tdc doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop0 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin trigger0 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin scl doesn't exist in the design netlist.ignoring the set_io command on line 35 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin start0 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin next_sequence doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin stop_fpga2 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin cemf_signal doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
Warning: pin csb0_in doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf 
parse file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/FPGA1/constraint/pins_HX_64ch_FPGA1.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
sdc_reader OK C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/medusaTesting.scf
Stored edif netlist at C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config...

write Timing Constraint to C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Shift_Register_Elec_Config

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --outdir C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config
SDC file             - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	73
    Number of DFFs      	:	66
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	60
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	4
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	79
    Number of DFFs      	:	66
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	66
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	9
        CARRY Only       	:	1
        LUT with CARRY   	:	4
    LogicCells                  :	80/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	61/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 18.6 (sec)

Final Design Statistics
    Number of LUTs      	:	79
    Number of DFFs      	:	66
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	5
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	60
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	80/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	61/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: Shift_Register_Elec_Config|CLK | Frequency: 191.94 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 19.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1484
used logic cells: 80
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1484
used logic cells: 80
Translating sdc file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\placer\Shift_Register_Elec_Config_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --outdir "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc --outdir C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design Shift_Register_Elec_Config
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 144 
I1212: Iteration  1 :    20 unrouted : 1 seconds
I1212: Iteration  2 :     3 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design Shift_Register_Elec_Config
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.v" --vhdl "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\Shift_Register_Elec_Config_sbt.vhd" --lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\packer\Shift_Register_Elec_Config_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.v
Writing C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt/sbt/outputs/simulation_netlist\Shift_Register_Elec_Config_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\Shift_Register_Elec_Config_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\netlister\Shift_Register_Elec_Config_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\simulation_netlist\Shift_Register_Elec_Config_sbt.sdf --report-file C:\Users\raul.lora\Documents\proyectoTestRaul\medusaTesting\medusaTesting\medusaTesting_Implmnt\sbt\outputs\timer\Shift_Register_Elec_Config_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\netlist\oadb-Shift_Register_Elec_Config" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/proyectoTestRaul/medusaTesting/medusaTesting/medusaTesting_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
