WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500088 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 25 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000088 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 52 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250089 cumulative IPC: 4 (Simulation time: 00 hr 01 min 06 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250089 cumulative IPC: 4 (Simulation time: 00 hr 01 min 06 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 11176572 heartbeat IPC: 1.619 cumulative IPC: 1.015 (Simulation time: 00 hr 01 min 38 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 22570564 heartbeat IPC: 0.8777 cumulative IPC: 0.9191 (Simulation time: 00 hr 02 min 47 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 33510556 heartbeat IPC: 0.9141 cumulative IPC: 0.9171 (Simulation time: 00 hr 03 min 56 sec)
Simulation finished CPU 0 instructions: 25000001 cycles: 27260469 cumulative IPC: 0.9171 (Simulation time: 00 hr 03 min 56 sec)
Simulation complete CPU 0 instructions: 25000001 cycles: 27260469 cumulative IPC: 0.9171 (Simulation time: 00 hr 03 min 56 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/623.xalancbmk_s-202B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.9171 instructions: 25000001 cycles: 27260469
CPU 0 Branch Prediction Accuracy: 95.19% MPKI: 13.3 Average ROB Occupancy at Mispredict: 44.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 13.3
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     674334 HIT:     170693 MISS:     503641
LLC LOAD         ACCESS:      84089 HIT:      22592 MISS:      61497
LLC RFO          ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH     ACCESS:     590215 HIT:     148101 MISS:     442114
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:         30 HIT:          0 MISS:         30
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 353.2 cycles
cpu0_DTLB TOTAL        ACCESS:    5681118 HIT:    5634656 MISS:      46462
cpu0_DTLB LOAD         ACCESS:    5681118 HIT:    5634656 MISS:      46462
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 1.054 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:   12109576 HIT:    9278873 MISS:    2830703
cpu0_L1D LOAD         ACCESS:    6742654 HIT:    5084215 MISS:    1658439
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:    4923188 HIT:    3750955 MISS:    1172233
cpu0_L1D WRITE        ACCESS:     443625 HIT:     443625 MISS:          0
cpu0_L1D TRANSLATION  ACCESS:        109 HIT:         78 MISS:         31
cpu0_L1D PREFETCH REQUESTED:    6742916 ISSUED:    4923185 USEFUL:     114166 USELESS:      51306
cpu0_L1D AVERAGE MISS LATENCY: 18.07 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:    1628638 HIT:     659132 MISS:     969506
cpu0_L2C LOAD         ACCESS:     514222 HIT:     339834 MISS:     174388
cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH     ACCESS:    1114385 HIT:     319297 MISS:     795088
cpu0_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         31 HIT:          1 MISS:         30
cpu0_L2C PREFETCH REQUESTED:     948831 ISSUED:     948831 USEFUL:     470693 USELESS:       8158
cpu0_L2C AVERAGE MISS LATENCY: 171.7 cycles
cpu0_STLB TOTAL        ACCESS:      10922 HIT:      10813 MISS:        109
cpu0_STLB LOAD         ACCESS:      10922 HIT:      10813 MISS:        109
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 328.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     479344
  ROW_BUFFER_MISS:      23497
 AVG DBUS CONGESTED CYCLE: 3.915
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
