

================================================================
== Synthesis Summary Report of 'amix'
================================================================
+ General Information: 
    * Date:           Sun Jun 20 14:54:06 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        hls-proj
    * Solution:       s (Vitis Kernel Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+
    |       Modules      |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |        |        |           |           |     |
    |       & Loops      |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP  |     FF    |    LUT    | URAM|
    +--------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+
    |+ amix              |  Timing|   7.21|      228|  3.309e+03|         -|      229|     -|        no|  3 (1%)|  8 (3%)|  2871 (2%)|  2079 (3%)|    -|
    | o VITIS_LOOP_57_1  |      II|  -7.30|      213|  3.091e+03|        14|        4|    51|       yes|       -|       -|          -|          -|    -|
    +--------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+

