# Bus Arbiter

The project consists of implementing an Bus Arbiter for an request-acknowledge protocol.


## Running the tests

For testing and simulation ModelSim PE is used. In order to test the modules, the module, testbench and monitor files have to be compiled.

## Language
Altough the README.md is written in English, the project folders and documentation is written in Romanian, as a requirement for the course. The Verilog code will be written in english (variable names, parameters, comments etc.) for further use and readability.

## License

This project is licensed under the MIT License - see the [LICENSE.md](LICENSE.md) file for details

## Acknowledgments

The specification file is property of Dan Nicula.
