Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date              : Thu Apr 20 21:16:31 2017
| Host              : SchoolComputer running 64-bit Ubuntu 16.10
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design            : design_1_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  ADVANCE 1.08 12-12-2016
| Temperature Grade : I
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 58 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.165        0.000                      0                46356        0.024        0.000                      0                46222        0.540        0.000                       0                 18592  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                 Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                                                                                                 ------------           ----------      --------------
clk_pl_0                                                                                                                                                                                                                                                                                                                              {0.000 5.000}          10.000          100.000         
design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {0.000 3.367}          6.734           148.500         
  m_axis_hdcp_aclk                                                                                                                                                                                                                                                                                                                    {0.000 3.367}          6.734           148.500         
mgtrefclk0_pad_p_in                                                                                                                                                                                                                                                                                                                   {0.000 1.684}          3.367           297.000         
  clkfbout                                                                                                                                                                                                                                                                                                                            {0.000 1.684}          3.367           297.000         
  clkout1                                                                                                                                                                                                                                                                                                                             {0.000 1.684}          3.367           297.000         
  clkout2                                                                                                                                                                                                                                                                                                                             {0.000 1.684}          3.367           297.000         
  qpll0clk_in[0]                                                                                                                                                                                                                                                                                                                      {0.000 0.084}          0.168           5940.006        
  qpll0refclk_in[0]                                                                                                                                                                                                                                                                                                                   {0.000 1.684}          3.367           297.000         
  qpll1clk_in[0]                                                                                                                                                                                                                                                                                                                      {0.000 0.084}          0.168           5940.006        
  qpll1refclk_in[0]                                                                                                                                                                                                                                                                                                                   {0.000 1.684}          3.367           297.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                                                                                                                                                                                                                                                    3.801        0.000                      0                21869        0.024        0.000                      0                21869        2.500        0.000                       0                  9111  
design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                                                                                                                                                    5.444        0.000                       0                     1  
  m_axis_hdcp_aclk                                                                                                                                                                                                                                                                                                                          3.237        0.000                      0                15843        0.025        0.000                      0                15843        0.540        0.000                       0                  6667  
mgtrefclk0_pad_p_in                                                                                                                                                                                                                                                                                                                         2.646        0.000                      0                   40        0.080        0.000                      0                   40        1.233        0.000                       0                    26  
  clkfbout                                                                                                                                                                                                                                                                                                                                                                                                                                                                              2.296        0.000                       0                     2  
  clkout1                                                                                                                                                                                                                                                                                                                                                                                                                                                                               0.963        0.000                       0                     3  
  clkout2                                                                                                                                                                                                                                                                                                                                   1.165        0.000                      0                 7209        0.024        0.000                      0                 7209        1.141        0.000                       0                  2782  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
m_axis_hdcp_aclk  clk_pl_0                6.318        0.000                      0                    9                                                                        
clkout2           clk_pl_0                2.785        0.000                      0                   44                                                                        
clk_pl_0          m_axis_hdcp_aclk        6.318        0.000                      0                  197                                                                        
clkout2           m_axis_hdcp_aclk        3.047        0.000                      0                  228                                                                        
clk_pl_0          clkout2                 9.412        0.000                      0                   52                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_pl_0             clk_pl_0                   5.548        0.000                      0                  543        0.104        0.000                      0                  543  
**async_default**    clkout2              clkout2                    1.981        0.000                      0                   25        0.207        0.000                      0                   25  
**async_default**    m_axis_hdcp_aclk     m_axis_hdcp_aclk           3.958        0.000                      0                  675        0.141        0.000                      0                  675  
**async_default**    mgtrefclk0_pad_p_in  mgtrefclk0_pad_p_in        2.752        0.000                      0                   18        0.135        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[72]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 0.490ns (9.335%)  route 4.759ns (90.665%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.166ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.151ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.323     1.471    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X36Y93         FDSE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.082     1.553 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=25, routed)          0.289     1.842    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_word
    SLICE_X41Y93         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.123     1.965 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[1]_i_3__0/O
                         net (fo=5, routed)           0.179     2.144    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word__3[0]
    SLICE_X42Y91         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.083     2.227 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_3/O
                         net (fo=2, routed)           0.046     2.273    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.054     2.327 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         2.556     4.883    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word_adjusted__14[2]
    SLICE_X13Y180        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     5.031 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[72]_INST_0/O
                         net (fo=1, routed)           1.689     6.720    design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_rdata[72]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[72]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.154    11.274    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.100    11.374    
                         clock uncertainty           -0.035    11.339    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1RDATA[72])
                                                     -0.818    10.521    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.521    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[63]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 0.491ns (9.573%)  route 4.638ns (90.427%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.166ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.151ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.323     1.471    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X36Y93         FDSE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.082     1.553 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=25, routed)          0.289     1.842    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_word
    SLICE_X41Y93         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.123     1.965 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[1]_i_3__0/O
                         net (fo=5, routed)           0.179     2.144    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word__3[0]
    SLICE_X42Y91         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.083     2.227 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_3/O
                         net (fo=2, routed)           0.046     2.273    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.054     2.327 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         2.505     4.832    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word_adjusted__14[2]
    SLICE_X13Y180        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.149     4.981 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[63]_INST_0/O
                         net (fo=1, routed)           1.619     6.600    design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_rdata[63]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[63]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.154    11.274    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.100    11.374    
                         clock uncertainty           -0.035    11.339    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1RDATA[63])
                                                     -0.841    10.498    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.498    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[50]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 0.394ns (7.816%)  route 4.647ns (92.184%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.166ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.151ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.323     1.471    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X36Y93         FDSE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.082     1.553 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=25, routed)          0.289     1.842    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_word
    SLICE_X41Y93         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.123     1.965 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[1]_i_3__0/O
                         net (fo=5, routed)           0.179     2.144    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word__3[0]
    SLICE_X42Y91         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.083     2.227 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_3/O
                         net (fo=2, routed)           0.046     2.273    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.054     2.327 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         2.486     4.813    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word_adjusted__14[2]
    SLICE_X13Y180        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.052     4.865 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[50]_INST_0/O
                         net (fo=1, routed)           1.647     6.512    design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_rdata[50]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[50]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.154    11.274    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.100    11.374    
                         clock uncertainty           -0.035    11.339    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1RDATA[50])
                                                     -0.878    10.461    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.461    
                         arrival time                          -6.512    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[18]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 0.439ns (8.831%)  route 4.532ns (91.169%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.166ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.151ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.323     1.471    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X36Y93         FDSE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.082     1.553 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=25, routed)          0.289     1.842    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_word
    SLICE_X41Y93         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.123     1.965 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[1]_i_3__0/O
                         net (fo=5, routed)           0.179     2.144    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word__3[0]
    SLICE_X42Y91         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.083     2.227 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_3/O
                         net (fo=2, routed)           0.046     2.273    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.054     2.327 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         2.392     4.719    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word_adjusted__14[2]
    SLICE_X10Y180        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.097     4.816 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[18]_INST_0/O
                         net (fo=1, routed)           1.626     6.442    design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_rdata[18]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.154    11.274    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.100    11.374    
                         clock uncertainty           -0.035    11.339    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1RDATA[18])
                                                     -0.919    10.420    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.420    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[82]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.437ns (8.807%)  route 4.525ns (91.193%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.166ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.151ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.323     1.471    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X36Y93         FDSE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.082     1.553 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=25, routed)          0.289     1.842    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_word
    SLICE_X41Y93         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.123     1.965 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[1]_i_3__0/O
                         net (fo=5, routed)           0.179     2.144    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word__3[0]
    SLICE_X42Y91         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.083     2.227 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_3/O
                         net (fo=2, routed)           0.046     2.273    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.054     2.327 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         2.399     4.726    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word_adjusted__14[2]
    SLICE_X10Y180        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.095     4.821 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[82]_INST_0/O
                         net (fo=1, routed)           1.612     6.433    design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_rdata[82]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[82]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.154    11.274    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.100    11.374    
                         clock uncertainty           -0.035    11.339    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1RDATA[82])
                                                     -0.868    10.471    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.471    
                         arrival time                          -6.433    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[89]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 0.466ns (9.179%)  route 4.611ns (90.821%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.166ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.151ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.323     1.471    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X36Y93         FDSE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.082     1.553 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=25, routed)          0.289     1.842    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_word
    SLICE_X41Y93         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.123     1.965 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[1]_i_3__0/O
                         net (fo=5, routed)           0.179     2.144    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word__3[0]
    SLICE_X42Y91         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.083     2.227 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_3/O
                         net (fo=2, routed)           0.046     2.273    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.054     2.327 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         2.407     4.734    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word_adjusted__14[2]
    SLICE_X10Y180        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.124     4.858 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[89]_INST_0/O
                         net (fo=1, routed)           1.690     6.548    design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_rdata[89]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[89]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.154    11.274    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.100    11.374    
                         clock uncertainty           -0.035    11.339    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1RDATA[89])
                                                     -0.729    10.610    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.610    
                         arrival time                          -6.548    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[114]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.440ns (8.891%)  route 4.509ns (91.109%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.166ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.151ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.323     1.471    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X36Y93         FDSE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.082     1.553 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=25, routed)          0.289     1.842    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_word
    SLICE_X41Y93         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.123     1.965 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[1]_i_3__0/O
                         net (fo=5, routed)           0.179     2.144    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word__3[0]
    SLICE_X42Y91         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.083     2.227 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_3/O
                         net (fo=2, routed)           0.046     2.273    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.054     2.327 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         2.397     4.724    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word_adjusted__14[2]
    SLICE_X10Y180        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.098     4.822 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[114]_INST_0/O
                         net (fo=1, routed)           1.598     6.420    design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_rdata[114]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[114]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.154    11.274    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.100    11.374    
                         clock uncertainty           -0.035    11.339    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1RDATA[114])
                                                     -0.821    10.518    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[0]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.438ns (8.827%)  route 4.524ns (91.173%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.166ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.151ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.323     1.471    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X36Y93         FDSE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.082     1.553 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=25, routed)          0.289     1.842    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_word
    SLICE_X41Y93         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.123     1.965 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[1]_i_3__0/O
                         net (fo=5, routed)           0.179     2.144    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word__3[0]
    SLICE_X42Y91         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.083     2.227 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_3/O
                         net (fo=2, routed)           0.046     2.273    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.054     2.327 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         2.410     4.737    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word_adjusted__14[2]
    SLICE_X16Y180        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.096     4.833 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[0]_INST_0/O
                         net (fo=1, routed)           1.600     6.433    design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_rdata[0]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.154    11.274    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.100    11.374    
                         clock uncertainty           -0.035    11.339    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1RDATA[0])
                                                     -0.806    10.533    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.533    
                         arrival time                          -6.433    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[83]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 0.439ns (8.851%)  route 4.521ns (91.149%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.166ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.151ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.323     1.471    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X36Y93         FDSE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.082     1.553 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=25, routed)          0.289     1.842    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_word
    SLICE_X41Y93         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.123     1.965 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[1]_i_3__0/O
                         net (fo=5, routed)           0.179     2.144    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word__3[0]
    SLICE_X42Y91         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.083     2.227 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_3/O
                         net (fo=2, routed)           0.046     2.273    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.054     2.327 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         2.403     4.730    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word_adjusted__14[2]
    SLICE_X10Y180        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.097     4.827 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[83]_INST_0/O
                         net (fo=1, routed)           1.604     6.431    design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_rdata[83]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[83]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.154    11.274    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.100    11.374    
                         clock uncertainty           -0.035    11.339    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1RDATA[83])
                                                     -0.783    10.556    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.556    
                         arrival time                          -6.431    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[26]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 0.439ns (8.896%)  route 4.496ns (91.104%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.166ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.151ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.323     1.471    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X36Y93         FDSE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.082     1.553 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=25, routed)          0.289     1.842    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_word
    SLICE_X41Y93         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.123     1.965 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[1]_i_3__0/O
                         net (fo=5, routed)           0.179     2.144    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word__3[0]
    SLICE_X42Y91         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.083     2.227 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_3/O
                         net (fo=2, routed)           0.046     2.273    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.054     2.327 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         2.463     4.790    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.read_data_inst/current_word_adjusted__14[2]
    SLICE_X18Y182        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.097     4.887 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[26]_INST_0/O
                         net (fo=1, routed)           1.519     6.406    design_1_i/zynq_ultra_ps_e_0/inst/maxigp1_rdata[26]
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1RDATA[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.154    11.274    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.100    11.374    
                         clock uncertainty           -0.035    11.339    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1RDATA[26])
                                                     -0.806    10.533    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.533    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  4.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.110ns (54.455%)  route 0.092ns (45.545%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.221ns (routing 0.151ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.166ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095     0.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.221     1.341    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X36Y84         FDRE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.060     1.401 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q_reg[37]/Q
                         net (fo=2, routed)           0.074     1.475    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q[37]
    SLICE_X38Y84         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.023     1.498 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr0_carry__2_i_3__0/O
                         net (fo=1, routed)           0.008     1.506    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pre_mi_addr__0[37]
    SLICE_X38Y84         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.027     1.533 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr0_carry__2/O[4]
                         net (fo=1, routed)           0.010     1.543    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr0_carry__2_n_11
    SLICE_X38Y84         FDRE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.420     1.568    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X38Y84         FDRE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[37]/C
                         clock pessimism             -0.099     1.469    
    SLICE_X38Y84         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.050     1.519    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/tpgForeground_U0/x_1_reg_493_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/tpgForeground_U0/x_reg_201_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.061ns (35.673%)  route 0.110ns (64.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.314ns (routing 0.151ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.480ns (routing 0.166ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095     0.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.314     1.434    design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X20Y210        FDRE                                         r  design_1_i/v_tpg_0/inst/tpgForeground_U0/x_1_reg_493_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y210        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.061     1.495 r  design_1_i/v_tpg_0/inst/tpgForeground_U0/x_1_reg_493_reg[8]/Q
                         net (fo=3, routed)           0.110     1.605    design_1_i/v_tpg_0/inst/tpgForeground_U0/x_1_reg_493_reg__0[8]
    SLICE_X19Y210        FDRE                                         r  design_1_i/v_tpg_0/inst/tpgForeground_U0/x_reg_201_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.480     1.628    design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_clk
    SLICE_X19Y210        FDRE                                         r  design_1_i/v_tpg_0/inst/tpgForeground_U0/x_reg_201_reg[8]/C
                         clock pessimism             -0.103     1.525    
    SLICE_X19Y210        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.052     1.577    design_1_i/v_tpg_0/inst/tpgForeground_U0/x_reg_201_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_dout_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.063ns (34.426%)  route 0.120ns (65.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.303ns (routing 0.151ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.479ns (routing 0.166ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095     0.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.303     1.423    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/s_axi_aclk
    SLICE_X25Y233        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y233        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.063     1.486 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_dout_reg[6]/Q
                         net (fo=1, routed)           0.120     1.606    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_dout[6]
    SLICE_X24Y234        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_dout_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.479     1.627    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/s_axi_aclk
    SLICE_X24Y234        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_dout_reg_reg[6]/C
                         clock pessimism             -0.103     1.524    
    SLICE_X24Y234        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.052     1.576    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_dout_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_lb_din_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.063ns (35.196%)  route 0.116ns (64.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      1.358ns (routing 0.151ns, distribution 1.207ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.166ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095     0.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.358     1.478    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/s_axi_aclk
    SLICE_X23Y237        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y237        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.063     1.541 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_dout_reg[8]/Q
                         net (fo=1, routed)           0.116     1.657    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_lb_dout_reg[9]_0[0]
    SLICE_X21Y237        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_lb_din_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.527     1.675    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/s_axi_aclk
    SLICE_X21Y237        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_lb_din_reg[8]/C
                         clock pessimism             -0.102     1.573    
    SLICE_X21Y237        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.052     1.625    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_lb_din_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x120_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/cfg_phy_mem_map_control_b0_reg[532]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.060ns (29.412%)  route 0.144ns (70.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Net Delay (Source):      1.368ns (routing 0.151ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.166ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095     0.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.368     1.488    design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/vid_phy_axi4lite_aclk
    SLICE_X10Y230        FDRE                                         r  design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x120_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y230        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.060     1.548 r  design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x120_reg[1]/Q
                         net (fo=2, routed)           0.144     1.692    design_1_i/vid_phy_controller_0/inst/data35[1]
    SLICE_X11Y231        FDRE                                         r  design_1_i/vid_phy_controller_0/inst/cfg_phy_mem_map_control_b0_reg[532]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.561     1.709    design_1_i/vid_phy_controller_0/inst/vid_phy_axi4lite_aclk
    SLICE_X11Y231        FDRE                                         r  design_1_i/vid_phy_controller_0/inst/cfg_phy_mem_map_control_b0_reg[532]/C
                         clock pessimism             -0.102     1.607    
    SLICE_X11Y231        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.052     1.659    design_1_i/vid_phy_controller_0/inst/cfg_phy_mem_map_control_b0_reg[532]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_191/ap_return_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/tmp_137_reg_353_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.061ns (28.372%)  route 0.154ns (71.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.299ns (routing 0.151ns, distribution 1.148ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.166ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095     0.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.299     1.419    design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_191/ap_clk
    SLICE_X24Y211        FDRE                                         r  design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_191/ap_return_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y211        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.061     1.480 r  design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_191/ap_return_reg[2]/Q
                         net (fo=3, routed)           0.154     1.634    design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_191_n_14
    SLICE_X23Y212        FDRE                                         r  design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/tmp_137_reg_353_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.501     1.649    design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_clk
    SLICE_X23Y212        FDRE                                         r  design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/tmp_137_reg_353_reg[2]/C
                         clock pessimism             -0.103     1.546    
    SLICE_X23Y212        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.052     1.598    design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/tmp_137_reg_353_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.041ns (37.273%)  route 0.069ns (62.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.851ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      0.767ns (routing 0.095ns, distribution 0.672ns)
  Clock Net Delay (Destination): 0.876ns (routing 0.104ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.767     0.851    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X36Y77         FDRE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.041     0.892 r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[1]/Q
                         net (fo=2, routed)           0.069     0.961    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q[1]
    SLICE_X36Y79         FDRE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.876     0.979    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X36Y79         FDRE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[1]/C
                         clock pessimism             -0.089     0.890    
    SLICE_X36Y79         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.035     0.925    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/W_FIFO_INST/clk_dout_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.040ns (51.282%)  route 0.038ns (48.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.838ns (routing 0.095ns, distribution 0.743ns)
  Clock Net Delay (Destination): 0.937ns (routing 0.104ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.838     0.922    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/W_FIFO_INST/s_axi_aclk
    SLICE_X24Y237        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/W_FIFO_INST/clk_dout_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y237        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.040     0.962 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/W_FIFO_INST/clk_dout_reg_reg[7]/Q
                         net (fo=1, routed)           0.038     1.000    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/W_FIFO_INST_n_26
    SLICE_X24Y237        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.937     1.040    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/s_axi_aclk
    SLICE_X24Y237        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_dout_reg[7]/C
                         clock pessimism             -0.112     0.928    
    SLICE_X24Y237        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     0.963    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_lb_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/cfg_phy_mem_map_control_b0_reg[142]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/DRP_Config_Reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.040ns (51.282%)  route 0.038ns (48.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.872ns (routing 0.095ns, distribution 0.777ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.104ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.872     0.956    design_1_i/vid_phy_controller_0/inst/vid_phy_axi4lite_aclk
    SLICE_X3Y237         FDRE                                         r  design_1_i/vid_phy_controller_0/inst/cfg_phy_mem_map_control_b0_reg[142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y237         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.040     0.996 r  design_1_i/vid_phy_controller_0/inst/cfg_phy_mem_map_control_b0_reg[142]/Q
                         net (fo=1, routed)           0.038     1.034    design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/cfg_phy_mem_map_control_b0_reg[144][24]
    SLICE_X3Y237         FDRE                                         r  design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/DRP_Config_Reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.974     1.077    design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/vid_phy_axi4lite_aclk
    SLICE_X3Y237         FDRE                                         r  design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/DRP_Config_Reg_reg[29]/C
                         clock pessimism             -0.115     0.962    
    SLICE_X3Y237         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.035     0.997    design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/DRP_Config_Reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/cfg_phy_mem_map_control_b0_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/DRP_Config_Reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.040ns (51.282%)  route 0.038ns (48.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.872ns (routing 0.095ns, distribution 0.777ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.104ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.872     0.956    design_1_i/vid_phy_controller_0/inst/vid_phy_axi4lite_aclk
    SLICE_X3Y239         FDRE                                         r  design_1_i/vid_phy_controller_0/inst/cfg_phy_mem_map_control_b0_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y239         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.040     0.996 r  design_1_i/vid_phy_controller_0/inst/cfg_phy_mem_map_control_b0_reg[144]/Q
                         net (fo=1, routed)           0.038     1.034    design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/cfg_phy_mem_map_control_b0_reg[144][26]
    SLICE_X3Y239         FDRE                                         r  design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/DRP_Config_Reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.974     1.077    design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/vid_phy_axi4lite_aclk
    SLICE_X3Y239         FDRE                                         r  design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/DRP_Config_Reg_reg[31]/C
                         clock pessimism             -0.115     0.962    
    SLICE_X3Y239         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.035     0.997    design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/DRP_Config_Reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     MMCME4_ADV/DCLK       n/a            5.000         10.000      5.000      MMCM_X0Y3           design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/DCLK
Min Period        n/a     GTHE4_COMMON/DRPCLK   n/a            4.000         10.000      6.000      GTHE4_COMMON_X0Y1   design_1_i/vid_phy_controller_0/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/DRPCLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     PS8/MAXIGP0ACLK       n/a            3.003         10.000      6.997      PS8_X0Y0            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK       n/a            3.003         10.000      6.997      PS8_X0Y0            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP0RCLK       n/a            3.003         10.000      6.997      PS8_X0Y0            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK       n/a            3.003         10.000      6.997      PS8_X0Y0            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK    n/a            1.355         10.000      8.645      RAMB18_X1Y74        design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Slow    MMCME4_ADV/DCLK       n/a            2.500         5.000       2.500      MMCM_X0Y3           design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME4_ADV/DCLK       n/a            2.500         5.000       2.500      MMCM_X0Y3           design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y1   design_1_i/vid_phy_controller_0/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y1   design_1_i/vid_phy_controller_0/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    MMCME4_ADV/DCLK       n/a            2.500         5.000       2.500      MMCM_X0Y3           design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME4_ADV/DCLK       n/a            2.500         5.000       2.500      MMCM_X0Y3           design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/DCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y1   design_1_i/vid_phy_controller_0/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y1   design_1_i/vid_phy_controller_0/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  To Clock:  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         6.734       5.444      BUFG_GT_X0Y26  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  m_axis_hdcp_aclk
  To Clock:  m_axis_hdcp_aclk

Setup :            0  Failing Endpoints,  Worst Slack        3.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][0]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.082ns (2.590%)  route 3.084ns (97.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 8.062 - 6.734 ) 
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.199ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.183ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.307     1.513    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X12Y248        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y248        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.082     1.595 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/Q
                         net (fo=5214, routed)        3.084     4.679    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_cke_reg
    SLICE_X11Y289        SRL16E                                       r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][0]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.145     8.062    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/link_clk
    SLICE_X11Y289        SRL16E                                       r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][0]_srl3/CLK
                         clock pessimism              0.080     8.142    
                         clock uncertainty           -0.046     8.096    
    SLICE_X11Y289        SRL16E (Setup_A6LUT_SLICEM_CLK_CE)
                                                     -0.180     7.916    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][0]_srl3
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  3.237    

Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][1]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.082ns (2.590%)  route 3.084ns (97.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 8.062 - 6.734 ) 
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.199ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.183ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.307     1.513    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X12Y248        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y248        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.082     1.595 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/Q
                         net (fo=5214, routed)        3.084     4.679    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_cke_reg
    SLICE_X11Y289        SRL16E                                       r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][1]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.145     8.062    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/link_clk
    SLICE_X11Y289        SRL16E                                       r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][1]_srl3/CLK
                         clock pessimism              0.080     8.142    
                         clock uncertainty           -0.046     8.096    
    SLICE_X11Y289        SRL16E (Setup_B6LUT_SLICEM_CLK_CE)
                                                     -0.180     7.916    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][1]_srl3
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  3.237    

Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][2]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.082ns (2.590%)  route 3.084ns (97.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 8.062 - 6.734 ) 
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.199ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.183ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.307     1.513    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X12Y248        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y248        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.082     1.595 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/Q
                         net (fo=5214, routed)        3.084     4.679    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_cke_reg
    SLICE_X11Y289        SRL16E                                       r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][2]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.145     8.062    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/link_clk
    SLICE_X11Y289        SRL16E                                       r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][2]_srl3/CLK
                         clock pessimism              0.080     8.142    
                         clock uncertainty           -0.046     8.096    
    SLICE_X11Y289        SRL16E (Setup_C6LUT_SLICEM_CLK_CE)
                                                     -0.180     7.916    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][2]_srl3
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  3.237    

Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][3]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.082ns (2.590%)  route 3.084ns (97.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 8.062 - 6.734 ) 
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.199ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.183ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.307     1.513    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X12Y248        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y248        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.082     1.595 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/Q
                         net (fo=5214, routed)        3.084     4.679    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_cke_reg
    SLICE_X11Y289        SRL16E                                       r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][3]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.145     8.062    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/link_clk
    SLICE_X11Y289        SRL16E                                       r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][3]_srl3/CLK
                         clock pessimism              0.080     8.142    
                         clock uncertainty           -0.046     8.096    
    SLICE_X11Y289        SRL16E (Setup_D6LUT_SLICEM_CLK_CE)
                                                     -0.180     7.916    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][3]_srl3
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  3.237    

Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][4]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.082ns (2.590%)  route 3.084ns (97.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 8.062 - 6.734 ) 
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.199ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.183ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.307     1.513    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X12Y248        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y248        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.082     1.595 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/Q
                         net (fo=5214, routed)        3.084     4.679    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_cke_reg
    SLICE_X11Y289        SRL16E                                       r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][4]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.145     8.062    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/link_clk
    SLICE_X11Y289        SRL16E                                       r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][4]_srl3/CLK
                         clock pessimism              0.080     8.142    
                         clock uncertainty           -0.046     8.096    
    SLICE_X11Y289        SRL16E (Setup_E6LUT_SLICEM_CLK_CE)
                                                     -0.180     7.916    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][4]_srl3
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  3.237    

Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][5]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.082ns (2.590%)  route 3.084ns (97.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 8.062 - 6.734 ) 
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.199ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.183ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.307     1.513    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X12Y248        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y248        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.082     1.595 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/Q
                         net (fo=5214, routed)        3.084     4.679    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_cke_reg
    SLICE_X11Y289        SRL16E                                       r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][5]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.145     8.062    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/link_clk
    SLICE_X11Y289        SRL16E                                       r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][5]_srl3/CLK
                         clock pessimism              0.080     8.142    
                         clock uncertainty           -0.046     8.096    
    SLICE_X11Y289        SRL16E (Setup_F6LUT_SLICEM_CLK_CE)
                                                     -0.180     7.916    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][5]_srl3
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  3.237    

Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][6]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.082ns (2.590%)  route 3.084ns (97.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 8.062 - 6.734 ) 
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.199ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.183ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.307     1.513    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X12Y248        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y248        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.082     1.595 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/Q
                         net (fo=5214, routed)        3.084     4.679    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_cke_reg
    SLICE_X11Y289        SRL16E                                       r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][6]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.145     8.062    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/link_clk
    SLICE_X11Y289        SRL16E                                       r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][6]_srl3/CLK
                         clock pessimism              0.080     8.142    
                         clock uncertainty           -0.046     8.096    
    SLICE_X11Y289        SRL16E (Setup_G6LUT_SLICEM_CLK_CE)
                                                     -0.180     7.916    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][6]_srl3
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  3.237    

Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][7]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.082ns (2.590%)  route 3.084ns (97.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 8.062 - 6.734 ) 
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.199ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.183ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.307     1.513    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X12Y248        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y248        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.082     1.595 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/Q
                         net (fo=5214, routed)        3.084     4.679    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_cke_reg
    SLICE_X11Y289        SRL16E                                       r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][7]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.145     8.062    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/link_clk
    SLICE_X11Y289        SRL16E                                       r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][7]_srl3/CLK
                         clock pessimism              0.080     8.142    
                         clock uncertainty           -0.046     8.096    
    SLICE_X11Y289        SRL16E (Setup_H6LUT_SLICEM_CLK_CE)
                                                     -0.180     7.916    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_hdcpi_ctl_reg[1][7]_srl3
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  3.237    

Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/lclk_lnk_reg[ctl][0][0]/CE
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.265ns (8.164%)  route 2.981ns (91.836%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 8.028 - 6.734 ) 
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.199ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.183ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.307     1.513    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X12Y248        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y248        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.082     1.595 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/Q
                         net (fo=5214, routed)        1.644     3.239    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/clk_cke_reg
    SLICE_X15Y294        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.033     3.272 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/lclk_lnk[ph][2]_i_1__1/O
                         net (fo=129, routed)         0.941     4.213    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/lclk_lnk_rdy_in_reg[0]
    SLICE_X17Y277        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.096     4.309 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/lclk_lnk[ctl][0][1]_i_5/O
                         net (fo=1, routed)           0.046     4.355    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/lclk_lnk[ctl][0][1]_i_5_n_0
    SLICE_X17Y277        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.054     4.409 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/lclk_lnk[ctl][0][1]_i_1/O
                         net (fo=2, routed)           0.350     4.759    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/LCLK_CFG_CD_SYNC_INST_n_6
    SLICE_X15Y276        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/lclk_lnk_reg[ctl][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.111     8.028    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/link_clk
    SLICE_X15Y276        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/lclk_lnk_reg[ctl][0][0]/C
                         clock pessimism              0.080     8.108    
                         clock uncertainty           -0.046     8.062    
    SLICE_X15Y276        FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.037     8.025    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/lclk_lnk_reg[ctl][0][0]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/lclk_lnk_reg[ctl][0][1]/CE
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.265ns (8.166%)  route 2.980ns (91.834%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 8.028 - 6.734 ) 
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.199ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.183ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.307     1.513    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/link_clk
    SLICE_X12Y248        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y248        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.082     1.595 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cke_reg/Q
                         net (fo=5214, routed)        1.644     3.239    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/clk_cke_reg
    SLICE_X15Y294        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.033     3.272 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/lclk_lnk[ph][2]_i_1__1/O
                         net (fo=129, routed)         0.941     4.213    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/lclk_lnk_rdy_in_reg[0]
    SLICE_X17Y277        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.096     4.309 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/lclk_lnk[ctl][0][1]_i_5/O
                         net (fo=1, routed)           0.046     4.355    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/lclk_lnk[ctl][0][1]_i_5_n_0
    SLICE_X17Y277        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.054     4.409 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/lclk_lnk[ctl][0][1]_i_1/O
                         net (fo=2, routed)           0.349     4.758    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/LCLK_CFG_CD_SYNC_INST_n_6
    SLICE_X15Y276        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/lclk_lnk_reg[ctl][0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.111     8.028    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/link_clk
    SLICE_X15Y276        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/lclk_lnk_reg[ctl][0][1]/C
                         clock pessimism              0.080     8.108    
                         clock uncertainty           -0.046     8.062    
    SLICE_X15Y276        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.038     8.024    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/lclk_lnk_reg[ctl][0][1]
  -------------------------------------------------------------------
                         required time                          8.024    
                         arrival time                          -4.758    
  -------------------------------------------------------------------
                         slack                                  3.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_FIFO_INST/bclk_dout_reg_pipe_126_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/bclk_dout_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.056ns (56.566%)  route 0.043ns (43.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.715ns (routing 0.113ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.815ns (routing 0.122ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.715     0.830    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/link_clk
    SLICE_X18Y252        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_FIFO_INST/bclk_dout_reg_pipe_126_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y252        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.041     0.871 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_FIFO_INST/bclk_dout_reg_pipe_126_reg/Q
                         net (fo=1, routed)           0.027     0.898    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/AUD_FIFO_INST/bclk_dout_reg_pipe_126_reg
    SLICE_X18Y253        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     0.913 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/__6/bclk_dout_reg[5]_i_1/O
                         net (fo=1, routed)           0.016     0.929    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/bclk_dout[5]
    SLICE_X18Y253        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/bclk_dout_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.815     0.941    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/link_clk
    SLICE_X18Y253        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/bclk_dout_reg_reg[5]/C
                         clock pessimism             -0.071     0.870    
    SLICE_X18Y253        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.034     0.904    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/bclk_dout_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/MAP_INST/clk_sub_reg[8][8]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/MAP_INST/clk_sub_reg[9][8]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.063ns (32.308%)  route 0.132ns (67.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      1.141ns (routing 0.183ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.199ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     0.069    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.183 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.141     1.324    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/MAP_INST/link_clk
    SLICE_X21Y265        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/MAP_INST/clk_sub_reg[8][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y265        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.063     1.387 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/MAP_INST/clk_sub_reg[8][8]/Q
                         net (fo=2, routed)           0.132     1.519    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/MAP_INST/clk_sub_reg[8]_95[8]
    SLICE_X22Y264        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/MAP_INST/clk_sub_reg[9][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.313     1.519    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/MAP_INST/link_clk
    SLICE_X22Y264        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/MAP_INST/clk_sub_reg[9][8]/C
                         clock pessimism             -0.080     1.439    
    SLICE_X22Y264        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.052     1.491    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/MAP_INST/clk_sub_reg[9][8]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[1].ENC_INST/clk_lnk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/RC_INST/clk_din_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.061ns (36.970%)  route 0.104ns (63.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      1.101ns (routing 0.183ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.199ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     0.069    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.183 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.101     1.284    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[1].ENC_INST/link_clk
    SLICE_X4Y287         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[1].ENC_INST/clk_lnk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y287         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.061     1.345 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[1].ENC_INST/clk_lnk_reg[5]/Q
                         net (fo=1, routed)           0.104     1.449    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/RC_INST/D[15]
    SLICE_X3Y287         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/RC_INST/clk_din_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.245     1.451    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/RC_INST/link_clk
    SLICE_X3Y287         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/RC_INST/clk_din_reg[15]/C
                         clock pessimism             -0.081     1.370    
    SLICE_X3Y287         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.050     1.420    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/RC_INST/clk_din_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/GB_INST/clk_vgb_slot_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/GB_INST/clk_vgb_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.086ns (43.878%)  route 0.110ns (56.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      1.096ns (routing 0.183ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.199ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     0.069    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.183 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.096     1.279    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/GB_INST/link_clk
    SLICE_X6Y285         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/GB_INST/clk_vgb_slot_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y285         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.063     1.342 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/GB_INST/clk_vgb_slot_reg[3][1]/Q
                         net (fo=6, routed)           0.080     1.422    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/GB_INST/clk_vgb_slot_reg_n_0_[3][1]
    SLICE_X7Y285         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.023     1.445 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/GB_INST/clk_vgb_out[1]_i_1__0/O
                         net (fo=1, routed)           0.030     1.475    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/GB_INST/clk_vgb_out[1]
    SLICE_X7Y285         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/GB_INST/clk_vgb_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.270     1.476    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/GB_INST/link_clk
    SLICE_X7Y285         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/GB_INST/clk_vgb_out_reg[1]/C
                         clock pessimism             -0.081     1.395    
    SLICE_X7Y285         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.050     1.445    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/GB_INST/clk_vgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/SCRM_INST/clk_dat_in_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/SCRM_INST/clk_dat_out_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.085ns (46.961%)  route 0.096ns (53.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      1.095ns (routing 0.183ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.199ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     0.069    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.183 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.095     1.278    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/SCRM_INST/link_clk
    SLICE_X7Y284         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/SCRM_INST/clk_dat_in_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y284         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.062     1.340 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/SCRM_INST/clk_dat_in_reg[1][3]/Q
                         net (fo=1, routed)           0.073     1.413    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/SCRM_INST/SSCP_EDGE_INST/clk_dat_in_reg[1]_20[0]
    SLICE_X6Y284         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.023     1.436 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/SCRM_INST/SSCP_EDGE_INST/clk_dat_out[1][3]_i_1__1/O
                         net (fo=1, routed)           0.023     1.459    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/SCRM_INST/SSCP_EDGE_INST_n_34
    SLICE_X6Y284         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/SCRM_INST/clk_dat_out_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.254     1.460    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/SCRM_INST/link_clk
    SLICE_X6Y284         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/SCRM_INST/clk_dat_out_reg[1][3]/C
                         clock pessimism             -0.081     1.379    
    SLICE_X6Y284         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.050     1.429    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/SCRM_INST/clk_dat_out_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/clk_vgb_slot_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/clk_vgb_slot_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.061ns (28.241%)  route 0.155ns (71.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      1.109ns (routing 0.183ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.199ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     0.069    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.183 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.109     1.292    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/link_clk
    SLICE_X8Y272         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/clk_vgb_slot_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y272         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.061     1.353 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/clk_vgb_slot_reg[1][0]/Q
                         net (fo=2, routed)           0.155     1.508    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/clk_vgb_slot_reg[1]_50[0]
    SLICE_X8Y267         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/clk_vgb_slot_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.302     1.508    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/link_clk
    SLICE_X8Y267         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/clk_vgb_slot_reg[2][0]/C
                         clock pessimism             -0.080     1.428    
    SLICE_X8Y267         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.050     1.478    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/clk_vgb_slot_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_25_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/clk_dout_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.053ns (43.089%)  route 0.070ns (56.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Net Delay (Source):      0.760ns (routing 0.113ns, distribution 0.647ns)
  Clock Net Delay (Destination): 0.851ns (routing 0.122ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.760     0.875    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/link_clk
    SLICE_X22Y260        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y260        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.039     0.914 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/SUB_FIFO_INST/clk_dout_reg_pipe_25_reg/Q
                         net (fo=1, routed)           0.054     0.968    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/SUB_FIFO_INST/clk_dout_reg_pipe_25_reg
    SLICE_X21Y260        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     0.982 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/__5/clk_dout_reg[26]_i_1/O
                         net (fo=1, routed)           0.016     0.998    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/clk_dout[26]
    SLICE_X21Y260        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/clk_dout_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.851     0.977    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/link_clk
    SLICE_X21Y260        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/clk_dout_reg_reg[26]/C
                         clock pessimism             -0.046     0.931    
    SLICE_X21Y260        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.034     0.965    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/clk_dout_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[0].ENC_INST/clk_dat_in_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[0].ENC_INST/clk_dat_in_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.060ns (32.258%)  route 0.126ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      1.089ns (routing 0.183ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.199ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     0.069    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.183 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.089     1.272    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[0].ENC_INST/link_clk
    SLICE_X4Y291         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[0].ENC_INST/clk_dat_in_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y291         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.060     1.332 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[0].ENC_INST/clk_dat_in_reg[0][3]/Q
                         net (fo=5, routed)           0.126     1.458    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[0].ENC_INST/clk_dat_in_reg_n_0_[0][3]
    SLICE_X3Y290         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[0].ENC_INST/clk_dat_in_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.247     1.453    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[0].ENC_INST/link_clk
    SLICE_X3Y290         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[0].ENC_INST/clk_dat_in_reg[1][3]/C
                         clock pessimism             -0.081     1.372    
    SLICE_X3Y290         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.052     1.424    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[0].ENC_INST/clk_dat_in_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[2].ENC_INST/clk_qm_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[2].ENC_INST/clk_n1qm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.097ns (39.271%)  route 0.150ns (60.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Net Delay (Source):      1.136ns (routing 0.183ns, distribution 0.953ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.199ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     0.069    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.183 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.136     1.319    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[2].ENC_INST/link_clk
    SLICE_X1Y299         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[2].ENC_INST/clk_qm_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y299         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.060     1.379 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[2].ENC_INST/clk_qm_reg[0][7]/Q
                         net (fo=10, routed)          0.120     1.499    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[2].ENC_INST/din[3]
    SLICE_X1Y300         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     1.536 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[2].ENC_INST/clk_n1qm[1]_i_1__9/O
                         net (fo=1, routed)           0.030     1.566    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[2].ENC_INST/clk_n1qm[1]_i_1__9_n_0
    SLICE_X1Y300         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[2].ENC_INST/clk_n1qm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.314     1.520    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[2].ENC_INST/link_clk
    SLICE_X1Y300         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[2].ENC_INST/clk_n1qm_reg[1]/C
                         clock pessimism             -0.039     1.481    
    SLICE_X1Y300         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.050     1.531    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[2].ENC_INST/clk_n1qm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/lclk_fifo_dout_del_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/lclk_lnk_reg[dat][2][3]/D
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.099ns (48.058%)  route 0.107ns (51.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      1.101ns (routing 0.183ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.199ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     0.069    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.183 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.101     1.284    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/link_clk
    SLICE_X15Y279        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/lclk_fifo_dout_del_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y279        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.063     1.347 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/lclk_fifo_dout_del_reg[35]/Q
                         net (fo=4, routed)           0.071     1.418    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/lclk_fifo_dout_del[19]
    SLICE_X16Y279        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.036     1.454 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/lclk_lnk[dat][2][3]_i_1/O
                         net (fo=1, routed)           0.036     1.490    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/LCLK_CFG_CD_SYNC_INST_n_44
    SLICE_X16Y279        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/lclk_lnk_reg[dat][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.279     1.485    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/link_clk
    SLICE_X16Y279        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/lclk_lnk_reg[dat][2][3]/C
                         clock pessimism             -0.080     1.405    
    SLICE_X16Y279        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.050     1.455    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/lclk_lnk_reg[dat][2][3]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         m_axis_hdcp_aclk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      2.442         6.734       4.292      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      2.442         6.734       4.292      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      2.442         6.734       4.292      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      2.442         6.734       4.292      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      2.442         6.734       4.292      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      2.442         6.734       4.292      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     SRL16E/CLK               n/a                      1.064         6.734       5.670      SLICE_X11Y276       design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/MUX_INST/clk_vid_ctl_reg[2]_srl2/CLK
Min Period        n/a     SRL16E/CLK               n/a                      1.064         6.734       5.670      SLICE_X11Y276       design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/MUX_INST/clk_vid_ctl_reg[3]_srl2/CLK
Min Period        n/a     SRL16E/CLK               n/a                      1.064         6.734       5.670      SLICE_X11Y276       design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/MUX_INST/clk_vid_ctl_reg[4]_srl2/CLK
Min Period        n/a     SRL16E/CLK               n/a                      1.064         6.734       5.670      SLICE_X11Y276       design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/MUX_INST/clk_vid_ctl_reg[5]_srl2/CLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.100         3.367       2.267      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.023       0.540      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.020       0.543      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.020       0.543      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.012       0.560      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.010       0.562      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.010       0.562      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.751         0.023       0.728      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.751         0.020       0.731      GTHE4_CHANNEL_X0Y5  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.751         0.020       0.731      GTHE4_CHANNEL_X0Y6  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.783         0.013       0.770      GTHE4_CHANNEL_X0Y4  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  mgtrefclk0_pad_p_in
  To Clock:  mgtrefclk0_pad_p_in

Setup :            0  Failing Endpoints,  Worst Slack        2.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk0_pad_p_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk0_pad_p_in rise@3.367ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.300ns (44.910%)  route 0.368ns (55.090%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 5.292 - 3.367 ) 
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.829ns (routing 0.829ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.763ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.829     2.357    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.081     2.438 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/Q
                         net (fo=2, routed)           0.288     2.726    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]
    SLICE_X10Y211        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.123     2.849 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.876    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_0
    SLICE_X10Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016     2.892 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.919    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_0
    SLICE_X10Y213        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.080     2.999 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.026     3.025    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]_i_1_n_14
    SLICE_X10Y213        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.628     5.292    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y213        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/C
                         clock pessimism              0.381     5.672    
                         clock uncertainty           -0.035     5.637    
    SLICE_X10Y213        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.034     5.671    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          5.671    
                         arrival time                          -3.025    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk0_pad_p_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk0_pad_p_in rise@3.367ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.326ns (48.802%)  route 0.342ns (51.198%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 5.304 - 3.367 ) 
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.829ns (routing 0.829ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.763ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.829     2.357    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.081     2.438 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/Q
                         net (fo=2, routed)           0.288     2.726    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]
    SLICE_X10Y211        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.123     2.849 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.876    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_0
    SLICE_X10Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.122     2.998 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.027     3.025    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_8
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.640     5.304    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/C
                         clock pessimism              0.380     5.684    
                         clock uncertainty           -0.035     5.649    
    SLICE_X10Y212        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.034     5.683    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          5.683    
                         arrival time                          -3.025    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk0_pad_p_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk0_pad_p_in rise@3.367ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.325ns (48.799%)  route 0.341ns (51.201%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 5.304 - 3.367 ) 
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.829ns (routing 0.829ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.763ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.829     2.357    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.081     2.438 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/Q
                         net (fo=2, routed)           0.288     2.726    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]
    SLICE_X10Y211        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.123     2.849 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.876    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_0
    SLICE_X10Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.121     2.997 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[5]
                         net (fo=1, routed)           0.026     3.023    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_10
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.640     5.304    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[13]/C
                         clock pessimism              0.380     5.684    
                         clock uncertainty           -0.035     5.649    
    SLICE_X10Y212        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.034     5.683    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.683    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk0_pad_p_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk0_pad_p_in rise@3.367ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.279ns (43.122%)  route 0.368ns (56.878%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 5.292 - 3.367 ) 
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.829ns (routing 0.829ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.763ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.829     2.357    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.081     2.438 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/Q
                         net (fo=2, routed)           0.288     2.726    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]
    SLICE_X10Y211        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.123     2.849 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.876    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_0
    SLICE_X10Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016     2.892 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.919    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_0
    SLICE_X10Y213        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.059     2.978 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.026     3.004    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]_i_1_n_15
    SLICE_X10Y213        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.628     5.292    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y213        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]/C
                         clock pessimism              0.381     5.672    
                         clock uncertainty           -0.035     5.637    
    SLICE_X10Y213        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.034     5.671    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          5.671    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk0_pad_p_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk0_pad_p_in rise@3.367ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.311ns (47.626%)  route 0.342ns (52.374%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 5.304 - 3.367 ) 
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.829ns (routing 0.829ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.763ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.829     2.357    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.081     2.438 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/Q
                         net (fo=2, routed)           0.288     2.726    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]
    SLICE_X10Y211        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.123     2.849 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.876    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_0
    SLICE_X10Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.107     2.983 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[6]
                         net (fo=1, routed)           0.027     3.010    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_9
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.640     5.304    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[14]/C
                         clock pessimism              0.380     5.684    
                         clock uncertainty           -0.035     5.649    
    SLICE_X10Y212        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.034     5.683    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.683    
                         arrival time                          -3.010    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk0_pad_p_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk0_pad_p_in rise@3.367ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.294ns (46.299%)  route 0.341ns (53.701%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 5.304 - 3.367 ) 
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.829ns (routing 0.829ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.763ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.829     2.357    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.081     2.438 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/Q
                         net (fo=2, routed)           0.288     2.726    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]
    SLICE_X10Y211        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.123     2.849 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.876    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_0
    SLICE_X10Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.090     2.966 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[4]
                         net (fo=1, routed)           0.026     2.992    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_11
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.640     5.304    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[12]/C
                         clock pessimism              0.380     5.684    
                         clock uncertainty           -0.035     5.649    
    SLICE_X10Y212        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.034     5.683    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          5.683    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk0_pad_p_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk0_pad_p_in rise@3.367ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.290ns (45.886%)  route 0.342ns (54.114%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 5.305 - 3.367 ) 
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.829ns (routing 0.829ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.763ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.829     2.357    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.081     2.438 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/Q
                         net (fo=2, routed)           0.288     2.726    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]
    SLICE_X10Y211        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.123     2.849 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.876    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_0
    SLICE_X10Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.086     2.962 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.027     2.989    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_12
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.641     5.305    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/C
                         clock pessimism              0.380     5.685    
                         clock uncertainty           -0.035     5.650    
    SLICE_X10Y212        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.033     5.683    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.683    
                         arrival time                          -2.989    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.701ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk0_pad_p_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk0_pad_p_in rise@3.367ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.284ns (45.440%)  route 0.341ns (54.560%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 5.305 - 3.367 ) 
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.829ns (routing 0.829ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.763ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.829     2.357    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.081     2.438 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/Q
                         net (fo=2, routed)           0.288     2.726    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]
    SLICE_X10Y211        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.123     2.849 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.876    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_0
    SLICE_X10Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.080     2.956 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.026     2.982    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_14
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.641     5.305    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/C
                         clock pessimism              0.380     5.685    
                         clock uncertainty           -0.035     5.650    
    SLICE_X10Y212        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.034     5.684    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -2.982    
  -------------------------------------------------------------------
                         slack                                  2.701    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk0_pad_p_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk0_pad_p_in rise@3.367ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.274ns (44.481%)  route 0.342ns (55.519%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 5.305 - 3.367 ) 
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.829ns (routing 0.829ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.763ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.829     2.357    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.081     2.438 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/Q
                         net (fo=2, routed)           0.288     2.726    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]
    SLICE_X10Y211        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.123     2.849 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.876    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_0
    SLICE_X10Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.070     2.946 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.027     2.973    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_13
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.641     5.305    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/C
                         clock pessimism              0.380     5.685    
                         clock uncertainty           -0.035     5.650    
    SLICE_X10Y212        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.033     5.683    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.683    
                         arrival time                          -2.973    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk0_pad_p_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk0_pad_p_in rise@3.367ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.263ns (43.543%)  route 0.341ns (56.457%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 5.305 - 3.367 ) 
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.829ns (routing 0.829ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.763ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.829     2.357    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.081     2.438 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/Q
                         net (fo=2, routed)           0.288     2.726    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]
    SLICE_X10Y211        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.123     2.849 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     2.876    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_0
    SLICE_X10Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.059     2.935 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.026     2.961    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_15
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.641     5.305    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]/C
                         clock pessimism              0.380     5.685    
                         clock uncertainty           -0.035     5.650    
    SLICE_X10Y212        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.034     5.684    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -2.961    
  -------------------------------------------------------------------
                         slack                                  2.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk0_pad_p_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk0_pad_p_in rise@0.000ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.058ns (47.934%)  route 0.063ns (52.066%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Net Delay (Source):      1.005ns (routing 0.465ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.504ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.005     1.219    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y213        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y213        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.039     1.258 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/Q
                         net (fo=2, routed)           0.056     1.314    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]
    SLICE_X10Y213        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.019     1.333 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.340    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]_i_1_n_14
    SLICE_X10Y213        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.120     1.470    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y213        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/C
                         clock pessimism             -0.245     1.226    
    SLICE_X10Y213        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.034     1.260    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk0_pad_p_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk0_pad_p_in rise@0.000ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.058ns (47.934%)  route 0.063ns (52.066%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Net Delay (Source):      1.013ns (routing 0.465ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.504ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.013     1.227    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.039     1.266 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]/Q
                         net (fo=2, routed)           0.056     1.322    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]
    SLICE_X10Y211        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.019     1.341 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.348    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_14
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.128     1.478    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]/C
                         clock pessimism             -0.245     1.234    
    SLICE_X10Y211        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.034     1.268    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk0_pad_p_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk0_pad_p_in rise@0.000ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.058ns (47.934%)  route 0.063ns (52.066%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.228ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Net Delay (Source):      1.014ns (routing 0.465ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.504ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.014     1.228    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y212        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.039     1.267 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/Q
                         net (fo=2, routed)           0.056     1.323    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]
    SLICE_X10Y212        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.019     1.342 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.349    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_14
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.129     1.479    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/C
                         clock pessimism             -0.245     1.235    
    SLICE_X10Y212        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.034     1.269    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk0_pad_p_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk0_pad_p_in rise@0.000ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.059ns (46.825%)  route 0.067ns (53.175%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.228ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Net Delay (Source):      1.014ns (routing 0.465ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.504ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.014     1.228    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y212        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.040     1.268 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/Q
                         net (fo=2, routed)           0.059     1.327    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]
    SLICE_X10Y212        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.346 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.008     1.354    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_13
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.129     1.479    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/C
                         clock pessimism             -0.245     1.235    
    SLICE_X10Y212        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.034     1.269    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk0_pad_p_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk0_pad_p_in rise@0.000ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.059ns (46.825%)  route 0.067ns (53.175%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Net Delay (Source):      1.013ns (routing 0.465ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.504ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.013     1.227    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y212        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.040     1.267 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/Q
                         net (fo=2, routed)           0.059     1.326    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]
    SLICE_X10Y212        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.019     1.345 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.008     1.353    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_8
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.128     1.478    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/C
                         clock pessimism             -0.245     1.234    
    SLICE_X10Y212        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.034     1.268    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk0_pad_p_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk0_pad_p_in rise@0.000ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.059ns (46.825%)  route 0.067ns (53.175%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Net Delay (Source):      1.013ns (routing 0.465ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.504ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.013     1.227    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.040     1.267 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]/Q
                         net (fo=2, routed)           0.059     1.326    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]
    SLICE_X10Y211        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.345 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.008     1.353    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_13
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.128     1.478    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]/C
                         clock pessimism             -0.245     1.234    
    SLICE_X10Y211        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.034     1.268    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk0_pad_p_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk0_pad_p_in rise@0.000ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.059ns (46.825%)  route 0.067ns (53.175%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Net Delay (Source):      1.012ns (routing 0.465ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.504ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.012     1.226    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.040     1.266 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]/Q
                         net (fo=2, routed)           0.059     1.325    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]
    SLICE_X10Y211        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.019     1.344 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/O[7]
                         net (fo=1, routed)           0.008     1.352    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_8
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.127     1.477    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]/C
                         clock pessimism             -0.245     1.233    
    SLICE_X10Y211        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.034     1.267    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk0_pad_p_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk0_pad_p_in rise@0.000ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.082ns (63.566%)  route 0.047ns (36.434%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Net Delay (Source):      1.013ns (routing 0.465ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.504ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.013     1.227    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.039     1.266 f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]/Q
                         net (fo=2, routed)           0.030     1.296    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]
    SLICE_X10Y211        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.024     1.320 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt[0]_i_9/O
                         net (fo=1, routed)           0.010     1.330    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt[0]_i_9_n_0
    SLICE_X10Y211        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.019     1.349 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.007     1.356    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_15
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.128     1.478    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]/C
                         clock pessimism             -0.245     1.234    
    SLICE_X10Y211        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.034     1.268    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk0_pad_p_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk0_pad_p_in rise@0.000ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.070ns (51.095%)  route 0.067ns (48.905%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.228ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Net Delay (Source):      1.014ns (routing 0.465ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.504ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.014     1.228    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y212        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.040     1.268 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/Q
                         net (fo=2, routed)           0.059     1.327    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]
    SLICE_X10Y212        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.030     1.357 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.008     1.365    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]_i_1_n_12
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.129     1.479    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/C
                         clock pessimism             -0.245     1.235    
    SLICE_X10Y212        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.034     1.269    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             mgtrefclk0_pad_p_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk0_pad_p_in rise@0.000ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.070ns (51.095%)  route 0.067ns (48.905%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Net Delay (Source):      1.013ns (routing 0.465ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.504ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.013     1.227    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.040     1.267 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]/Q
                         net (fo=2, routed)           0.059     1.326    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]
    SLICE_X10Y211        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.030     1.356 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.008     1.364    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]_i_1_n_12
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.128     1.478    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[3]/C
                         clock pessimism             -0.245     1.234    
    SLICE_X10Y211        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.034     1.268    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mgtrefclk0_pad_p_in
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.367
Sources:            { TX_REFCLK_P_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG_GT/I          n/a            1.290         3.367       2.077      BUFG_GT_X0Y38  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.367       2.296      MMCM_X0Y3      design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.550         3.367       2.817      SLICE_X10Y211  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.550         3.367       2.817      SLICE_X10Y212  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.550         3.367       2.817      SLICE_X10Y212  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.550         3.367       2.817      SLICE_X10Y212  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.550         3.367       2.817      SLICE_X10Y212  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            0.550         3.367       2.817      SLICE_X10Y212  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            0.550         3.367       2.817      SLICE_X10Y212  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/C
Min Period        n/a     FDCE/C             n/a            0.550         3.367       2.817      SLICE_X10Y213  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]/C
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         1.684       1.234      MMCM_X0Y3      design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         1.684       1.234      MMCM_X0Y3      design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.275         1.683       1.408      SLICE_X9Y210   design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RUN_SYNC_INST/syncstages_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         1.683       1.408      SLICE_X9Y210   design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RUN_SYNC_INST/syncstages_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         1.683       1.408      SLICE_X9Y210   design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RUN_SYNC_INST/syncstages_ff_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.684       1.409      SLICE_X10Y212  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.684       1.409      SLICE_X10Y212  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.684       1.409      SLICE_X10Y212  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.684       1.409      SLICE_X10Y212  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.684       1.409      SLICE_X10Y212  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[14]/C
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         1.683       1.233      MMCM_X0Y3      design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         1.684       1.234      MMCM_X0Y3      design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.275         1.683       1.408      SLICE_X10Y213  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         1.683       1.408      SLICE_X10Y213  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         1.683       1.408      SLICE_X9Y210   design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RUN_SYNC_INST/syncstages_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         1.683       1.408      SLICE_X9Y210   design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RUN_SYNC_INST/syncstages_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         1.683       1.408      SLICE_X9Y210   design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RUN_SYNC_INST/syncstages_ff_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         1.683       1.408      SLICE_X10Y212  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         1.683       1.408      SLICE_X10Y212  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         1.683       1.408      SLICE_X10Y211  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.367
Sources:            { design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         3.367       2.296      MMCM_X0Y3  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         3.367       2.296      MMCM_X0Y3  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.963ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.367
Sources:            { design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     OSERDESE3/CLK       n/a            1.600         3.367       1.767      BITSLICE_RX_TX_X0Y73  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST/CLK
Min Period        n/a     BUFGCE/I            n/a            1.290         3.367       2.077      BUFGCE_X0Y73          design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         3.367       2.296      MMCM_X0Y3             design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    OSERDESE3/CLK       n/a            0.720         1.684       0.963      BITSLICE_RX_TX_X0Y73  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a            0.720         1.684       0.963      BITSLICE_RX_TX_X0Y73  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a            0.720         1.684       0.963      BITSLICE_RX_TX_X0Y73  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a            0.720         1.684       0.963      BITSLICE_RX_TX_X0Y73  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.231ns (12.101%)  route 1.678ns (87.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 7.571 - 3.367 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 1.189ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.998ns (routing 1.097ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.267     4.999    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/dest_clk
    SLICE_X20Y222        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y222        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.083     5.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/Q
                         net (fo=29, routed)          0.507     5.589    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vid_io_out_reset
    SLICE_X22Y225        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     5.737 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/in_de_mux_i_1/O
                         net (fo=27, routed)          1.171     6.908    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/FSM_sequential_state_reg[2]
    SLICE_X19Y270        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.998     7.571    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X19Y270        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[22]/C
                         clock pessimism              0.623     8.193    
                         clock uncertainty           -0.054     8.139    
    SLICE_X19Y270        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.066     8.073    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[22]
  -------------------------------------------------------------------
                         required time                          8.073    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.231ns (12.101%)  route 1.678ns (87.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 7.571 - 3.367 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 1.189ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.998ns (routing 1.097ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.267     4.999    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/dest_clk
    SLICE_X20Y222        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y222        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.083     5.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/Q
                         net (fo=29, routed)          0.507     5.589    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vid_io_out_reset
    SLICE_X22Y225        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     5.737 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/in_de_mux_i_1/O
                         net (fo=27, routed)          1.171     6.908    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/FSM_sequential_state_reg[2]
    SLICE_X19Y270        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.998     7.571    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X19Y270        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[23]/C
                         clock pessimism              0.623     8.193    
                         clock uncertainty           -0.054     8.139    
    SLICE_X19Y270        FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.066     8.073    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[23]
  -------------------------------------------------------------------
                         required time                          8.073    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.231ns (12.769%)  route 1.578ns (87.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 7.576 - 3.367 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 1.189ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.003ns (routing 1.097ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.267     4.999    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/dest_clk
    SLICE_X20Y222        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y222        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.083     5.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/Q
                         net (fo=29, routed)          0.507     5.589    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vid_io_out_reset
    SLICE_X22Y225        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     5.737 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/in_de_mux_i_1/O
                         net (fo=27, routed)          1.071     6.808    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/FSM_sequential_state_reg[2]
    SLICE_X16Y270        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.003     7.576    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X16Y270        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[16]/C
                         clock pessimism              0.623     8.198    
                         clock uncertainty           -0.054     8.144    
    SLICE_X16Y270        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.066     8.078    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[16]
  -------------------------------------------------------------------
                         required time                          8.078    
                         arrival time                          -6.808    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.231ns (12.769%)  route 1.578ns (87.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 7.576 - 3.367 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 1.189ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.003ns (routing 1.097ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.267     4.999    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/dest_clk
    SLICE_X20Y222        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y222        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.083     5.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/Q
                         net (fo=29, routed)          0.507     5.589    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vid_io_out_reset
    SLICE_X22Y225        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     5.737 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/in_de_mux_i_1/O
                         net (fo=27, routed)          1.071     6.808    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/FSM_sequential_state_reg[2]
    SLICE_X16Y270        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.003     7.576    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X16Y270        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[21]/C
                         clock pessimism              0.623     8.198    
                         clock uncertainty           -0.054     8.144    
    SLICE_X16Y270        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.066     8.078    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[21]
  -------------------------------------------------------------------
                         required time                          8.078    
                         arrival time                          -6.808    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.231ns (12.784%)  route 1.576ns (87.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 7.575 - 3.367 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 1.189ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.002ns (routing 1.097ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.267     4.999    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/dest_clk
    SLICE_X20Y222        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y222        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.083     5.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/Q
                         net (fo=29, routed)          0.507     5.589    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vid_io_out_reset
    SLICE_X22Y225        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     5.737 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/in_de_mux_i_1/O
                         net (fo=27, routed)          1.069     6.806    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/FSM_sequential_state_reg[2]
    SLICE_X17Y270        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.002     7.575    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X17Y270        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[17]/C
                         clock pessimism              0.623     8.197    
                         clock uncertainty           -0.054     8.143    
    SLICE_X17Y270        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.066     8.077    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[17]
  -------------------------------------------------------------------
                         required time                          8.077    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.231ns (12.784%)  route 1.576ns (87.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 7.575 - 3.367 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 1.189ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.002ns (routing 1.097ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.267     4.999    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/dest_clk
    SLICE_X20Y222        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y222        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.083     5.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/Q
                         net (fo=29, routed)          0.507     5.589    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vid_io_out_reset
    SLICE_X22Y225        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     5.737 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/in_de_mux_i_1/O
                         net (fo=27, routed)          1.069     6.806    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/FSM_sequential_state_reg[2]
    SLICE_X17Y270        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.002     7.575    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X17Y270        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[18]/C
                         clock pessimism              0.623     8.197    
                         clock uncertainty           -0.054     8.143    
    SLICE_X17Y270        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.066     8.077    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[18]
  -------------------------------------------------------------------
                         required time                          8.077    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.231ns (12.784%)  route 1.576ns (87.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 7.575 - 3.367 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 1.189ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.002ns (routing 1.097ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.267     4.999    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/dest_clk
    SLICE_X20Y222        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y222        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.083     5.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/Q
                         net (fo=29, routed)          0.507     5.589    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vid_io_out_reset
    SLICE_X22Y225        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     5.737 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/in_de_mux_i_1/O
                         net (fo=27, routed)          1.069     6.806    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/FSM_sequential_state_reg[2]
    SLICE_X17Y270        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.002     7.575    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X17Y270        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[19]/C
                         clock pessimism              0.623     8.197    
                         clock uncertainty           -0.054     8.143    
    SLICE_X17Y270        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.066     8.077    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[19]
  -------------------------------------------------------------------
                         required time                          8.077    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.231ns (12.784%)  route 1.576ns (87.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 7.575 - 3.367 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 1.189ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.002ns (routing 1.097ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.267     4.999    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/dest_clk
    SLICE_X20Y222        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y222        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.083     5.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff_reg[2]/Q
                         net (fo=29, routed)          0.507     5.589    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vid_io_out_reset
    SLICE_X22Y225        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     5.737 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/in_de_mux_i_1/O
                         net (fo=27, routed)          1.069     6.806    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/FSM_sequential_state_reg[2]
    SLICE_X17Y270        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.002     7.575    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X17Y270        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[20]/C
                         clock pessimism              0.623     8.197    
                         clock uncertainty           -0.054     8.143    
    SLICE_X17Y270        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.066     8.077    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/FORMATTER_INST/in_data_mux_reg[20]
  -------------------------------------------------------------------
                         required time                          8.077    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.744ns (39.407%)  route 1.144ns (60.593%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.238ns = ( 7.605 - 3.367 ) 
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.305ns (routing 1.189ns, distribution 1.116ns)
  Clock Net Delay (Destination): 2.032ns (routing 1.097ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.305     5.037    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y43         RAMB36E2                                     r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y43         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[28])
                                                      0.221     5.258 f  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOUTBDOUT[28]
                         net (fo=11, routed)          0.533     5.791    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/dout[1]
    SLICE_X20Y223        LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.173     5.964 f  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[1]_i_9/O
                         net (fo=2, routed)           0.199     6.163    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[1]_i_9_n_0
    SLICE_X20Y223        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.102     6.265 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[0]_i_9/O
                         net (fo=1, routed)           0.145     6.410    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[0]_i_9_n_0
    SLICE_X22Y223        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.124     6.534 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[0]_i_6/O
                         net (fo=1, routed)           0.021     6.555    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[0]_i_6_n_0
    SLICE_X22Y223        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.072     6.627 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.178     6.805    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X22Y223        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.052     6.857 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.068     6.925    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state[0]_i_1_n_0
    SLICE_X22Y223        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.032     7.605    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vid_io_out_clk
    SLICE_X22Y223        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.662     8.267    
                         clock uncertainty           -0.054     8.213    
    SLICE_X22Y223        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.034     8.247    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/vclk_vid_reg[stripe][3][4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 0.260ns (14.832%)  route 1.493ns (85.168%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns = ( 7.594 - 3.367 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.232ns (routing 1.189ns, distribution 1.043ns)
  Clock Net Delay (Destination): 2.021ns (routing 1.097ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.232     4.964    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.083     5.047 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          0.965     6.012    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/AR[0]
    SLICE_X18Y286        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     6.135 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/vclk_vid[stripe][3][8]_i_3__0/O
                         net (fo=2, routed)           0.223     6.358    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/syncstages_ff_reg[3]_0
    SLICE_X17Y287        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.054     6.412 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/vclk_vid[stripe][3][5]_i_1__0/O
                         net (fo=6, routed)           0.305     6.717    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_SYNC_INST_n_7
    SLICE_X17Y289        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/vclk_vid_reg[stripe][3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.021     7.594    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/video_clk
    SLICE_X17Y289        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/vclk_vid_reg[stripe][3][4]/C
                         clock pessimism              0.659     8.253    
                         clock uncertainty           -0.054     8.199    
    SLICE_X17Y289        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.038     8.161    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/vclk_vid_reg[stripe][3][4]
  -------------------------------------------------------------------
                         required time                          8.161    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  1.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.061ns (36.527%)  route 0.106ns (63.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.105ns
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.668ns
  Clock Net Delay (Source):      2.139ns (routing 1.097ns, distribution 1.042ns)
  Clock Net Delay (Destination): 2.373ns (routing 1.189ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     0.114 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     0.183    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.297 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.512     1.809    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     1.999 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     2.185    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.139     4.345    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X30Y209        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y209        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.061     4.406 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][17]/Q
                         net (fo=2, routed)           0.106     4.512    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/genr_regs[1073]
    SLICE_X32Y209        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.373     5.105    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X32Y209        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][17]/C
                         clock pessimism             -0.668     4.438    
    SLICE_X32Y209        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.050     4.488    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][17]
  -------------------------------------------------------------------
                         required time                         -4.488    
                         arrival time                           4.512    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1total_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.097ns (37.597%)  route 0.161ns (62.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.105ns
    Source Clock Delay      (SCD):    4.263ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Net Delay (Source):      2.057ns (routing 1.097ns, distribution 0.960ns)
  Clock Net Delay (Destination): 2.373ns (routing 1.189ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     0.114 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     0.183    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.297 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.512     1.809    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     1.999 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     2.185    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.057     4.263    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X27Y208        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y208        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.061     4.324 f  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][16]/Q
                         net (fo=2, routed)           0.126     4.450    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[21][12]
    SLICE_X29Y208        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.036     4.486 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1total[0]_i_1/O
                         net (fo=1, routed)           0.035     4.521    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1total0_in[0]
    SLICE_X29Y208        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1total_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.373     5.105    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X29Y208        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1total_reg[0]/C
                         clock pessimism             -0.665     4.441    
    SLICE_X29Y208        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.050     4.491    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v1total_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.491    
                         arrival time                           4.521    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][9]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.114ns (43.511%)  route 0.148ns (56.489%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.113ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Net Delay (Source):      2.066ns (routing 1.097ns, distribution 0.969ns)
  Clock Net Delay (Destination): 2.381ns (routing 1.189ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     0.114 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     0.183    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.297 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.512     1.809    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     1.999 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     2.185    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     2.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.066     4.272    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X28Y202        FDSE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y202        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.060     4.332 f  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][9]/Q
                         net (fo=2, routed)           0.126     4.458    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[21][9]
    SLICE_X29Y203        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.024     4.482 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total[11]_i_4/O
                         net (fo=1, routed)           0.012     4.494    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total[11]_i_4_n_0
    SLICE_X29Y203        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.030     4.524 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.010     4.534    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total0_in[9]
    SLICE_X29Y203        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.381     5.113    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X29Y203        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_reg[9]/C
                         clock pessimism             -0.665     4.449    
    SLICE_X29Y203        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.050     4.499    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.499    
                         arrival time                           4.534    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.040ns (51.282%)  route 0.038ns (48.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Net Delay (Source):      1.281ns (routing 0.666ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.418ns (routing 0.719ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.281     2.696    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X32Y216        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y216        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.040     2.736 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][10]/Q
                         net (fo=2, routed)           0.038     2.774    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/core_regs[10]
    SLICE_X32Y216        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.418     3.120    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X32Y216        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][10]/C
                         clock pessimism             -0.419     2.702    
    SLICE_X32Y216        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.035     2.737    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][8]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][8]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.041ns (51.899%)  route 0.038ns (48.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.170ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Net Delay (Source):      1.328ns (routing 0.666ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.719ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.328     2.743    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X32Y201        FDSE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y201        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.041     2.784 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][8]/Q
                         net (fo=2, routed)           0.038     2.822    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/genr_regs[1064]
    SLICE_X32Y201        FDSE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.468     3.170    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X32Y201        FDSE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][8]/C
                         clock pessimism             -0.422     2.749    
    SLICE_X32Y201        FDSE (Hold_GFF2_SLICEL_C_D)
                                                      0.035     2.784    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][8]
  -------------------------------------------------------------------
                         required time                         -2.784    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][23]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][23]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.040ns (50.633%)  route 0.039ns (49.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Net Delay (Source):      1.296ns (routing 0.666ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.719ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.296     2.711    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X32Y213        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y213        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.040     2.751 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][23]/Q
                         net (fo=2, routed)           0.039     2.790    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/genr_regs[1175]
    SLICE_X32Y213        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.435     3.137    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X32Y213        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][23]/C
                         clock pessimism             -0.421     2.717    
    SLICE_X32Y213        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.035     2.752    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][23]
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.073ns (50.694%)  route 0.071ns (49.306%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.255ns (routing 0.666ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.719ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.255     2.670    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X28Y225        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y225        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.040     2.710 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][2]/Q
                         net (fo=1, routed)           0.056     2.766    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_regs[346]
    SLICE_X27Y225        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.023     2.789 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_3__0/O
                         net (fo=1, routed)           0.008     2.797    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_3__0_n_0
    SLICE_X27Y225        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.010     2.807 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_i_1__0/O
                         net (fo=1, routed)           0.007     2.814    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_29
    SLICE_X27Y225        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.409     3.111    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X27Y225        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]/C
                         clock pessimism             -0.370     2.741    
    SLICE_X27Y225        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.034     2.775    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][21]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][21]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.040ns (50.000%)  route 0.040ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      1.263ns (routing 0.666ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.719ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.263     2.678    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X27Y210        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y210        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.040     2.718 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][21]/Q
                         net (fo=2, routed)           0.040     2.758    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/genr_regs[1013]
    SLICE_X27Y210        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.398     3.100    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X27Y210        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][21]/C
                         clock pessimism             -0.417     2.684    
    SLICE_X27Y210        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.035     2.719    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][21]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][25]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][25]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.041ns (51.250%)  route 0.039ns (48.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.135ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Net Delay (Source):      1.295ns (routing 0.666ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.719ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.295     2.710    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X30Y212        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y212        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.041     2.751 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][25]/Q
                         net (fo=2, routed)           0.039     2.790    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/genr_regs[1177]
    SLICE_X30Y212        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.433     3.135    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X30Y212        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][25]/C
                         clock pessimism             -0.420     2.716    
    SLICE_X30Y212        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.035     2.751    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[28][25]
  -------------------------------------------------------------------
                         required time                         -2.751    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][25]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][25]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.040ns (39.604%)  route 0.061ns (60.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.135ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Net Delay (Source):      1.295ns (routing 0.666ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.719ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.295     2.710    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X30Y213        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y213        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.040     2.750 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][25]/Q
                         net (fo=2, routed)           0.061     2.811    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/genr_regs[1113]
    SLICE_X30Y212        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.433     3.135    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X30Y212        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][25]/C
                         clock pessimism             -0.399     2.736    
    SLICE_X30Y212        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.035     2.771    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[26][25]
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.367
Sources:            { design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.367       2.012      RAMB36_X2Y43   design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         3.367       2.077      BUFGCE_X0Y80   design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         3.367       2.296      MMCM_X0Y3      design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.367       2.303      SLICE_X13Y280  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_30_35/RAMG/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.367       2.303      SLICE_X13Y280  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_30_35/RAMG_D1/CLK
Min Period        n/a     RAMS32/CLK          n/a            1.064         3.367       2.303      SLICE_X13Y280  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_30_35/RAMH/CLK
Min Period        n/a     RAMS32/CLK          n/a            1.064         3.367       2.303      SLICE_X13Y280  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_30_35/RAMH_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.367       2.303      SLICE_X16Y288  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_30_35__0/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.367       2.303      SLICE_X16Y288  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_30_35__0/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.367       2.303      SLICE_X16Y288  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_30_35__0/RAMB/CLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.684       1.141      RAMB36_X2Y43   design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.684       1.142      RAMB36_X2Y43   design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         1.683       1.151      SLICE_X13Y280  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_30_35/RAMG/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         1.683       1.151      SLICE_X13Y280  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_30_35/RAMG_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.532         1.683       1.151      SLICE_X13Y280  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_30_35/RAMH/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.532         1.683       1.151      SLICE_X13Y280  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_30_35/RAMH_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         1.683       1.151      SLICE_X14Y301  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_30_35__1/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         1.683       1.151      SLICE_X14Y301  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_30_35__1/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         1.683       1.151      SLICE_X14Y301  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_30_35__1/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         1.683       1.151      SLICE_X14Y301  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_30_35__1/RAMB_D1/CLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.684       1.141      RAMB36_X2Y43   design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.684       1.141      RAMB36_X2Y43   design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         1.684       1.151      SLICE_X13Y280  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_30_35/RAMG/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         1.684       1.151      SLICE_X13Y280  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_30_35/RAMG_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.532         1.684       1.151      SLICE_X13Y280  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_30_35/RAMH/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.532         1.684       1.151      SLICE_X13Y280  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_30_35/RAMH_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         1.684       1.151      SLICE_X16Y288  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_30_35__0/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         1.684       1.151      SLICE_X16Y288  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_30_35__0/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         1.684       1.151      SLICE_X16Y288  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_30_35__0/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         1.684       1.151      SLICE_X16Y288  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/FIFO_INST/aclk_dpram_reg_0_15_30_35__0/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  m_axis_hdcp_aclk
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.318ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.451ns  (logic 0.082ns (18.182%)  route 0.369ns (81.818%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.199ns (routing 0.199ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.151ns, distribution 1.174ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y246                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
    SLICE_X24Y246        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.369     0.451    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X24Y246        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X24Y246        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.326ns  (logic 0.082ns (25.153%)  route 0.244ns (74.847%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.199ns (routing 0.199ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.340ns (routing 0.151ns, distribution 1.189ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y245                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/C
    SLICE_X21Y245        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.244     0.326    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[5]
    SLICE_X21Y245        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X21Y245        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  6.443    

Slack (MET) :             6.456ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.313ns  (logic 0.082ns (26.198%)  route 0.231ns (73.802%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.199ns (routing 0.199ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.151ns, distribution 1.185ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y245                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
    SLICE_X23Y245        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.231     0.313    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X23Y245        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X23Y245        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  6.456    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.304ns  (logic 0.082ns (26.974%)  route 0.222ns (73.026%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.199ns (routing 0.199ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.151ns, distribution 1.198ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y244                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
    SLICE_X19Y244        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.222     0.304    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X19Y244        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X19Y244        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.295ns  (logic 0.079ns (26.780%)  route 0.216ns (73.220%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.199ns (routing 0.199ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.151ns, distribution 1.220ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y244                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
    SLICE_X19Y244        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.216     0.295    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X20Y244        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X20Y244        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.513ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.256ns  (logic 0.083ns (32.422%)  route 0.173ns (67.578%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.199ns (routing 0.199ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.151ns, distribution 1.200ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y244                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
    SLICE_X18Y244        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.083     0.083 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.173     0.256    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X18Y244        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X18Y244        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  6.513    

Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.219ns  (logic 0.082ns (37.443%)  route 0.137ns (62.557%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.199ns (routing 0.199ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.151ns, distribution 1.185ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y247                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
    SLICE_X21Y247        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.137     0.219    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[4]
    SLICE_X23Y247        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X23Y247        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  6.550    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.210ns  (logic 0.083ns (39.524%)  route 0.127ns (60.476%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.199ns (routing 0.199ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.151ns, distribution 1.174ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y245                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
    SLICE_X24Y245        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.083     0.083 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.127     0.210    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X24Y245        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X24Y245        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  6.559    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.208ns  (logic 0.082ns (39.423%)  route 0.126ns (60.577%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.199ns (routing 0.199ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.340ns (routing 0.151ns, distribution 1.189ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y245                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
    SLICE_X24Y245        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.126     0.208    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X24Y244        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X24Y244        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  6.561    





---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.785ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.617ns  (logic 0.082ns (13.290%)  route 0.535ns (86.710%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.189ns (routing 1.189ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.151ns, distribution 1.186ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y219                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
    SLICE_X30Y219        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/Q
                         net (fo=1, routed)           0.535     0.617    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[18]
    SLICE_X23Y222        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X23Y222        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.584ns  (logic 0.082ns (14.041%)  route 0.502ns (85.959%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.189ns (routing 1.189ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.151ns, distribution 1.185ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y218                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
    SLICE_X31Y218        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/Q
                         net (fo=1, routed)           0.502     0.584    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[6]
    SLICE_X19Y223        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X19Y223        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.568ns  (logic 0.082ns (14.437%)  route 0.486ns (85.563%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.189ns (routing 1.189ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.151ns, distribution 1.186ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y217                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
    SLICE_X31Y217        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/Q
                         net (fo=1, routed)           0.486     0.568    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[4]
    SLICE_X21Y218        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X21Y218        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.837ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.565ns  (logic 0.079ns (13.982%)  route 0.486ns (86.018%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.189ns (routing 1.189ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.151ns, distribution 1.179ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y216                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/C
    SLICE_X26Y216        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/Q
                         net (fo=1, routed)           0.486     0.565    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[28]
    SLICE_X22Y229        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X22Y229        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  2.837    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.553ns  (logic 0.082ns (14.828%)  route 0.471ns (85.172%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.189ns (routing 1.189ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.151ns, distribution 1.187ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y221                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
    SLICE_X27Y221        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/Q
                         net (fo=1, routed)           0.471     0.553    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[17]
    SLICE_X18Y223        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X18Y223        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.552ns  (logic 0.082ns (14.855%)  route 0.470ns (85.145%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.189ns (routing 1.189ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.151ns, distribution 1.186ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y221                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
    SLICE_X31Y221        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/Q
                         net (fo=1, routed)           0.470     0.552    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[19]
    SLICE_X23Y222        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X23Y222        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.549ns  (logic 0.082ns (14.936%)  route 0.467ns (85.064%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.189ns (routing 1.189ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.151ns, distribution 1.185ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y219                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
    SLICE_X30Y219        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/Q
                         net (fo=1, routed)           0.467     0.549    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[5]
    SLICE_X18Y221        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X18Y221        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.868ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.534ns  (logic 0.082ns (15.356%)  route 0.452ns (84.644%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.189ns (routing 1.189ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.151ns, distribution 1.165ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y223                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
    SLICE_X29Y223        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/Q
                         net (fo=1, routed)           0.452     0.534    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[20]
    SLICE_X20Y223        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X20Y223        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  2.868    

Slack (MET) :             2.879ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.523ns  (logic 0.081ns (15.488%)  route 0.442ns (84.512%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.189ns (routing 1.189ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.151ns, distribution 1.151ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y225                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
    SLICE_X31Y225        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.081     0.081 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/Q
                         net (fo=1, routed)           0.442     0.523    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[23]
    SLICE_X24Y228        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X24Y228        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.519ns  (logic 0.081ns (15.607%)  route 0.438ns (84.393%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.189ns (routing 1.189ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.151ns, distribution 1.191ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y221                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
    SLICE_X31Y221        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.081     0.081 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/Q
                         net (fo=1, routed)           0.438     0.519    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[3]
    SLICE_X20Y221        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X20Y221        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  2.883    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  m_axis_hdcp_aclk

Setup :            0  Failing Endpoints,  Worst Slack        6.318ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.451ns  (logic 0.082ns (18.182%)  route 0.369ns (81.818%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.183ns, distribution 0.959ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y245                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
    SLICE_X24Y245        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.369     0.451    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[4]
    SLICE_X24Y245        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X24Y245        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.434ns  (logic 0.082ns (18.894%)  route 0.352ns (81.106%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.183ns, distribution 0.953ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y244                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
    SLICE_X18Y244        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.352     0.434    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X18Y244        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X18Y244        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.403ns  (logic 0.081ns (20.099%)  route 0.322ns (79.901%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.183ns, distribution 1.000ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y249                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/C
    SLICE_X19Y249        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.081     0.081 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.322     0.403    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[5]
    SLICE_X17Y248        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X17Y248        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.367ns  (logic 0.083ns (22.616%)  route 0.284ns (77.384%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.183ns, distribution 1.012ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y245                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
    SLICE_X23Y245        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.083     0.083 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.284     0.367    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X23Y246        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X23Y246        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.457ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.312ns  (logic 0.082ns (26.282%)  route 0.230ns (73.718%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.183ns, distribution 1.012ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y245                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
    SLICE_X23Y245        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.230     0.312    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X23Y246        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X23Y246        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  6.457    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.308ns  (logic 0.082ns (26.623%)  route 0.226ns (73.377%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.183ns, distribution 0.951ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y250                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
    SLICE_X18Y250        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.226     0.308    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X18Y250        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X18Y250        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.299ns  (logic 0.082ns (27.425%)  route 0.217ns (72.575%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.183ns, distribution 1.000ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y250                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]/C
    SLICE_X19Y250        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.217     0.299    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[6]
    SLICE_X17Y250        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X17Y250        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.267ns  (logic 0.082ns (30.712%)  route 0.185ns (69.288%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.183ns, distribution 0.955ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y244                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
    SLICE_X19Y244        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.185     0.267    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X19Y244        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X19Y244        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.264ns  (logic 0.082ns (31.061%)  route 0.182ns (68.939%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.183ns, distribution 0.957ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y245                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/C
    SLICE_X23Y245        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.182     0.264    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[5]
    SLICE_X23Y245        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X23Y245        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             6.506ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.263ns  (logic 0.082ns (31.179%)  route 0.181ns (68.821%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.183ns, distribution 0.952ns)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y245                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
    SLICE_X18Y245        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.181     0.263    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X18Y245        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X18Y245        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     6.769    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  6.506    





---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  m_axis_hdcp_aclk

Setup :            0  Failing Endpoints,  Worst Slack        3.047ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.047ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.355ns  (logic 0.083ns (23.380%)  route 0.272ns (76.620%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.189ns (routing 1.189ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.183ns, distribution 0.915ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y281                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
    SLICE_X12Y281        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.083     0.083 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.272     0.355    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X10Y282        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X10Y282        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  3.047    

Slack (MET) :             3.088ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.314ns  (logic 0.082ns (26.115%)  route 0.232ns (73.885%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.189ns (routing 1.189ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.183ns, distribution 0.914ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y281                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
    SLICE_X12Y281        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.232     0.314    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X10Y282        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X10Y282        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  3.088    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.295ns  (logic 0.083ns (28.136%)  route 0.212ns (71.864%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.189ns (routing 1.189ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.183ns, distribution 0.914ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y281                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
    SLICE_X12Y281        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.083     0.083 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.212     0.295    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X10Y281        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X10Y281        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.279ns  (logic 0.082ns (29.391%)  route 0.197ns (70.609%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.189ns (routing 1.189ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.183ns, distribution 0.984ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y305                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
    SLICE_X13Y305        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.197     0.279    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X13Y304        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X13Y304        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.266ns  (logic 0.081ns (30.451%)  route 0.185ns (69.549%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.189ns (routing 1.189ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.183ns, distribution 0.934ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y290                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
    SLICE_X19Y290        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.081     0.081 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.185     0.266    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X18Y290        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X18Y290        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  3.136    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.265ns  (logic 0.082ns (30.943%)  route 0.183ns (69.057%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.189ns (routing 1.189ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.183ns, distribution 0.914ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y290                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
    SLICE_X17Y290        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.183     0.265    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X17Y290        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X17Y290        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.264ns  (logic 0.082ns (31.061%)  route 0.182ns (68.939%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.189ns (routing 1.189ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.183ns, distribution 0.895ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y280                                      0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
    SLICE_X9Y280         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.182     0.264    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X9Y280         FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X9Y280         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.264ns  (logic 0.081ns (30.682%)  route 0.183ns (69.318%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.189ns (routing 1.189ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.183ns, distribution 0.983ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y305                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
    SLICE_X13Y305        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.081     0.081 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.183     0.264    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X13Y305        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X13Y305        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.264ns  (logic 0.082ns (31.061%)  route 0.182ns (68.939%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.189ns (routing 1.189ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.183ns, distribution 0.979ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y305                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
    SLICE_X12Y305        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.182     0.264    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X12Y305        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X12Y305        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             m_axis_hdcp_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.257ns  (logic 0.082ns (31.907%)  route 0.175ns (68.093%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.189ns (routing 1.189ns, distribution 0.000ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.183ns, distribution 0.998ns)
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y304                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
    SLICE_X12Y304        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.175     0.257    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X12Y304        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X12Y304        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035     3.402    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.402    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  3.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        9.412ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.412ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.623ns  (logic 0.079ns (12.681%)  route 0.544ns (87.319%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.033ns (routing 1.097ns, distribution 0.936ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y222                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[13]/C
    SLICE_X22Y222        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[13]/Q
                         net (fo=1, routed)           0.544     0.623    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][13]
    SLICE_X22Y223        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y223        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035    10.035    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][13]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  9.412    

Slack (MET) :             9.582ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.453ns  (logic 0.084ns (18.543%)  route 0.369ns (81.457%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.044ns (routing 1.097ns, distribution 0.947ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y218                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X18Y218        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.084     0.084 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.369     0.453    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X16Y218        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X16Y218        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.035    10.035    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  9.582    

Slack (MET) :             9.618ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.417ns  (logic 0.082ns (19.664%)  route 0.335ns (80.336%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.018ns (routing 1.097ns, distribution 0.921ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y222                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/C
    SLICE_X22Y222        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/Q
                         net (fo=1, routed)           0.335     0.417    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][16]
    SLICE_X22Y222        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y222        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035    10.035    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  9.618    

Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.414ns  (logic 0.082ns (19.807%)  route 0.332ns (80.193%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.003ns (routing 1.097ns, distribution 0.906ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y213                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[2]/C
    SLICE_X25Y213        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[2]/Q
                         net (fo=1, routed)           0.332     0.414    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][2]
    SLICE_X23Y211        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y211        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.035    10.035    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             9.626ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.409ns  (logic 0.084ns (20.538%)  route 0.325ns (79.462%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.063ns (routing 1.097ns, distribution 0.966ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y220                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
    SLICE_X23Y220        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.084     0.084 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/Q
                         net (fo=1, routed)           0.325     0.409    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][38]
    SLICE_X26Y220        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y220        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035    10.035    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  9.626    

Slack (MET) :             9.638ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.397ns  (logic 0.083ns (20.907%)  route 0.314ns (79.093%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.044ns (routing 1.097ns, distribution 0.947ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y218                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X18Y218        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.083     0.083 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.314     0.397    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X16Y218        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X16Y218        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.035    10.035    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  9.638    

Slack (MET) :             9.638ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.397ns  (logic 0.082ns (20.655%)  route 0.315ns (79.345%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.014ns (routing 1.097ns, distribution 0.917ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y215                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/C
    SLICE_X25Y215        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/Q
                         net (fo=1, routed)           0.315     0.397    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][19]
    SLICE_X25Y215        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y215        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.035    10.035    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  9.638    

Slack (MET) :             9.643ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.392ns  (logic 0.082ns (20.918%)  route 0.310ns (79.082%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.045ns (routing 1.097ns, distribution 0.948ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y218                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
    SLICE_X18Y218        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.310     0.392    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X16Y218        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X16Y218        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.035    10.035    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  9.643    

Slack (MET) :             9.651ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.384ns  (logic 0.082ns (21.354%)  route 0.302ns (78.646%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.018ns (routing 1.097ns, distribution 0.921ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y221                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
    SLICE_X24Y221        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.082     0.082 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/Q
                         net (fo=1, routed)           0.302     0.384    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][36]
    SLICE_X24Y221        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y221        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.035    10.035    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  9.651    

Slack (MET) :             9.652ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.383ns  (logic 0.084ns (21.932%)  route 0.299ns (78.068%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.166ns (routing 0.166ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.033ns (routing 1.097ns, distribution 0.936ns)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y220                                     0.000     0.000 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
    SLICE_X23Y220        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.084     0.084 r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/Q
                         net (fo=1, routed)           0.299     0.383    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][37]
    SLICE_X25Y219        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y219        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.035    10.035    design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  9.652    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wrd_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 0.082ns (1.922%)  route 4.184ns (98.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.477ns (routing 0.166ns, distribution 1.311ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.151ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.477     1.625    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X28Y185        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y185        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.082     1.707 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2912, routed)        4.184     5.891    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/AR[0]
    SLICE_X20Y244        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wrd_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.370    11.490    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/s_axi_aclk
    SLICE_X20Y244        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wrd_reg[0]/C
                         clock pessimism              0.050    11.540    
                         clock uncertainty           -0.035    11.505    
    SLICE_X20Y244        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.439    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wrd_reg[0]
  -------------------------------------------------------------------
                         required time                         11.439    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wrd_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 0.082ns (1.922%)  route 4.184ns (98.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.477ns (routing 0.166ns, distribution 1.311ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.151ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.477     1.625    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X28Y185        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y185        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.082     1.707 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2912, routed)        4.184     5.891    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/AR[0]
    SLICE_X20Y244        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wrd_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.370    11.490    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/s_axi_aclk
    SLICE_X20Y244        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wrd_reg[1]/C
                         clock pessimism              0.050    11.540    
                         clock uncertainty           -0.035    11.505    
    SLICE_X20Y244        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    11.439    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wrd_reg[1]
  -------------------------------------------------------------------
                         required time                         11.439    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wrd_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 0.082ns (1.922%)  route 4.184ns (98.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.477ns (routing 0.166ns, distribution 1.311ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.151ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.477     1.625    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X28Y185        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y185        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.082     1.707 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2912, routed)        4.184     5.891    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/AR[0]
    SLICE_X20Y244        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wrd_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.370    11.490    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/s_axi_aclk
    SLICE_X20Y244        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wrd_reg[2]/C
                         clock pessimism              0.050    11.540    
                         clock uncertainty           -0.035    11.505    
    SLICE_X20Y244        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    11.439    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wrd_reg[2]
  -------------------------------------------------------------------
                         required time                         11.439    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wp_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 0.082ns (1.923%)  route 4.183ns (98.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.477ns (routing 0.166ns, distribution 1.311ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.151ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.477     1.625    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X28Y185        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y185        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.082     1.707 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2912, routed)        4.183     5.890    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/AR[0]
    SLICE_X21Y244        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wp_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.369    11.489    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/s_axi_aclk
    SLICE_X21Y244        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wp_reg[0]/C
                         clock pessimism              0.050    11.539    
                         clock uncertainty           -0.035    11.504    
    SLICE_X21Y244        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.438    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wp_reg[0]
  -------------------------------------------------------------------
                         required time                         11.438    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wp_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 0.082ns (1.923%)  route 4.183ns (98.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.477ns (routing 0.166ns, distribution 1.311ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.151ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.477     1.625    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X28Y185        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y185        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.082     1.707 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2912, routed)        4.183     5.890    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/AR[0]
    SLICE_X21Y244        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wp_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.369    11.489    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/s_axi_aclk
    SLICE_X21Y244        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wp_reg[1]/C
                         clock pessimism              0.050    11.539    
                         clock uncertainty           -0.035    11.504    
    SLICE_X21Y244        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.438    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wp_reg[1]
  -------------------------------------------------------------------
                         required time                         11.438    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wp_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 0.082ns (1.923%)  route 4.183ns (98.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.477ns (routing 0.166ns, distribution 1.311ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.151ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.477     1.625    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X28Y185        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y185        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.082     1.707 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2912, routed)        4.183     5.890    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/AR[0]
    SLICE_X21Y244        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wp_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.369    11.489    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/s_axi_aclk
    SLICE_X21Y244        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wp_reg[2]/C
                         clock pessimism              0.050    11.539    
                         clock uncertainty           -0.035    11.504    
    SLICE_X21Y244        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.438    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wp_reg[2]
  -------------------------------------------------------------------
                         required time                         11.438    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/aclk_wp_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.082ns (1.956%)  route 4.111ns (98.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 11.466 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.477ns (routing 0.166ns, distribution 1.311ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.151ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.477     1.625    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X28Y185        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y185        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.082     1.707 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2912, routed)        4.111     5.818    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/s_axis_audio_aresetn
    SLICE_X19Y251        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/aclk_wp_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.346    11.466    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/s_axis_audio_aclk
    SLICE_X19Y251        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/aclk_wp_reg[1]/C
                         clock pessimism              0.050    11.516    
                         clock uncertainty           -0.035    11.481    
    SLICE_X19Y251        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.415    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/aclk_wp_reg[1]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -5.818    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/aclk_wp_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.082ns (1.956%)  route 4.111ns (98.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 11.466 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.477ns (routing 0.166ns, distribution 1.311ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.151ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.477     1.625    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X28Y185        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y185        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.082     1.707 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2912, routed)        4.111     5.818    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/s_axis_audio_aresetn
    SLICE_X19Y251        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/aclk_wp_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.346    11.466    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/s_axis_audio_aclk
    SLICE_X19Y251        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/aclk_wp_reg[5]/C
                         clock pessimism              0.050    11.516    
                         clock uncertainty           -0.035    11.481    
    SLICE_X19Y251        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.415    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/aclk_wp_reg[5]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -5.818    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/sclk_hpd_smp_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.082ns (1.968%)  route 4.084ns (98.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 11.505 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.477ns (routing 0.166ns, distribution 1.311ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.151ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.477     1.625    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X28Y185        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y185        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.082     1.707 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2912, routed)        4.084     5.791    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST_n_0
    SLICE_X13Y246        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/sclk_hpd_smp_cnt_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.385    11.505    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/s_axi_aclk
    SLICE_X13Y246        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/sclk_hpd_smp_cnt_reg[16]/C
                         clock pessimism              0.050    11.555    
                         clock uncertainty           -0.035    11.520    
    SLICE_X13Y246        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.454    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/sclk_hpd_smp_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         11.454    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/sclk_hpd_smp_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.082ns (1.968%)  route 4.084ns (98.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 11.505 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.477ns (routing 0.166ns, distribution 1.311ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.151ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.148 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.477     1.625    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X28Y185        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y185        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.082     1.707 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2912, routed)        4.084     5.791    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST_n_0
    SLICE_X13Y246        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/sclk_hpd_smp_cnt_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.095    10.095    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        1.385    11.505    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/s_axi_aclk
    SLICE_X13Y246        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/sclk_hpd_smp_cnt_reg[17]/C
                         clock pessimism              0.050    11.555    
                         clock uncertainty           -0.035    11.520    
    SLICE_X13Y246        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    11.454    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/sclk_hpd_smp_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         11.454    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                  5.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.041ns (27.152%)  route 0.110ns (72.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.840ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.756ns (routing 0.095ns, distribution 0.661ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.104ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.756     0.840    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y93         FDPE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.041     0.881 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.110     0.991    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X45Y93         FDPE                                         f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.869     0.972    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X45Y93         FDPE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.065     0.907    
    SLICE_X45Y93         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     0.887    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.841%)  route 0.118ns (75.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.781ns (routing 0.095ns, distribution 0.686ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.104ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.781     0.865    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y76         FDPE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.039     0.904 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.118     1.022    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X44Y76         FDPE                                         f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.891     0.994    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X44Y76         FDPE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.064     0.930    
    SLICE_X44Y76         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     0.910    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.841%)  route 0.118ns (75.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.781ns (routing 0.095ns, distribution 0.686ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.104ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.781     0.865    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y76         FDPE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.039     0.904 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.118     1.022    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X44Y76         FDPE                                         f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.891     0.994    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X44Y76         FDPE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.064     0.930    
    SLICE_X44Y76         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     0.910    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.041ns (28.472%)  route 0.103ns (71.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.793ns (routing 0.095ns, distribution 0.698ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.104ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.793     0.877    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y67         FDPE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.041     0.918 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.103     1.021    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X39Y67         FDCE                                         f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.886     0.989    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y67         FDCE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.064     0.925    
    SLICE_X39Y67         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.905    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.041ns (28.472%)  route 0.103ns (71.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.793ns (routing 0.095ns, distribution 0.698ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.104ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.793     0.877    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y67         FDPE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.041     0.918 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.103     1.021    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X39Y67         FDCE                                         f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.886     0.989    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y67         FDCE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.064     0.925    
    SLICE_X39Y67         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.905    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.041ns (28.472%)  route 0.103ns (71.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.793ns (routing 0.095ns, distribution 0.698ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.104ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.793     0.877    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y67         FDPE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.041     0.918 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.103     1.021    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X39Y67         FDCE                                         f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.886     0.989    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y67         FDCE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.064     0.925    
    SLICE_X39Y67         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.905    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.041ns (28.472%)  route 0.103ns (71.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.793ns (routing 0.095ns, distribution 0.698ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.104ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.793     0.877    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y67         FDPE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.041     0.918 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.103     1.021    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X39Y67         FDCE                                         f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.886     0.989    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y67         FDCE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.064     0.925    
    SLICE_X39Y67         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     0.905    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.041ns (28.472%)  route 0.103ns (71.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.793ns (routing 0.095ns, distribution 0.698ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.104ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.793     0.877    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y67         FDPE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.041     0.918 f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.103     1.021    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X39Y67         FDCE                                         f  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.886     0.989    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y67         FDCE                                         r  design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.064     0.925    
    SLICE_X39Y67         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.905    design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.042ns (28.966%)  route 0.103ns (71.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.060ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.838ns (routing 0.095ns, distribution 0.743ns)
  Clock Net Delay (Destination): 0.957ns (routing 0.104ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.838     0.922    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y214        FDPE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y214        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.042     0.964 f  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.103     1.067    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y215        FDPE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.957     1.060    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y215        FDPE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.094     0.966    
    SLICE_X21Y215        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     0.946    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.042ns (28.966%)  route 0.103ns (71.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.060ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.838ns (routing 0.095ns, distribution 0.743ns)
  Clock Net Delay (Destination): 0.957ns (routing 0.104ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.067     0.067    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.084 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.838     0.922    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y214        FDPE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y214        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.042     0.964 f  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.103     1.067    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X21Y215        FDPE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.085     0.085    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.103 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9164, routed)        0.957     1.060    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y215        FDPE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.094     0.966    
    SLICE_X21Y215        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.946    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.121    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]/CLR
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.083ns (6.809%)  route 1.136ns (93.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 7.666 - 3.367 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.232ns (routing 1.189ns, distribution 1.043ns)
  Clock Net Delay (Destination): 2.093ns (routing 1.097ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.232     4.964    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.083     5.047 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          1.136     6.183    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/AR[0]
    SLICE_X14Y306        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.093     7.666    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/video_clk
    SLICE_X14Y306        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]/C
                         clock pessimism              0.619     8.284    
                         clock uncertainty           -0.054     8.230    
    SLICE_X14Y306        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     8.164    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]
  -------------------------------------------------------------------
                         required time                          8.164    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[1]/CLR
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.083ns (6.809%)  route 1.136ns (93.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 7.666 - 3.367 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.232ns (routing 1.189ns, distribution 1.043ns)
  Clock Net Delay (Destination): 2.093ns (routing 1.097ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.232     4.964    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.083     5.047 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          1.136     6.183    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/AR[0]
    SLICE_X14Y306        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.093     7.666    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/video_clk
    SLICE_X14Y306        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[1]/C
                         clock pessimism              0.619     8.284    
                         clock uncertainty           -0.054     8.230    
    SLICE_X14Y306        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     8.164    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[1]
  -------------------------------------------------------------------
                         required time                          8.164    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[2]/CLR
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.083ns (6.809%)  route 1.136ns (93.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 7.666 - 3.367 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.232ns (routing 1.189ns, distribution 1.043ns)
  Clock Net Delay (Destination): 2.093ns (routing 1.097ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.232     4.964    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.083     5.047 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          1.136     6.183    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/AR[0]
    SLICE_X14Y306        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.093     7.666    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/video_clk
    SLICE_X14Y306        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[2]/C
                         clock pessimism              0.619     8.284    
                         clock uncertainty           -0.054     8.230    
    SLICE_X14Y306        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.164    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[2]
  -------------------------------------------------------------------
                         required time                          8.164    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[3]/CLR
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.083ns (6.809%)  route 1.136ns (93.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 7.666 - 3.367 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.232ns (routing 1.189ns, distribution 1.043ns)
  Clock Net Delay (Destination): 2.093ns (routing 1.097ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.232     4.964    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.083     5.047 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          1.136     6.183    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/AR[0]
    SLICE_X14Y306        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.093     7.666    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/video_clk
    SLICE_X14Y306        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[3]/C
                         clock pessimism              0.619     8.284    
                         clock uncertainty           -0.054     8.230    
    SLICE_X14Y306        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066     8.164    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/aclk_wp_reg[3]
  -------------------------------------------------------------------
                         required time                          8.164    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/vclk_vid_reg[ph][1]/CLR
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.083ns (6.826%)  route 1.133ns (93.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 7.664 - 3.367 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.232ns (routing 1.189ns, distribution 1.043ns)
  Clock Net Delay (Destination): 2.091ns (routing 1.097ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.232     4.964    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.083     5.047 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          1.133     6.180    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/AR[0]
    SLICE_X15Y306        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/vclk_vid_reg[ph][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.091     7.664    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/video_clk
    SLICE_X15Y306        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/vclk_vid_reg[ph][1]/C
                         clock pessimism              0.619     8.282    
                         clock uncertainty           -0.054     8.228    
    SLICE_X15Y306        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     8.162    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/vclk_vid_reg[ph][1]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/vclk_vid_reg[wr]/CLR
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.083ns (6.826%)  route 1.133ns (93.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 7.664 - 3.367 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.232ns (routing 1.189ns, distribution 1.043ns)
  Clock Net Delay (Destination): 2.091ns (routing 1.097ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.232     4.964    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.083     5.047 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          1.133     6.180    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/AR[0]
    SLICE_X15Y306        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/vclk_vid_reg[wr]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.091     7.664    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/video_clk
    SLICE_X15Y306        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/vclk_vid_reg[wr]/C
                         clock pessimism              0.619     8.282    
                         clock uncertainty           -0.054     8.228    
    SLICE_X15Y306        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     8.162    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/vclk_vid_reg[wr]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/aclk_wp_reg[2]/CLR
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.083ns (7.404%)  route 1.038ns (92.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 7.604 - 3.367 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.232ns (routing 1.189ns, distribution 1.043ns)
  Clock Net Delay (Destination): 2.031ns (routing 1.097ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.232     4.964    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.083     5.047 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          1.038     6.085    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/AR[0]
    SLICE_X19Y289        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/aclk_wp_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.031     7.604    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/video_clk
    SLICE_X19Y289        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/aclk_wp_reg[2]/C
                         clock pessimism              0.659     8.263    
                         clock uncertainty           -0.054     8.209    
    SLICE_X19Y289        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     8.143    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/aclk_wp_reg[2]
  -------------------------------------------------------------------
                         required time                          8.143    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/aclk_wp_reg[3]/CLR
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.083ns (7.404%)  route 1.038ns (92.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 7.604 - 3.367 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.232ns (routing 1.189ns, distribution 1.043ns)
  Clock Net Delay (Destination): 2.031ns (routing 1.097ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.232     4.964    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.083     5.047 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          1.038     6.085    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/AR[0]
    SLICE_X19Y289        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/aclk_wp_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.031     7.604    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/video_clk
    SLICE_X19Y289        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/aclk_wp_reg[3]/C
                         clock pessimism              0.659     8.263    
                         clock uncertainty           -0.054     8.209    
    SLICE_X19Y289        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     8.143    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/aclk_wp_reg[3]
  -------------------------------------------------------------------
                         required time                          8.143    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]/CLR
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.083ns (7.417%)  route 1.036ns (92.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 7.603 - 3.367 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.232ns (routing 1.189ns, distribution 1.043ns)
  Clock Net Delay (Destination): 2.030ns (routing 1.097ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.232     4.964    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.083     5.047 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          1.036     6.083    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/AR[0]
    SLICE_X19Y289        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.030     7.603    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/video_clk
    SLICE_X19Y289        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]/C
                         clock pessimism              0.659     8.262    
                         clock uncertainty           -0.054     8.208    
    SLICE_X19Y289        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     8.142    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/aclk_wp_reg[1]/CLR
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clkout2 rise@3.367ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.083ns (7.417%)  route 1.036ns (92.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 7.603 - 3.367 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.232ns (routing 1.189ns, distribution 1.043ns)
  Clock Net Delay (Destination): 2.030ns (routing 1.097ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.666     2.194    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.293     2.487 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.221     2.708    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.732 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.232     4.964    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.083     5.047 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          1.036     6.083    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/AR[0]
    SLICE_X19Y289        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/aclk_wp_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.512     5.176    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.190     5.366 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.186     5.552    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.021     5.573 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        2.030     7.603    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/video_clk
    SLICE_X19Y289        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/aclk_wp_reg[1]/C
                         clock pessimism              0.659     8.262    
                         clock uncertainty           -0.054     8.208    
    SLICE_X19Y289        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066     8.142    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/aclk_wp_reg[1]
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  2.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.042ns (17.004%)  route 0.205ns (82.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.082ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.237ns (routing 0.666ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.719ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.237     2.652    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y214        FDPE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y214        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.042     2.694 f  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.205     2.899    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X18Y219        FDPE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.380     3.082    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y219        FDPE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.370     2.712    
    SLICE_X18Y219        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.692    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.692    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.066ns (18.033%)  route 0.300ns (81.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.248ns (routing 0.666ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.719ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.248     2.663    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X18Y219        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y219        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.042     2.705 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.073     2.778    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X18Y219        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.024     2.802 f  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.227     3.029    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X17Y217        FDPE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.395     3.097    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y217        FDPE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.370     2.727    
    SLICE_X17Y217        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.707    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.066ns (18.033%)  route 0.300ns (81.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.248ns (routing 0.666ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.719ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.248     2.663    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X18Y219        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y219        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.042     2.705 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.073     2.778    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X18Y219        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.024     2.802 f  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.227     3.029    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X17Y217        FDPE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.395     3.097    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y217        FDPE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.370     2.727    
    SLICE_X17Y217        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.707    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.066ns (18.033%)  route 0.300ns (81.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.248ns (routing 0.666ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.719ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.248     2.663    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X18Y219        FDRE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y219        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.042     2.705 r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.073     2.778    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X18Y219        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.024     2.802 f  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.227     3.029    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X17Y217        FDPE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.395     3.097    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y217        FDPE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.370     2.727    
    SLICE_X17Y217        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     2.707    design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/vclk_vid_reg[ph][1]/CLR
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.041ns (11.111%)  route 0.328ns (88.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Net Delay (Source):      1.247ns (routing 0.666ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.719ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.247     2.662    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.041     2.703 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          0.328     3.031    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/AR[0]
    SLICE_X12Y279        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/vclk_vid_reg[ph][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.376     3.078    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/video_clk
    SLICE_X12Y279        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/vclk_vid_reg[ph][1]/C
                         clock pessimism             -0.368     2.710    
    SLICE_X12Y279        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.690    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/vclk_vid_reg[ph][1]
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/vclk_vid_reg[wr]/CLR
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.041ns (11.111%)  route 0.328ns (88.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Net Delay (Source):      1.247ns (routing 0.666ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.719ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.247     2.662    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.041     2.703 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          0.328     3.031    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/AR[0]
    SLICE_X12Y279        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/vclk_vid_reg[wr]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.376     3.078    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/video_clk
    SLICE_X12Y279        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/vclk_vid_reg[wr]/C
                         clock pessimism             -0.368     2.710    
    SLICE_X12Y279        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.690    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/vclk_vid_reg[wr]
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/vclk_vid_reg[ph][0]/CLR
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.041ns (8.836%)  route 0.423ns (91.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.114ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Net Delay (Source):      1.247ns (routing 0.666ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.719ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.247     2.662    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.041     2.703 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          0.423     3.126    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/AR[0]
    SLICE_X15Y303        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/vclk_vid_reg[ph][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.412     3.114    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/video_clk
    SLICE_X15Y303        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/vclk_vid_reg[ph][0]/C
                         clock pessimism             -0.341     2.774    
    SLICE_X15Y303        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.754    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/vclk_vid_reg[ph][0]
  -------------------------------------------------------------------
                         required time                         -2.754    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]/CLR
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.041ns (10.049%)  route 0.367ns (89.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.079ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Net Delay (Source):      1.247ns (routing 0.666ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.719ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.247     2.662    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.041     2.703 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          0.367     3.070    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/AR[0]
    SLICE_X12Y281        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.377     3.079    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/video_clk
    SLICE_X12Y281        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]/C
                         clock pessimism             -0.368     2.711    
    SLICE_X12Y281        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.691    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[1]/CLR
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.041ns (10.049%)  route 0.367ns (89.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.079ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Net Delay (Source):      1.247ns (routing 0.666ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.719ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.247     2.662    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.041     2.703 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          0.367     3.070    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/AR[0]
    SLICE_X12Y281        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.377     3.079    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/video_clk
    SLICE_X12Y281        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[1]/C
                         clock pessimism             -0.368     2.711    
    SLICE_X12Y281        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.691    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[2]/CLR
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.041ns (10.049%)  route 0.367ns (89.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.079ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Net Delay (Source):      1.247ns (routing 0.666ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.719ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          0.926     1.140    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.130     1.270 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.131     1.401    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.014     1.415 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.247     2.662    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.041     2.703 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=92, routed)          0.367     3.070    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/AR[0]
    SLICE_X12Y281        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.013     1.363    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.170     1.533 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.153     1.686    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.016     1.702 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2_buf/O
    X0Y4 (CLOCK_ROOT)    net (fo=2780, routed)        1.377     3.079    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/video_clk
    SLICE_X12Y281        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[2]/C
                         clock pessimism             -0.368     2.711    
    SLICE_X12Y281        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.691    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/aclk_wp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.379    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  m_axis_hdcp_aclk
  To Clock:  m_axis_hdcp_aclk

Setup :            0  Failing Endpoints,  Worst Slack        3.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_vfp_reg[16]/CLR
                            (recovery check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.080ns (3.092%)  route 2.507ns (96.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns = ( 8.101 - 6.734 ) 
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.277ns (routing 0.199ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.183ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.277     1.483    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     1.563 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         2.507     4.070    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/dest_arst
    SLICE_X25Y307        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_vfp_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.184     8.101    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/link_clk
    SLICE_X25Y307        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_vfp_reg[16]/C
                         clock pessimism              0.039     8.140    
                         clock uncertainty           -0.046     8.094    
    SLICE_X25Y307        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     8.028    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_vfp_reg[16]
  -------------------------------------------------------------------
                         required time                          8.028    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_vfp_reg[17]/CLR
                            (recovery check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.080ns (3.092%)  route 2.507ns (96.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns = ( 8.101 - 6.734 ) 
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.277ns (routing 0.199ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.183ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.277     1.483    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     1.563 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         2.507     4.070    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/dest_arst
    SLICE_X25Y307        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_vfp_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.184     8.101    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/link_clk
    SLICE_X25Y307        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_vfp_reg[17]/C
                         clock pessimism              0.039     8.140    
                         clock uncertainty           -0.046     8.094    
    SLICE_X25Y307        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     8.028    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_vfp_reg[17]
  -------------------------------------------------------------------
                         required time                          8.028    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_vfp_reg[18]/CLR
                            (recovery check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.080ns (3.092%)  route 2.507ns (96.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns = ( 8.101 - 6.734 ) 
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.277ns (routing 0.199ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.183ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.277     1.483    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     1.563 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         2.507     4.070    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/dest_arst
    SLICE_X25Y307        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_vfp_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.184     8.101    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/link_clk
    SLICE_X25Y307        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_vfp_reg[18]/C
                         clock pessimism              0.039     8.140    
                         clock uncertainty           -0.046     8.094    
    SLICE_X25Y307        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     8.028    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_vfp_reg[18]
  -------------------------------------------------------------------
                         required time                          8.028    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_vfp_reg[19]/CLR
                            (recovery check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.080ns (3.092%)  route 2.507ns (96.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns = ( 8.101 - 6.734 ) 
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.277ns (routing 0.199ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.183ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.277     1.483    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     1.563 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         2.507     4.070    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/dest_arst
    SLICE_X25Y307        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_vfp_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.184     8.101    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/link_clk
    SLICE_X25Y307        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_vfp_reg[19]/C
                         clock pessimism              0.039     8.140    
                         clock uncertainty           -0.046     8.094    
    SLICE_X25Y307        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066     8.028    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_vfp_reg[19]
  -------------------------------------------------------------------
                         required time                          8.028    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_vfp_reg[20]/CLR
                            (recovery check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.080ns (3.092%)  route 2.507ns (96.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns = ( 8.101 - 6.734 ) 
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.277ns (routing 0.199ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.183ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.277     1.483    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     1.563 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         2.507     4.070    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/dest_arst
    SLICE_X25Y307        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_vfp_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.184     8.101    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/link_clk
    SLICE_X25Y307        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_vfp_reg[20]/C
                         clock pessimism              0.039     8.140    
                         clock uncertainty           -0.046     8.094    
    SLICE_X25Y307        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     8.028    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_vfp_reg[20]
  -------------------------------------------------------------------
                         required time                          8.028    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_act_lin_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.080ns (3.050%)  route 2.543ns (96.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 8.141 - 6.734 ) 
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.277ns (routing 0.199ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.183ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.277     1.483    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     1.563 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         2.543     4.106    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/dest_arst
    SLICE_X26Y302        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_act_lin_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.224     8.141    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/link_clk
    SLICE_X26Y302        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_act_lin_cnt_reg[0]/C
                         clock pessimism              0.039     8.180    
                         clock uncertainty           -0.046     8.134    
    SLICE_X26Y302        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.068    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_act_lin_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.068    
                         arrival time                          -4.106    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_act_lin_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.080ns (3.050%)  route 2.543ns (96.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 8.141 - 6.734 ) 
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.277ns (routing 0.199ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.183ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.277     1.483    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     1.563 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         2.543     4.106    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/dest_arst
    SLICE_X26Y302        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_act_lin_cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.224     8.141    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/link_clk
    SLICE_X26Y302        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_act_lin_cnt_reg[10]/C
                         clock pessimism              0.039     8.180    
                         clock uncertainty           -0.046     8.134    
    SLICE_X26Y302        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066     8.068    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_act_lin_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.068    
                         arrival time                          -4.106    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_act_lin_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.080ns (3.050%)  route 2.543ns (96.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 8.141 - 6.734 ) 
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.277ns (routing 0.199ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.183ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.277     1.483    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     1.563 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         2.543     4.106    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/dest_arst
    SLICE_X26Y302        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_act_lin_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.224     8.141    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/link_clk
    SLICE_X26Y302        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_act_lin_cnt_reg[3]/C
                         clock pessimism              0.039     8.180    
                         clock uncertainty           -0.046     8.134    
    SLICE_X26Y302        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     8.068    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_act_lin_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.068    
                         arrival time                          -4.106    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_act_lin_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.080ns (3.052%)  route 2.541ns (96.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.406ns = ( 8.140 - 6.734 ) 
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.277ns (routing 0.199ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.183ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.277     1.483    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     1.563 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         2.541     4.104    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/dest_arst
    SLICE_X26Y302        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_act_lin_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.223     8.140    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/link_clk
    SLICE_X26Y302        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_act_lin_cnt_reg[5]/C
                         clock pessimism              0.039     8.179    
                         clock uncertainty           -0.046     8.133    
    SLICE_X26Y302        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066     8.067    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_act_lin_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_act_lin_reg[0]/CLR
                            (recovery check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (m_axis_hdcp_aclk rise@6.734ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.080ns (3.052%)  route 2.541ns (96.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.406ns = ( 8.140 - 6.734 ) 
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.277ns (routing 0.199ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.183ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.076     0.076    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.206 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.277     1.483    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.080     1.563 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         2.541     4.104    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/dest_arst
    SLICE_X26Y302        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_act_lin_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     6.734 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.069     6.803    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.917 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        1.223     8.140    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/link_clk
    SLICE_X26Y302        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_act_lin_reg[0]/C
                         clock pessimism              0.039     8.179    
                         clock uncertainty           -0.046     8.133    
    SLICE_X26Y302        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     8.067    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_act_lin_reg[0]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -4.104    
  -------------------------------------------------------------------
                         slack                                  3.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[0]/CLR
                            (removal check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.040ns (25.157%)  route 0.119ns (74.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.829ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      0.714ns (routing 0.113ns, distribution 0.601ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.122ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.714     0.829    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.040     0.869 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         0.119     0.988    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/dest_arst
    SLICE_X17Y245        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.813     0.939    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/link_clk
    SLICE_X17Y245        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[0]/C
                         clock pessimism             -0.072     0.867    
    SLICE_X17Y245        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     0.847    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[1]/CLR
                            (removal check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.040ns (25.157%)  route 0.119ns (74.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.829ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      0.714ns (routing 0.113ns, distribution 0.601ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.122ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.714     0.829    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.040     0.869 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         0.119     0.988    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/dest_arst
    SLICE_X17Y245        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.813     0.939    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/link_clk
    SLICE_X17Y245        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[1]/C
                         clock pessimism             -0.072     0.867    
    SLICE_X17Y245        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     0.847    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[2]/CLR
                            (removal check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.040ns (25.157%)  route 0.119ns (74.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.829ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      0.714ns (routing 0.113ns, distribution 0.601ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.122ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.714     0.829    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.040     0.869 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         0.119     0.988    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/dest_arst
    SLICE_X17Y245        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.813     0.939    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/link_clk
    SLICE_X17Y245        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[2]/C
                         clock pessimism             -0.072     0.867    
    SLICE_X17Y245        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     0.847    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[3]/CLR
                            (removal check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.040ns (25.157%)  route 0.119ns (74.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.829ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      0.714ns (routing 0.113ns, distribution 0.601ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.122ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.714     0.829    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.040     0.869 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         0.119     0.988    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/dest_arst
    SLICE_X17Y245        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.813     0.939    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/link_clk
    SLICE_X17Y245        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[3]/C
                         clock pessimism             -0.072     0.867    
    SLICE_X17Y245        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.847    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[4]/CLR
                            (removal check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.040ns (25.157%)  route 0.119ns (74.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.829ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      0.714ns (routing 0.113ns, distribution 0.601ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.122ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.714     0.829    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.040     0.869 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         0.119     0.988    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/dest_arst
    SLICE_X17Y245        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.813     0.939    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/link_clk
    SLICE_X17Y245        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[4]/C
                         clock pessimism             -0.072     0.867    
    SLICE_X17Y245        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.847    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[5]/CLR
                            (removal check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.040ns (21.390%)  route 0.147ns (78.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.829ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      0.714ns (routing 0.113ns, distribution 0.601ns)
  Clock Net Delay (Destination): 0.839ns (routing 0.122ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.714     0.829    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.040     0.869 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         0.147     1.016    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/dest_arst
    SLICE_X17Y246        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.839     0.965    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/link_clk
    SLICE_X17Y246        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[5]/C
                         clock pessimism             -0.072     0.893    
    SLICE_X17Y246        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.873    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[6]/CLR
                            (removal check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.040ns (21.390%)  route 0.147ns (78.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.829ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      0.714ns (routing 0.113ns, distribution 0.601ns)
  Clock Net Delay (Destination): 0.839ns (routing 0.122ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.714     0.829    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.040     0.869 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         0.147     1.016    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/dest_arst
    SLICE_X17Y246        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.839     0.965    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/link_clk
    SLICE_X17Y246        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[6]/C
                         clock pessimism             -0.072     0.893    
    SLICE_X17Y246        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     0.873    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[7]/CLR
                            (removal check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.040ns (21.390%)  route 0.147ns (78.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.829ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      0.714ns (routing 0.113ns, distribution 0.601ns)
  Clock Net Delay (Destination): 0.839ns (routing 0.122ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.714     0.829    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.040     0.869 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         0.147     1.016    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/dest_arst
    SLICE_X17Y246        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.839     0.965    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/link_clk
    SLICE_X17Y246        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[7]/C
                         clock pessimism             -0.072     0.893    
    SLICE_X17Y246        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     0.873    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/lclk_rd_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/bclk_bde_del_reg/CLR
                            (removal check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.040ns (21.164%)  route 0.149ns (78.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.829ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      0.714ns (routing 0.113ns, distribution 0.601ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.122ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.714     0.829    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.040     0.869 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         0.149     1.018    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/dest_arst
    SLICE_X17Y247        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/bclk_bde_del_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.838     0.964    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/link_clk
    SLICE_X17Y247        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/bclk_bde_del_reg/C
                         clock pessimism             -0.072     0.892    
    SLICE_X17Y247        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     0.872    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/bclk_bde_del_reg
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/bclk_bde_del_reg/CLR
                            (removal check against rising-edge clock m_axis_hdcp_aclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_hdcp_aclk rise@0.000ns - m_axis_hdcp_aclk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.040ns (21.164%)  route 0.149ns (78.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.829ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      0.714ns (routing 0.113ns, distribution 0.601ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.122ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.042     0.042    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.115 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.714     0.829    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/dest_clk
    SLICE_X16Y243        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y243        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.040     0.869 r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff_reg[3]/Q
                         net (fo=675, routed)         0.149     1.018    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/dest_arst
    SLICE_X17Y247        FDCE                                         f  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/bclk_bde_del_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_hdcp_aclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y4   GTHE4_CHANNEL                0.000     0.000 r  design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.044     0.044    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.126 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X0Y4 (CLOCK_ROOT)    net (fo=6667, routed)        0.838     0.964    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/link_clk
    SLICE_X17Y247        FDCE                                         r  design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/bclk_bde_del_reg/C
                         clock pessimism             -0.072     0.892    
    SLICE_X17Y247        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     0.872    design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/bclk_bde_del_reg
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mgtrefclk0_pad_p_in
  To Clock:  mgtrefclk0_pad_p_in

Setup :            0  Failing Endpoints,  Worst Slack        2.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk0_pad_p_in rise@3.367ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.084ns (19.490%)  route 0.347ns (80.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 5.304 - 3.367 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.823ns (routing 0.829ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.763ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.823     2.351    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X8Y213         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y213         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.084     2.435 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.347     2.782    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y211        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.640     5.304    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]/C
                         clock pessimism              0.332     5.636    
                         clock uncertainty           -0.035     5.600    
    SLICE_X10Y211        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     5.534    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.534    
                         arrival time                          -2.782    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk0_pad_p_in rise@3.367ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.084ns (19.490%)  route 0.347ns (80.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 5.304 - 3.367 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.823ns (routing 0.829ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.763ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.823     2.351    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X8Y213         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y213         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.084     2.435 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.347     2.782    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y211        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.640     5.304    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]/C
                         clock pessimism              0.332     5.636    
                         clock uncertainty           -0.035     5.600    
    SLICE_X10Y211        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     5.534    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.534    
                         arrival time                          -2.782    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk0_pad_p_in rise@3.367ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.084ns (19.490%)  route 0.347ns (80.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 5.304 - 3.367 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.823ns (routing 0.829ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.763ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.823     2.351    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X8Y213         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y213         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.084     2.435 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.347     2.782    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y211        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.640     5.304    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]/C
                         clock pessimism              0.332     5.636    
                         clock uncertainty           -0.035     5.600    
    SLICE_X10Y211        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     5.534    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.534    
                         arrival time                          -2.782    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk0_pad_p_in rise@3.367ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.084ns (19.490%)  route 0.347ns (80.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 5.304 - 3.367 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.823ns (routing 0.829ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.763ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.823     2.351    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X8Y213         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y213         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.084     2.435 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.347     2.782    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y211        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.640     5.304    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[3]/C
                         clock pessimism              0.332     5.636    
                         clock uncertainty           -0.035     5.600    
    SLICE_X10Y211        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     5.534    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.534    
                         arrival time                          -2.782    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk0_pad_p_in rise@3.367ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.084ns (19.580%)  route 0.345ns (80.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 5.303 - 3.367 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.823ns (routing 0.829ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.763ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.823     2.351    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X8Y213         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y213         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.084     2.435 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.345     2.780    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y211        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.639     5.303    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[4]/C
                         clock pessimism              0.332     5.635    
                         clock uncertainty           -0.035     5.599    
    SLICE_X10Y211        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     5.533    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          5.533    
                         arrival time                          -2.780    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk0_pad_p_in rise@3.367ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.084ns (19.580%)  route 0.345ns (80.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 5.303 - 3.367 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.823ns (routing 0.829ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.763ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.823     2.351    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X8Y213         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y213         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.084     2.435 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.345     2.780    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y211        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.639     5.303    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[5]/C
                         clock pessimism              0.332     5.635    
                         clock uncertainty           -0.035     5.599    
    SLICE_X10Y211        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     5.533    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.533    
                         arrival time                          -2.780    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk0_pad_p_in rise@3.367ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.084ns (19.580%)  route 0.345ns (80.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 5.303 - 3.367 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.823ns (routing 0.829ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.763ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.823     2.351    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X8Y213         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y213         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.084     2.435 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.345     2.780    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y211        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.639     5.303    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]/C
                         clock pessimism              0.332     5.635    
                         clock uncertainty           -0.035     5.599    
    SLICE_X10Y211        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     5.533    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.533    
                         arrival time                          -2.780    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk0_pad_p_in rise@3.367ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.084ns (19.580%)  route 0.345ns (80.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 5.303 - 3.367 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.823ns (routing 0.829ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.639ns (routing 0.763ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.823     2.351    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X8Y213         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y213         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.084     2.435 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.345     2.780    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y211        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.639     5.303    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y211        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]/C
                         clock pessimism              0.332     5.635    
                         clock uncertainty           -0.035     5.599    
    SLICE_X10Y211        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     5.533    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.533    
                         arrival time                          -2.780    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.797ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk0_pad_p_in rise@3.367ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.084ns (21.705%)  route 0.303ns (78.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 5.305 - 3.367 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.823ns (routing 0.829ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.763ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.823     2.351    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X8Y213         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y213         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.084     2.435 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.303     2.738    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y212        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.641     5.305    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/C
                         clock pessimism              0.332     5.637    
                         clock uncertainty           -0.035     5.601    
    SLICE_X10Y212        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     5.535    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.535    
                         arrival time                          -2.738    
  -------------------------------------------------------------------
                         slack                                  2.797    

Slack (MET) :             2.797ns  (required time - arrival time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (mgtrefclk0_pad_p_in rise@3.367ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.084ns (21.705%)  route 0.303ns (78.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 5.305 - 3.367 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.823ns (routing 0.829ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.763ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.321     0.321 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.077     0.398    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.528 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.823     2.351    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X8Y213         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y213         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.084     2.435 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.303     2.738    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y212        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      3.367     3.367 r  
    GTHE4_COMMON_X0Y1                                 0.000     3.367 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     3.367    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.114     3.481 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.069     3.550    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     3.664 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.641     5.305    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/C
                         clock pessimism              0.332     5.637    
                         clock uncertainty           -0.035     5.601    
    SLICE_X10Y212        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     5.535    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.535    
                         arrival time                          -2.738    
  -------------------------------------------------------------------
                         slack                                  2.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]/CLR
                            (removal check against rising-edge clock mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk0_pad_p_in rise@0.000ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.042ns (25.150%)  route 0.125ns (74.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.008ns (routing 0.465ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.504ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.008     1.222    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X8Y213         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y213         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.042     1.264 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.125     1.389    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y213        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.120     1.470    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y213        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]/C
                         clock pessimism             -0.197     1.273    
    SLICE_X10Y213        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.253    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/CLR
                            (removal check against rising-edge clock mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk0_pad_p_in rise@0.000ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.042ns (25.150%)  route 0.125ns (74.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.008ns (routing 0.465ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.504ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.008     1.222    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X8Y213         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y213         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.042     1.264 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.125     1.389    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y213        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.120     1.470    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y213        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]/C
                         clock pessimism             -0.197     1.273    
    SLICE_X10Y213        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.253    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/CLR
                            (removal check against rising-edge clock mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk0_pad_p_in rise@0.000ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.042ns (21.106%)  route 0.157ns (78.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.008ns (routing 0.465ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.504ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.008     1.222    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X8Y213         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y213         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.042     1.264 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.157     1.421    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y212        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.129     1.479    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]/C
                         clock pessimism             -0.197     1.282    
    SLICE_X10Y212        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.262    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/CLR
                            (removal check against rising-edge clock mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk0_pad_p_in rise@0.000ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.042ns (21.106%)  route 0.157ns (78.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.008ns (routing 0.465ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.504ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.008     1.222    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X8Y213         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y213         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.042     1.264 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.157     1.421    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y212        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.129     1.479    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]/C
                         clock pessimism             -0.197     1.282    
    SLICE_X10Y212        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.262    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]/CLR
                            (removal check against rising-edge clock mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk0_pad_p_in rise@0.000ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.042ns (21.106%)  route 0.157ns (78.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.008ns (routing 0.465ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.504ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.008     1.222    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X8Y213         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y213         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.042     1.264 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.157     1.421    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y212        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.129     1.479    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]/C
                         clock pessimism             -0.197     1.282    
    SLICE_X10Y212        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.262    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/CLR
                            (removal check against rising-edge clock mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk0_pad_p_in rise@0.000ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.042ns (21.106%)  route 0.157ns (78.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.008ns (routing 0.465ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.504ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.008     1.222    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X8Y213         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y213         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.042     1.264 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.157     1.421    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y212        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.129     1.479    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]/C
                         clock pessimism             -0.197     1.282    
    SLICE_X10Y212        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.262    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[12]/CLR
                            (removal check against rising-edge clock mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk0_pad_p_in rise@0.000ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.042ns (21.212%)  route 0.156ns (78.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.008ns (routing 0.465ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.504ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.008     1.222    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X8Y213         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y213         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.042     1.264 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.156     1.420    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y212        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.128     1.478    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[12]/C
                         clock pessimism             -0.197     1.281    
    SLICE_X10Y212        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.261    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[13]/CLR
                            (removal check against rising-edge clock mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk0_pad_p_in rise@0.000ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.042ns (21.212%)  route 0.156ns (78.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.008ns (routing 0.465ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.504ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.008     1.222    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X8Y213         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y213         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.042     1.264 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.156     1.420    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y212        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.128     1.478    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[13]/C
                         clock pessimism             -0.197     1.281    
    SLICE_X10Y212        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.261    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[14]/CLR
                            (removal check against rising-edge clock mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk0_pad_p_in rise@0.000ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.042ns (21.212%)  route 0.156ns (78.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.008ns (routing 0.465ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.504ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.008     1.222    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X8Y213         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y213         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.042     1.264 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.156     1.420    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y212        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.128     1.478    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[14]/C
                         clock pessimism             -0.197     1.281    
    SLICE_X10Y212        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.261    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/CLR
                            (removal check against rising-edge clock mgtrefclk0_pad_p_in  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mgtrefclk0_pad_p_in rise@0.000ns - mgtrefclk0_pad_p_in rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.042ns (21.212%)  route 0.156ns (78.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.008ns (routing 0.465ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.504ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.099     0.099 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.042     0.141    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.214 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.008     1.222    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/dest_clk
    SLICE_X8Y213         FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y213         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.042     1.264 r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff_reg[2]/Q
                         net (fo=18, routed)          0.156     1.420    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_rst
    SLICE_X10Y212        FDCE                                         f  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mgtrefclk0_pad_p_in rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y1                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.223     0.223 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.045     0.268    design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.350 r  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          1.128     1.478    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/mgtrefclk0_odiv2_i
    SLICE_X10Y212        FDCE                                         r  design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]/C
                         clock pessimism             -0.197     1.281    
    SLICE_X10Y212        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.261    design_1_i/vid_phy_controller_0/inst/clock_detector_inst/txclk_freq_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.158    





