/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [2:0] _07_;
  wire [15:0] _08_;
  wire [15:0] _09_;
  wire [4:0] _10_;
  wire [40:0] _11_;
  wire [2:0] _12_;
  wire [4:0] _13_;
  wire [8:0] _14_;
  wire [3:0] _15_;
  wire [3:0] _16_;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_16z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [14:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire [6:0] celloutsig_0_36z;
  wire [17:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_77z;
  wire [23:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire celloutsig_0_91z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire [13:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [21:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(in_data[45] & celloutsig_0_3z[7]);
  assign celloutsig_0_25z = !(celloutsig_0_8z[4] ? _01_ : celloutsig_0_21z);
  assign celloutsig_0_48z = ~((celloutsig_0_35z | celloutsig_0_28z) & (_02_ | _03_));
  assign celloutsig_1_17z = ~((celloutsig_1_0z | celloutsig_1_6z[0]) & (celloutsig_1_8z | celloutsig_1_16z));
  assign celloutsig_0_19z = ~((celloutsig_0_18z[9] | _04_) & (celloutsig_0_3z[4] | celloutsig_0_13z));
  assign celloutsig_1_0z = in_data[190] | ~(in_data[164]);
  assign celloutsig_0_13z = celloutsig_0_12z[2] | ~(_05_);
  assign celloutsig_0_43z = celloutsig_0_25z ^ _06_;
  reg [3:0] _25_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _25_ <= 4'h0;
    else _25_ <= in_data[11:8];
  assign { _12_[2:1], _16_[1:0] } = _25_;
  reg [15:0] _26_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _26_ <= 16'h0000;
    else _26_ <= { _08_[15:11], _04_, celloutsig_0_16z };
  assign { _09_[15:4], _02_, _09_[2:0] } = _26_;
  reg [4:0] _27_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _27_ <= 5'h00;
    else _27_ <= { celloutsig_0_8z[4:1], celloutsig_0_13z };
  assign { _10_[4:2], _06_, _10_[0] } = _27_;
  reg [2:0] _28_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _28_ <= 3'h0;
    else _28_ <= { _12_[2:1], celloutsig_0_2z };
  assign { _11_[32], _03_, _11_[30] } = _28_;
  reg [8:0] _29_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _29_ <= 9'h000;
    else _29_ <= { _11_[32], _03_, celloutsig_0_8z, celloutsig_0_6z };
  assign { _14_[8:7], _13_[4], _08_[15:11], _04_ } = _29_;
  reg [3:0] _30_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _30_ <= 4'h0;
    else _30_ <= { celloutsig_0_3z[11:9], celloutsig_0_4z };
  assign { _15_[3], _01_, _15_[1:0] } = _30_;
  reg [2:0] _31_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _31_ <= 3'h0;
    else _31_ <= in_data[19:17];
  assign { _05_, _07_[1], _00_ } = _31_;
  assign celloutsig_0_7z = { in_data[56], _12_[2:1], _16_[1:0], celloutsig_0_2z, celloutsig_0_3z } / { 1'h1, in_data[56:38], _12_[2:1], _16_[1:0] };
  assign celloutsig_0_20z = { celloutsig_0_18z[11:3], _05_, _07_[1], _00_, _05_, _07_[1], _00_ } / { 1'h1, in_data[68:55] };
  assign celloutsig_0_22z = celloutsig_0_20z[13:5] / { 1'h1, celloutsig_0_16z[7:0] };
  assign celloutsig_0_23z = { celloutsig_0_22z[3:2], celloutsig_0_19z, _05_, _07_[1], _00_ } / { 1'h1, celloutsig_0_7z[16:15], _11_[32], _03_, _11_[30] };
  assign celloutsig_0_31z = celloutsig_0_3z[17:4] === { celloutsig_0_12z[6:3], celloutsig_0_2z, celloutsig_0_22z };
  assign celloutsig_0_35z = { celloutsig_0_8z[2:0], celloutsig_0_14z, celloutsig_0_12z } === { celloutsig_0_16z[8:1], celloutsig_0_23z };
  assign celloutsig_1_15z = { celloutsig_1_3z[13:12], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_8z } === { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_11z };
  assign celloutsig_0_28z = in_data[64:53] === { celloutsig_0_12z[9:2], _12_[2:1], _16_[1:0] };
  assign celloutsig_1_7z = { celloutsig_1_4z[3:0], celloutsig_1_4z } >= { celloutsig_1_5z[4], celloutsig_1_6z };
  assign celloutsig_0_2z = ! in_data[74:70];
  assign celloutsig_0_4z = ! in_data[51:41];
  assign celloutsig_1_8z = ! { in_data[156:148], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_1_10z = ! celloutsig_1_3z[17:12];
  assign celloutsig_1_11z = ! celloutsig_1_3z[19:17];
  assign celloutsig_1_14z = ! celloutsig_1_12z[5:0];
  assign celloutsig_1_16z = ! { celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_14z };
  assign celloutsig_0_21z = ! { _15_[3], _01_, _15_[1:0], celloutsig_0_2z };
  assign celloutsig_1_5z = { celloutsig_1_1z[2:0], celloutsig_1_4z } % { 1'h1, in_data[107:106], celloutsig_1_4z[5:1], in_data[96] };
  assign celloutsig_0_3z = _12_[2] ? in_data[75:58] : { in_data[48:41], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, _05_, _07_[1], _00_, 1'h0, _12_[1], _16_[1:0] };
  assign celloutsig_1_3z = celloutsig_1_2z[3] ? { in_data[177:163], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } : in_data[168:147];
  assign celloutsig_1_19z = celloutsig_1_13z[5] ? { celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_17z } : { celloutsig_1_13z[2:0], celloutsig_1_4z, celloutsig_1_15z };
  assign celloutsig_0_8z = - { in_data[77:73], celloutsig_0_2z };
  assign celloutsig_1_4z = - celloutsig_1_2z;
  assign celloutsig_1_12z = - { celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_1_13z = - { celloutsig_1_2z[5:2], celloutsig_1_12z };
  assign celloutsig_0_16z = - { celloutsig_0_7z[18:13], _15_[3], _01_, _15_[1:0] };
  assign celloutsig_0_18z = - { in_data[39:36], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_1_6z = { in_data[133:126], celloutsig_1_0z } | { celloutsig_1_4z[4:2], celloutsig_1_4z };
  assign celloutsig_1_18z = celloutsig_1_3z[11:5] | { celloutsig_1_3z[19:16], celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_9z };
  assign celloutsig_0_12z = { _14_[8:7], _13_[4], _08_[15:11], _04_, celloutsig_0_6z } | in_data[31:22];
  assign celloutsig_0_77z = | { _10_[4:2], _06_, celloutsig_0_48z, celloutsig_0_31z, celloutsig_0_43z };
  assign celloutsig_0_91z = | { celloutsig_0_36z[4:3], celloutsig_0_36z[5:4] };
  assign celloutsig_0_90z = celloutsig_0_77z & _15_[0];
  assign celloutsig_1_1z = { in_data[181:179], celloutsig_1_0z } >> in_data[143:140];
  assign celloutsig_1_2z = { celloutsig_1_1z[3:2], celloutsig_1_1z } >> in_data[122:117];
  assign celloutsig_1_9z = ~((celloutsig_1_0z & celloutsig_1_6z[2]) | celloutsig_1_3z[3]);
  assign celloutsig_0_14z = ~((_08_[14] & _11_[32]) | celloutsig_0_3z[11]);
  assign { celloutsig_0_36z[5:3], celloutsig_0_36z[6] } = ~ { _05_, _07_[1], _00_, in_data[13] };
  assign { _07_[2], _07_[0] } = { _05_, _00_ };
  assign _08_[10:0] = { _04_, celloutsig_0_16z };
  assign _09_[3] = _02_;
  assign _10_[1] = _06_;
  assign { _11_[40:34], _11_[31], _11_[29], _11_[27:2] } = { celloutsig_0_16z[9:3], _03_, celloutsig_0_6z, celloutsig_0_19z, _09_[15:4], _02_, _09_[2:0], celloutsig_0_22z };
  assign _12_[0] = celloutsig_0_2z;
  assign _13_[3:1] = _08_[15:13];
  assign _14_[6:0] = { _13_[4], _08_[15:11], _04_ };
  assign _15_[2] = _01_;
  assign _16_[3:2] = _12_[2:1];
  assign celloutsig_0_36z[2:0] = celloutsig_0_36z[5:3];
  assign { out_data[134:128], out_data[105:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_90z, celloutsig_0_91z };
endmodule
