# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/interrupt-controller/renesas,rzn1-mux.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Renesas RZ/N1 GPIO Interrupt Multiplexer

maintainers:
  - Gareth Wiliams <gareth.williams.jx@renesas.com>

description: |
  On Renesas RZ/N1 devices, there are several GPIO Controllers each with a number
  of interrupt outputs. All of the interrupts from the GPIO Controllers are passed
  to the GPIO Interrupt Multiplexer, which selects a sub-set of the interrupts to
  pass onto the system interrupt controller.
  A single node in the device tree is used to describe the GPIO IRQ Muxer.

properties:
  compatible:
    items:
      - enum:
          - renesas,r9a06g032-gpioirqmux # RZ/N1D
          - renesas,r9a06g033-gpioirqmux # RZ/N1S
      - const: renesas,rzn1-gpioirqmux   # Required fallback

  reg:
    maxItems: 1

  interrupts:
    maxItems: 8
    minItems: 1
    description: List of output interrupts.

  "#interrupt-cells":
    const: 1
    description: Number of cells in the input interrupt specifier, must be 1.

  '#address-cells':
    const: 0

  interrupt-controller: true

  interrupt-map-mask:
    const: 0x3f

  interrupt-map:
    maxItems: 8
    minItems: 1
    description: |
      The property detailing the maps between input irqs and the
      corresponding output irq. This consists of a list of
      <input-irq-spec phandle-to-interrupt-controller output-irq-spec>
      The input-irq-spec is from 0 to 95, corresponding to the outputs
      of the GPIO Controllers.

required:
  - compatible
  - reg
  - interrupts
  - '#interrupt-cells'
  - '#address-cells'
  - interrupt-map-mask
  - interrupt-map
  - interrupt-controller

additionalProperties: false

examples:
  - |
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    gpioirqmux: interrupt-controller@51000480 {
        compatible = "renesas,r9a06g032-gpioirqmux",
                     "renesas,rzn1-gpioirqmux";
        reg = <0x51000480 0x20>;
        interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
                     <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>;
        #interrupt-cells = <1>;
        #address-cells = <0>;
        interrupt-controller;
        interrupt-map-mask = <0x3f>;
        interrupt-map = <88 &gic GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
                        <90 &gic GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>;
    };
