{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 25 14:46:48 2018 " "Processing started: Sat Aug 25 14:46:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semafaro -c semafaro " "Command: quartus_map --read_settings_files=on --write_settings_files=off semafaro -c semafaro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1535219208919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semafaro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file semafaro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 semafaro-semafaro_arch " "Found design unit 1: semafaro-semafaro_arch" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""} { "Info" "ISGN_ENTITY_NAME" "1 semafaro " "Found entity 1: semafaro" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "semafaro " "Elaborating entity \"semafaro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1535219209542 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(27) " "VHDL Process Statement warning at semafaro.vhd(27): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209543 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(31) " "VHDL Process Statement warning at semafaro.vhd(31): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state semafaro.vhd(32) " "VHDL Process Statement warning at semafaro.vhd(32): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state semafaro.vhd(33) " "VHDL Process Statement warning at semafaro.vhd(33): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(36) " "VHDL Process Statement warning at semafaro.vhd(36): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state semafaro.vhd(37) " "VHDL Process Statement warning at semafaro.vhd(37): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209545 "|semafaro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "current_state semafaro.vhd(25) " "VHDL Process Statement warning at semafaro.vhd(25): inferring latch(es) for signal or variable \"current_state\", which holds its previous value in one or more paths through the process" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1535219209545 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S7 semafaro.vhd(25) " "Inferred latch for \"current_state.S7\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S6 semafaro.vhd(25) " "Inferred latch for \"current_state.S6\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S5 semafaro.vhd(25) " "Inferred latch for \"current_state.S5\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S4 semafaro.vhd(25) " "Inferred latch for \"current_state.S4\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S3 semafaro.vhd(25) " "Inferred latch for \"current_state.S3\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S2 semafaro.vhd(25) " "Inferred latch for \"current_state.S2\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S1 semafaro.vhd(25) " "Inferred latch for \"current_state.S1\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209547 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S0 semafaro.vhd(25) " "Inferred latch for \"current_state.S0\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209547 "|semafaro"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S5 " "Latch next_state.S5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S4 " "Ports D and ENA on the latch are fed by the same signal next_state.S4" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S2 " "Latch next_state.S2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S1 " "Ports D and ENA on the latch are fed by the same signal next_state.S1" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S0 " "Latch next_state.S0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S7 " "Ports D and ENA on the latch are fed by the same signal next_state.S7" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1535219210268 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1535219210623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219210623 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219210725 "|semafaro|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1535219210725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1535219210725 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1535219210725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1535219210725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1535219210725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:46:50 2018 " "Processing ended: Sat Aug 25 14:46:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 25 14:46:48 2018 " "Processing started: Sat Aug 25 14:46:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semafaro -c semafaro " "Command: quartus_map --read_settings_files=on --write_settings_files=off semafaro -c semafaro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1535219208919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semafaro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file semafaro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 semafaro-semafaro_arch " "Found design unit 1: semafaro-semafaro_arch" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""} { "Info" "ISGN_ENTITY_NAME" "1 semafaro " "Found entity 1: semafaro" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "semafaro " "Elaborating entity \"semafaro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1535219209542 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(27) " "VHDL Process Statement warning at semafaro.vhd(27): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209543 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(31) " "VHDL Process Statement warning at semafaro.vhd(31): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state semafaro.vhd(32) " "VHDL Process Statement warning at semafaro.vhd(32): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state semafaro.vhd(33) " "VHDL Process Statement warning at semafaro.vhd(33): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(36) " "VHDL Process Statement warning at semafaro.vhd(36): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state semafaro.vhd(37) " "VHDL Process Statement warning at semafaro.vhd(37): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209545 "|semafaro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "current_state semafaro.vhd(25) " "VHDL Process Statement warning at semafaro.vhd(25): inferring latch(es) for signal or variable \"current_state\", which holds its previous value in one or more paths through the process" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1535219209545 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S7 semafaro.vhd(25) " "Inferred latch for \"current_state.S7\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S6 semafaro.vhd(25) " "Inferred latch for \"current_state.S6\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S5 semafaro.vhd(25) " "Inferred latch for \"current_state.S5\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S4 semafaro.vhd(25) " "Inferred latch for \"current_state.S4\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S3 semafaro.vhd(25) " "Inferred latch for \"current_state.S3\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S2 semafaro.vhd(25) " "Inferred latch for \"current_state.S2\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S1 semafaro.vhd(25) " "Inferred latch for \"current_state.S1\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209547 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S0 semafaro.vhd(25) " "Inferred latch for \"current_state.S0\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209547 "|semafaro"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S5 " "Latch next_state.S5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S4 " "Ports D and ENA on the latch are fed by the same signal next_state.S4" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S2 " "Latch next_state.S2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S1 " "Ports D and ENA on the latch are fed by the same signal next_state.S1" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S0 " "Latch next_state.S0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S7 " "Ports D and ENA on the latch are fed by the same signal next_state.S7" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1535219210268 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1535219210623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219210623 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219210725 "|semafaro|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1535219210725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1535219210725 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1535219210725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1535219210725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1535219210725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:46:50 2018 " "Processing ended: Sat Aug 25 14:46:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535219211999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535219212000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 25 14:46:51 2018 " "Processing started: Sat Aug 25 14:46:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535219212000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1535219212000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off semafaro -c semafaro " "Command: quartus_fit --read_settings_files=off --write_settings_files=off semafaro -c semafaro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1535219212000 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1535219212082 ""}
{ "Info" "0" "" "Project  = semafaro" {  } {  } 0 0 "Project  = semafaro" 0 0 "Fitter" 0 0 1535219212083 ""}
{ "Info" "0" "" "Revision = semafaro" {  } {  } 0 0 "Revision = semafaro" 0 0 "Fitter" 0 0 1535219212083 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 25 14:46:48 2018 " "Processing started: Sat Aug 25 14:46:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semafaro -c semafaro " "Command: quartus_map --read_settings_files=on --write_settings_files=off semafaro -c semafaro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1535219208919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semafaro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file semafaro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 semafaro-semafaro_arch " "Found design unit 1: semafaro-semafaro_arch" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""} { "Info" "ISGN_ENTITY_NAME" "1 semafaro " "Found entity 1: semafaro" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "semafaro " "Elaborating entity \"semafaro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1535219209542 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(27) " "VHDL Process Statement warning at semafaro.vhd(27): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209543 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(31) " "VHDL Process Statement warning at semafaro.vhd(31): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state semafaro.vhd(32) " "VHDL Process Statement warning at semafaro.vhd(32): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state semafaro.vhd(33) " "VHDL Process Statement warning at semafaro.vhd(33): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(36) " "VHDL Process Statement warning at semafaro.vhd(36): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state semafaro.vhd(37) " "VHDL Process Statement warning at semafaro.vhd(37): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209545 "|semafaro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "current_state semafaro.vhd(25) " "VHDL Process Statement warning at semafaro.vhd(25): inferring latch(es) for signal or variable \"current_state\", which holds its previous value in one or more paths through the process" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1535219209545 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S7 semafaro.vhd(25) " "Inferred latch for \"current_state.S7\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S6 semafaro.vhd(25) " "Inferred latch for \"current_state.S6\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S5 semafaro.vhd(25) " "Inferred latch for \"current_state.S5\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S4 semafaro.vhd(25) " "Inferred latch for \"current_state.S4\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S3 semafaro.vhd(25) " "Inferred latch for \"current_state.S3\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S2 semafaro.vhd(25) " "Inferred latch for \"current_state.S2\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S1 semafaro.vhd(25) " "Inferred latch for \"current_state.S1\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209547 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S0 semafaro.vhd(25) " "Inferred latch for \"current_state.S0\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209547 "|semafaro"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S5 " "Latch next_state.S5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S4 " "Ports D and ENA on the latch are fed by the same signal next_state.S4" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S2 " "Latch next_state.S2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S1 " "Ports D and ENA on the latch are fed by the same signal next_state.S1" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S0 " "Latch next_state.S0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S7 " "Ports D and ENA on the latch are fed by the same signal next_state.S7" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1535219210268 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1535219210623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219210623 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219210725 "|semafaro|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1535219210725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1535219210725 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1535219210725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1535219210725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1535219210725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:46:50 2018 " "Processing ended: Sat Aug 25 14:46:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1535219212176 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "semafaro 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"semafaro\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1535219212182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1535219212249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1535219212249 ""}
{ "Info" "IMPP_MPP_ADVANCE_INFO" "5CSEMA5F31C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA5F31C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 119007 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Fitter" 0 -1 1535219212452 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1535219212496 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1535219212537 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1535219213252 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 9 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[0\] " "Pin lights\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[0] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[1\] " "Pin lights\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[1] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[2\] " "Pin lights\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[2] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[3\] " "Pin lights\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[3] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[4\] " "Pin lights\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[4] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[5\] " "Pin lights\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[5] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[6\] " "Pin lights\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[6] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[7\] " "Pin lights\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[7] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 4 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1535219213883 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1535219232300 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219232686 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1535219236457 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "semafaro.sdc " "Synopsys Design Constraints File file not found: 'semafaro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1535219236458 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1535219236459 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|combout " "Node \"count\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|datad " "Node \"count\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|datad " "Node \"count\[0\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|combout " "Node \"count\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|dataf " "Node \"count\[0\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|dataf " "Node \"count\[1\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1535219236459 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout " "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1535219236460 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1535219236460 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1535219236461 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1535219236461 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1535219236462 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1535219236475 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1535219236475 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1535219236477 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1535219236477 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219236520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1535219260613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219260711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1535219260723 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1535219262335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219262335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1535219263422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1535219278824 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1535219278824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219281868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1535219281885 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1535219281885 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1535219282763 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1535219282892 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1535219282892 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1535219283610 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1535219283700 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1535219283700 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1535219284284 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219288070 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/output_files/semafaro.fit.smsg " "Generated suppressed messages file D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/output_files/semafaro.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1535219288963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5852 " "Peak virtual memory: 5852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219289557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:48:09 2018 " "Processing ended: Sat Aug 25 14:48:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219289557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219289557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219289557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1535219289557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 25 14:46:48 2018 " "Processing started: Sat Aug 25 14:46:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semafaro -c semafaro " "Command: quartus_map --read_settings_files=on --write_settings_files=off semafaro -c semafaro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1535219208919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semafaro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file semafaro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 semafaro-semafaro_arch " "Found design unit 1: semafaro-semafaro_arch" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""} { "Info" "ISGN_ENTITY_NAME" "1 semafaro " "Found entity 1: semafaro" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "semafaro " "Elaborating entity \"semafaro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1535219209542 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(27) " "VHDL Process Statement warning at semafaro.vhd(27): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209543 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(31) " "VHDL Process Statement warning at semafaro.vhd(31): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state semafaro.vhd(32) " "VHDL Process Statement warning at semafaro.vhd(32): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state semafaro.vhd(33) " "VHDL Process Statement warning at semafaro.vhd(33): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(36) " "VHDL Process Statement warning at semafaro.vhd(36): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state semafaro.vhd(37) " "VHDL Process Statement warning at semafaro.vhd(37): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209545 "|semafaro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "current_state semafaro.vhd(25) " "VHDL Process Statement warning at semafaro.vhd(25): inferring latch(es) for signal or variable \"current_state\", which holds its previous value in one or more paths through the process" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1535219209545 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S7 semafaro.vhd(25) " "Inferred latch for \"current_state.S7\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S6 semafaro.vhd(25) " "Inferred latch for \"current_state.S6\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S5 semafaro.vhd(25) " "Inferred latch for \"current_state.S5\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S4 semafaro.vhd(25) " "Inferred latch for \"current_state.S4\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S3 semafaro.vhd(25) " "Inferred latch for \"current_state.S3\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S2 semafaro.vhd(25) " "Inferred latch for \"current_state.S2\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S1 semafaro.vhd(25) " "Inferred latch for \"current_state.S1\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209547 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S0 semafaro.vhd(25) " "Inferred latch for \"current_state.S0\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209547 "|semafaro"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S5 " "Latch next_state.S5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S4 " "Ports D and ENA on the latch are fed by the same signal next_state.S4" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S2 " "Latch next_state.S2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S1 " "Ports D and ENA on the latch are fed by the same signal next_state.S1" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S0 " "Latch next_state.S0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S7 " "Ports D and ENA on the latch are fed by the same signal next_state.S7" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1535219210268 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1535219210623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219210623 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219210725 "|semafaro|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1535219210725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1535219210725 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1535219210725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1535219210725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1535219210725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:46:50 2018 " "Processing ended: Sat Aug 25 14:46:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1535219212176 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "semafaro 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"semafaro\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1535219212182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1535219212249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1535219212249 ""}
{ "Info" "IMPP_MPP_ADVANCE_INFO" "5CSEMA5F31C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA5F31C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 119007 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Fitter" 0 -1 1535219212452 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1535219212496 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1535219212537 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1535219213252 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 9 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[0\] " "Pin lights\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[0] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[1\] " "Pin lights\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[1] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[2\] " "Pin lights\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[2] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[3\] " "Pin lights\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[3] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[4\] " "Pin lights\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[4] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[5\] " "Pin lights\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[5] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[6\] " "Pin lights\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[6] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[7\] " "Pin lights\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[7] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 4 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1535219213883 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1535219232300 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219232686 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1535219236457 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "semafaro.sdc " "Synopsys Design Constraints File file not found: 'semafaro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1535219236458 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1535219236459 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|combout " "Node \"count\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|datad " "Node \"count\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|datad " "Node \"count\[0\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|combout " "Node \"count\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|dataf " "Node \"count\[0\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|dataf " "Node \"count\[1\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1535219236459 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout " "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1535219236460 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1535219236460 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1535219236461 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1535219236461 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1535219236462 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1535219236475 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1535219236475 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1535219236477 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1535219236477 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219236520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1535219260613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219260711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1535219260723 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1535219262335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219262335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1535219263422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1535219278824 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1535219278824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219281868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1535219281885 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1535219281885 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1535219282763 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1535219282892 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1535219282892 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1535219283610 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1535219283700 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1535219283700 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1535219284284 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219288070 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/output_files/semafaro.fit.smsg " "Generated suppressed messages file D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/output_files/semafaro.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1535219288963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5852 " "Peak virtual memory: 5852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219289557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:48:09 2018 " "Processing ended: Sat Aug 25 14:48:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219289557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219289557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219289557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1535219289557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1535219290873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535219290873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 25 14:48:10 2018 " "Processing started: Sat Aug 25 14:48:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535219290873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1535219290873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off semafaro -c semafaro " "Command: quartus_asm --read_settings_files=off --write_settings_files=off semafaro -c semafaro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1535219290873 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 25 14:46:48 2018 " "Processing started: Sat Aug 25 14:46:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semafaro -c semafaro " "Command: quartus_map --read_settings_files=on --write_settings_files=off semafaro -c semafaro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1535219208919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semafaro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file semafaro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 semafaro-semafaro_arch " "Found design unit 1: semafaro-semafaro_arch" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""} { "Info" "ISGN_ENTITY_NAME" "1 semafaro " "Found entity 1: semafaro" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "semafaro " "Elaborating entity \"semafaro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1535219209542 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(27) " "VHDL Process Statement warning at semafaro.vhd(27): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209543 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(31) " "VHDL Process Statement warning at semafaro.vhd(31): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state semafaro.vhd(32) " "VHDL Process Statement warning at semafaro.vhd(32): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state semafaro.vhd(33) " "VHDL Process Statement warning at semafaro.vhd(33): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(36) " "VHDL Process Statement warning at semafaro.vhd(36): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state semafaro.vhd(37) " "VHDL Process Statement warning at semafaro.vhd(37): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209545 "|semafaro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "current_state semafaro.vhd(25) " "VHDL Process Statement warning at semafaro.vhd(25): inferring latch(es) for signal or variable \"current_state\", which holds its previous value in one or more paths through the process" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1535219209545 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S7 semafaro.vhd(25) " "Inferred latch for \"current_state.S7\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S6 semafaro.vhd(25) " "Inferred latch for \"current_state.S6\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S5 semafaro.vhd(25) " "Inferred latch for \"current_state.S5\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S4 semafaro.vhd(25) " "Inferred latch for \"current_state.S4\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S3 semafaro.vhd(25) " "Inferred latch for \"current_state.S3\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S2 semafaro.vhd(25) " "Inferred latch for \"current_state.S2\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S1 semafaro.vhd(25) " "Inferred latch for \"current_state.S1\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209547 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S0 semafaro.vhd(25) " "Inferred latch for \"current_state.S0\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209547 "|semafaro"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S5 " "Latch next_state.S5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S4 " "Ports D and ENA on the latch are fed by the same signal next_state.S4" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S2 " "Latch next_state.S2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S1 " "Ports D and ENA on the latch are fed by the same signal next_state.S1" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S0 " "Latch next_state.S0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S7 " "Ports D and ENA on the latch are fed by the same signal next_state.S7" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1535219210268 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1535219210623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219210623 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219210725 "|semafaro|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1535219210725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1535219210725 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1535219210725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1535219210725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1535219210725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:46:50 2018 " "Processing ended: Sat Aug 25 14:46:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1535219212176 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "semafaro 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"semafaro\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1535219212182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1535219212249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1535219212249 ""}
{ "Info" "IMPP_MPP_ADVANCE_INFO" "5CSEMA5F31C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA5F31C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 119007 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Fitter" 0 -1 1535219212452 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1535219212496 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1535219212537 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1535219213252 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 9 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[0\] " "Pin lights\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[0] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[1\] " "Pin lights\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[1] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[2\] " "Pin lights\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[2] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[3\] " "Pin lights\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[3] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[4\] " "Pin lights\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[4] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[5\] " "Pin lights\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[5] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[6\] " "Pin lights\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[6] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[7\] " "Pin lights\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[7] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 4 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1535219213883 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1535219232300 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219232686 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1535219236457 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "semafaro.sdc " "Synopsys Design Constraints File file not found: 'semafaro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1535219236458 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1535219236459 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|combout " "Node \"count\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|datad " "Node \"count\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|datad " "Node \"count\[0\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|combout " "Node \"count\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|dataf " "Node \"count\[0\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|dataf " "Node \"count\[1\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1535219236459 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout " "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1535219236460 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1535219236460 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1535219236461 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1535219236461 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1535219236462 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1535219236475 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1535219236475 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1535219236477 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1535219236477 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219236520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1535219260613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219260711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1535219260723 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1535219262335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219262335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1535219263422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1535219278824 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1535219278824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219281868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1535219281885 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1535219281885 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1535219282763 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1535219282892 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1535219282892 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1535219283610 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1535219283700 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1535219283700 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1535219284284 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219288070 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/output_files/semafaro.fit.smsg " "Generated suppressed messages file D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/output_files/semafaro.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1535219288963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5852 " "Peak virtual memory: 5852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219289557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:48:09 2018 " "Processing ended: Sat Aug 25 14:48:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219289557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219289557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219289557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1535219289557 ""}
{ "Info" "IASM_ASM_ADVANCE_INFO" "5CSEMA5F31C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA5F31C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 115015 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Assembler" 0 -1 1535219291631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219292217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:48:12 2018 " "Processing ended: Sat Aug 25 14:48:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219292217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219292217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219292217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1535219292217 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 25 14:46:48 2018 " "Processing started: Sat Aug 25 14:46:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semafaro -c semafaro " "Command: quartus_map --read_settings_files=on --write_settings_files=off semafaro -c semafaro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1535219208919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semafaro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file semafaro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 semafaro-semafaro_arch " "Found design unit 1: semafaro-semafaro_arch" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""} { "Info" "ISGN_ENTITY_NAME" "1 semafaro " "Found entity 1: semafaro" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "semafaro " "Elaborating entity \"semafaro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1535219209542 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(27) " "VHDL Process Statement warning at semafaro.vhd(27): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209543 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(31) " "VHDL Process Statement warning at semafaro.vhd(31): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state semafaro.vhd(32) " "VHDL Process Statement warning at semafaro.vhd(32): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state semafaro.vhd(33) " "VHDL Process Statement warning at semafaro.vhd(33): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(36) " "VHDL Process Statement warning at semafaro.vhd(36): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state semafaro.vhd(37) " "VHDL Process Statement warning at semafaro.vhd(37): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209545 "|semafaro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "current_state semafaro.vhd(25) " "VHDL Process Statement warning at semafaro.vhd(25): inferring latch(es) for signal or variable \"current_state\", which holds its previous value in one or more paths through the process" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1535219209545 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S7 semafaro.vhd(25) " "Inferred latch for \"current_state.S7\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S6 semafaro.vhd(25) " "Inferred latch for \"current_state.S6\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S5 semafaro.vhd(25) " "Inferred latch for \"current_state.S5\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S4 semafaro.vhd(25) " "Inferred latch for \"current_state.S4\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S3 semafaro.vhd(25) " "Inferred latch for \"current_state.S3\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S2 semafaro.vhd(25) " "Inferred latch for \"current_state.S2\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S1 semafaro.vhd(25) " "Inferred latch for \"current_state.S1\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209547 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S0 semafaro.vhd(25) " "Inferred latch for \"current_state.S0\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209547 "|semafaro"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S5 " "Latch next_state.S5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S4 " "Ports D and ENA on the latch are fed by the same signal next_state.S4" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S2 " "Latch next_state.S2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S1 " "Ports D and ENA on the latch are fed by the same signal next_state.S1" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S0 " "Latch next_state.S0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S7 " "Ports D and ENA on the latch are fed by the same signal next_state.S7" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1535219210268 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1535219210623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219210623 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219210725 "|semafaro|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1535219210725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1535219210725 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1535219210725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1535219210725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1535219210725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:46:50 2018 " "Processing ended: Sat Aug 25 14:46:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1535219212176 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "semafaro 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"semafaro\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1535219212182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1535219212249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1535219212249 ""}
{ "Info" "IMPP_MPP_ADVANCE_INFO" "5CSEMA5F31C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA5F31C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 119007 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Fitter" 0 -1 1535219212452 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1535219212496 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1535219212537 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1535219213252 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 9 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[0\] " "Pin lights\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[0] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[1\] " "Pin lights\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[1] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[2\] " "Pin lights\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[2] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[3\] " "Pin lights\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[3] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[4\] " "Pin lights\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[4] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[5\] " "Pin lights\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[5] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[6\] " "Pin lights\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[6] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[7\] " "Pin lights\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[7] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 4 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1535219213883 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1535219232300 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219232686 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1535219236457 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "semafaro.sdc " "Synopsys Design Constraints File file not found: 'semafaro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1535219236458 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1535219236459 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|combout " "Node \"count\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|datad " "Node \"count\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|datad " "Node \"count\[0\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|combout " "Node \"count\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|dataf " "Node \"count\[0\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|dataf " "Node \"count\[1\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1535219236459 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout " "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1535219236460 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1535219236460 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1535219236461 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1535219236461 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1535219236462 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1535219236475 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1535219236475 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1535219236477 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1535219236477 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219236520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1535219260613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219260711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1535219260723 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1535219262335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219262335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1535219263422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1535219278824 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1535219278824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219281868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1535219281885 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1535219281885 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1535219282763 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1535219282892 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1535219282892 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1535219283610 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1535219283700 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1535219283700 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1535219284284 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219288070 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/output_files/semafaro.fit.smsg " "Generated suppressed messages file D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/output_files/semafaro.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1535219288963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5852 " "Peak virtual memory: 5852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219289557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:48:09 2018 " "Processing ended: Sat Aug 25 14:48:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219289557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219289557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219289557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1535219289557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535219290873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535219290873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 25 14:48:10 2018 " "Processing started: Sat Aug 25 14:48:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535219290873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1535219290873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off semafaro -c semafaro " "Command: quartus_asm --read_settings_files=off --write_settings_files=off semafaro -c semafaro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1535219290873 ""}
{ "Info" "IASM_ASM_ADVANCE_INFO" "5CSEMA5F31C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA5F31C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 115015 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Assembler" 0 -1 1535219291631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219292217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:48:12 2018 " "Processing ended: Sat Aug 25 14:48:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219292217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219292217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219292217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1535219292217 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1535219292959 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1535219293581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535219293581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 25 14:48:13 2018 " "Processing started: Sat Aug 25 14:48:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535219293581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535219293581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta semafaro -c semafaro " "Command: quartus_sta semafaro -c semafaro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535219293581 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1535219294152 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1535219294809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1535219294893 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1535219294893 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1535219296057 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "semafaro.sdc " "Synopsys Design Constraints File file not found: 'semafaro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1535219296180 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1535219296181 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296181 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296181 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|combout " "Node \"count\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|datac " "Node \"count\[0\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|combout " "Node \"count\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|dataa " "Node \"count\[0\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|dataa " "Node \"count\[1\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|datac " "Node \"count\[1\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1535219296182 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout " "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296184 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1535219296184 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1535219296184 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296184 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1535219296186 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1535219296200 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1535219296212 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1535219296212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.920 " "Worst-case setup slack is -2.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.920       -22.215 reset  " "   -2.920       -22.215 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219296220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.127 " "Worst-case hold slack is -1.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.127        -7.171 reset  " "   -1.127        -7.171 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219296223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.884 " "Worst-case recovery slack is -0.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.884        -5.865 reset  " "   -0.884        -5.865 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219296232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.189 " "Worst-case removal slack is -2.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.189       -16.262 reset  " "   -2.189       -16.262 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219296236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.148 " "Worst-case minimum pulse width slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148         0.000 reset  " "    0.148         0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219296239 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1535219296259 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1535219296318 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1535219296319 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1535219304020 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout " "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304092 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1535219304092 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304093 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1535219304101 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1535219304101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.021 " "Worst-case setup slack is -3.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.021       -22.838 reset  " "   -3.021       -22.838 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219304108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.213 " "Worst-case hold slack is -1.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213        -7.754 reset  " "   -1.213        -7.754 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219304112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.010 " "Worst-case recovery slack is -1.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.010        -6.814 reset  " "   -1.010        -6.814 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219304119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.242 " "Worst-case removal slack is -2.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.242       -16.488 reset  " "   -2.242       -16.488 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219304123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.118 " "Worst-case minimum pulse width slack is 0.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118         0.000 reset  " "    0.118         0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219304127 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1535219304136 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1535219304279 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1535219304279 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1535219305186 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout " "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305249 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1535219305249 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305249 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1535219305250 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1535219305250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.674 " "Worst-case setup slack is -1.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.674       -12.697 reset  " "   -1.674       -12.697 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.661 " "Worst-case hold slack is -0.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.661        -4.512 reset  " "   -0.661        -4.512 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.602 " "Worst-case recovery slack is -0.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.602        -4.025 reset  " "   -0.602        -4.025 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.158 " "Worst-case removal slack is -1.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.158        -8.684 reset  " "   -1.158        -8.684 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.057 " "Worst-case minimum pulse width slack is -0.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.057        -1.010 reset  " "   -0.057        -1.010 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305284 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1535219305293 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout " "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305696 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1535219305696 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305696 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1535219305697 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1535219305697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.573 " "Worst-case setup slack is -1.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.573       -11.923 reset  " "   -1.573       -11.923 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.627 " "Worst-case hold slack is -0.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.627        -4.255 reset  " "   -0.627        -4.255 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.575 " "Worst-case recovery slack is -0.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.575        -3.828 reset  " "   -0.575        -3.828 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.074 " "Worst-case removal slack is -1.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.074        -7.989 reset  " "   -1.074        -7.989 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.031 " "Worst-case minimum pulse width slack is -0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031        -0.482 reset  " "   -0.031        -0.482 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305730 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1535219306870 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1535219306871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5180 " "Peak virtual memory: 5180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219306967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:48:26 2018 " "Processing ended: Sat Aug 25 14:48:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219306967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219306967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219306967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535219306967 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 25 14:46:48 2018 " "Processing started: Sat Aug 25 14:46:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semafaro -c semafaro " "Command: quartus_map --read_settings_files=on --write_settings_files=off semafaro -c semafaro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1535219208919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semafaro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file semafaro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 semafaro-semafaro_arch " "Found design unit 1: semafaro-semafaro_arch" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""} { "Info" "ISGN_ENTITY_NAME" "1 semafaro " "Found entity 1: semafaro" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "semafaro " "Elaborating entity \"semafaro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1535219209542 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(27) " "VHDL Process Statement warning at semafaro.vhd(27): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209543 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(31) " "VHDL Process Statement warning at semafaro.vhd(31): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state semafaro.vhd(32) " "VHDL Process Statement warning at semafaro.vhd(32): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state semafaro.vhd(33) " "VHDL Process Statement warning at semafaro.vhd(33): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(36) " "VHDL Process Statement warning at semafaro.vhd(36): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state semafaro.vhd(37) " "VHDL Process Statement warning at semafaro.vhd(37): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209545 "|semafaro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "current_state semafaro.vhd(25) " "VHDL Process Statement warning at semafaro.vhd(25): inferring latch(es) for signal or variable \"current_state\", which holds its previous value in one or more paths through the process" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1535219209545 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S7 semafaro.vhd(25) " "Inferred latch for \"current_state.S7\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S6 semafaro.vhd(25) " "Inferred latch for \"current_state.S6\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S5 semafaro.vhd(25) " "Inferred latch for \"current_state.S5\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S4 semafaro.vhd(25) " "Inferred latch for \"current_state.S4\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S3 semafaro.vhd(25) " "Inferred latch for \"current_state.S3\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S2 semafaro.vhd(25) " "Inferred latch for \"current_state.S2\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S1 semafaro.vhd(25) " "Inferred latch for \"current_state.S1\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209547 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S0 semafaro.vhd(25) " "Inferred latch for \"current_state.S0\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209547 "|semafaro"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S5 " "Latch next_state.S5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S4 " "Ports D and ENA on the latch are fed by the same signal next_state.S4" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S2 " "Latch next_state.S2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S1 " "Ports D and ENA on the latch are fed by the same signal next_state.S1" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S0 " "Latch next_state.S0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S7 " "Ports D and ENA on the latch are fed by the same signal next_state.S7" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1535219210268 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1535219210623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219210623 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219210725 "|semafaro|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1535219210725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1535219210725 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1535219210725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1535219210725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1535219210725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:46:50 2018 " "Processing ended: Sat Aug 25 14:46:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1535219212176 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "semafaro 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"semafaro\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1535219212182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1535219212249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1535219212249 ""}
{ "Info" "IMPP_MPP_ADVANCE_INFO" "5CSEMA5F31C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA5F31C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 119007 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Fitter" 0 -1 1535219212452 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1535219212496 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1535219212537 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1535219213252 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 9 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[0\] " "Pin lights\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[0] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[1\] " "Pin lights\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[1] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[2\] " "Pin lights\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[2] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[3\] " "Pin lights\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[3] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[4\] " "Pin lights\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[4] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[5\] " "Pin lights\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[5] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[6\] " "Pin lights\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[6] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[7\] " "Pin lights\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[7] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 4 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1535219213883 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1535219232300 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219232686 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1535219236457 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "semafaro.sdc " "Synopsys Design Constraints File file not found: 'semafaro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1535219236458 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1535219236459 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|combout " "Node \"count\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|datad " "Node \"count\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|datad " "Node \"count\[0\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|combout " "Node \"count\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|dataf " "Node \"count\[0\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|dataf " "Node \"count\[1\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1535219236459 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout " "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1535219236460 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1535219236460 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1535219236461 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1535219236461 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1535219236462 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1535219236475 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1535219236475 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1535219236477 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1535219236477 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219236520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1535219260613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219260711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1535219260723 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1535219262335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219262335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1535219263422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1535219278824 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1535219278824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219281868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1535219281885 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1535219281885 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1535219282763 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1535219282892 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1535219282892 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1535219283610 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1535219283700 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1535219283700 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1535219284284 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219288070 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/output_files/semafaro.fit.smsg " "Generated suppressed messages file D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/output_files/semafaro.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1535219288963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5852 " "Peak virtual memory: 5852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219289557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:48:09 2018 " "Processing ended: Sat Aug 25 14:48:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219289557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219289557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219289557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1535219289557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535219290873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535219290873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 25 14:48:10 2018 " "Processing started: Sat Aug 25 14:48:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535219290873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1535219290873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off semafaro -c semafaro " "Command: quartus_asm --read_settings_files=off --write_settings_files=off semafaro -c semafaro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1535219290873 ""}
{ "Info" "IASM_ASM_ADVANCE_INFO" "5CSEMA5F31C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA5F31C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 115015 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Assembler" 0 -1 1535219291631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219292217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:48:12 2018 " "Processing ended: Sat Aug 25 14:48:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219292217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219292217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219292217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1535219292217 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535219293581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535219293581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 25 14:48:13 2018 " "Processing started: Sat Aug 25 14:48:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535219293581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535219293581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta semafaro -c semafaro " "Command: quartus_sta semafaro -c semafaro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535219293581 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1535219294152 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1535219294809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1535219294893 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1535219294893 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1535219296057 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "semafaro.sdc " "Synopsys Design Constraints File file not found: 'semafaro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1535219296180 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1535219296181 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296181 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296181 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|combout " "Node \"count\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|datac " "Node \"count\[0\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|combout " "Node \"count\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|dataa " "Node \"count\[0\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|dataa " "Node \"count\[1\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|datac " "Node \"count\[1\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1535219296182 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout " "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296184 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1535219296184 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1535219296184 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296184 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1535219296186 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1535219296200 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1535219296212 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1535219296212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.920 " "Worst-case setup slack is -2.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.920       -22.215 reset  " "   -2.920       -22.215 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219296220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.127 " "Worst-case hold slack is -1.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.127        -7.171 reset  " "   -1.127        -7.171 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219296223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.884 " "Worst-case recovery slack is -0.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.884        -5.865 reset  " "   -0.884        -5.865 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219296232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.189 " "Worst-case removal slack is -2.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.189       -16.262 reset  " "   -2.189       -16.262 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219296236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.148 " "Worst-case minimum pulse width slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148         0.000 reset  " "    0.148         0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219296239 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1535219296259 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1535219296318 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1535219296319 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1535219304020 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout " "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304092 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1535219304092 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304093 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1535219304101 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1535219304101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.021 " "Worst-case setup slack is -3.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.021       -22.838 reset  " "   -3.021       -22.838 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219304108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.213 " "Worst-case hold slack is -1.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213        -7.754 reset  " "   -1.213        -7.754 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219304112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.010 " "Worst-case recovery slack is -1.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.010        -6.814 reset  " "   -1.010        -6.814 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219304119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.242 " "Worst-case removal slack is -2.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.242       -16.488 reset  " "   -2.242       -16.488 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219304123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.118 " "Worst-case minimum pulse width slack is 0.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118         0.000 reset  " "    0.118         0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219304127 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1535219304136 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1535219304279 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1535219304279 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1535219305186 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout " "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305249 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1535219305249 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305249 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1535219305250 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1535219305250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.674 " "Worst-case setup slack is -1.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.674       -12.697 reset  " "   -1.674       -12.697 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.661 " "Worst-case hold slack is -0.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.661        -4.512 reset  " "   -0.661        -4.512 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.602 " "Worst-case recovery slack is -0.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.602        -4.025 reset  " "   -0.602        -4.025 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.158 " "Worst-case removal slack is -1.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.158        -8.684 reset  " "   -1.158        -8.684 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.057 " "Worst-case minimum pulse width slack is -0.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.057        -1.010 reset  " "   -0.057        -1.010 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305284 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1535219305293 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout " "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305696 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1535219305696 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305696 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1535219305697 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1535219305697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.573 " "Worst-case setup slack is -1.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.573       -11.923 reset  " "   -1.573       -11.923 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.627 " "Worst-case hold slack is -0.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.627        -4.255 reset  " "   -0.627        -4.255 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.575 " "Worst-case recovery slack is -0.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.575        -3.828 reset  " "   -0.575        -3.828 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.074 " "Worst-case removal slack is -1.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.074        -7.989 reset  " "   -1.074        -7.989 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.031 " "Worst-case minimum pulse width slack is -0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031        -0.482 reset  " "   -0.031        -0.482 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305730 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1535219306870 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1535219306871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5180 " "Peak virtual memory: 5180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219306967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:48:26 2018 " "Processing ended: Sat Aug 25 14:48:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219306967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219306967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219306967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535219306967 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535219308351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535219308351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 25 14:48:28 2018 " "Processing started: Sat Aug 25 14:48:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535219308351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535219308351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off semafaro -c semafaro " "Command: quartus_eda --read_settings_files=off --write_settings_files=off semafaro -c semafaro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535219308351 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 25 14:46:48 2018 " "Processing started: Sat Aug 25 14:46:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semafaro -c semafaro " "Command: quartus_map --read_settings_files=on --write_settings_files=off semafaro -c semafaro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1535219208919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semafaro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file semafaro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 semafaro-semafaro_arch " "Found design unit 1: semafaro-semafaro_arch" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""} { "Info" "ISGN_ENTITY_NAME" "1 semafaro " "Found entity 1: semafaro" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "semafaro " "Elaborating entity \"semafaro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1535219209542 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(27) " "VHDL Process Statement warning at semafaro.vhd(27): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209543 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(31) " "VHDL Process Statement warning at semafaro.vhd(31): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state semafaro.vhd(32) " "VHDL Process Statement warning at semafaro.vhd(32): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state semafaro.vhd(33) " "VHDL Process Statement warning at semafaro.vhd(33): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(36) " "VHDL Process Statement warning at semafaro.vhd(36): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state semafaro.vhd(37) " "VHDL Process Statement warning at semafaro.vhd(37): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209545 "|semafaro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "current_state semafaro.vhd(25) " "VHDL Process Statement warning at semafaro.vhd(25): inferring latch(es) for signal or variable \"current_state\", which holds its previous value in one or more paths through the process" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1535219209545 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S7 semafaro.vhd(25) " "Inferred latch for \"current_state.S7\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S6 semafaro.vhd(25) " "Inferred latch for \"current_state.S6\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S5 semafaro.vhd(25) " "Inferred latch for \"current_state.S5\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S4 semafaro.vhd(25) " "Inferred latch for \"current_state.S4\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S3 semafaro.vhd(25) " "Inferred latch for \"current_state.S3\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S2 semafaro.vhd(25) " "Inferred latch for \"current_state.S2\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S1 semafaro.vhd(25) " "Inferred latch for \"current_state.S1\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209547 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S0 semafaro.vhd(25) " "Inferred latch for \"current_state.S0\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209547 "|semafaro"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S5 " "Latch next_state.S5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S4 " "Ports D and ENA on the latch are fed by the same signal next_state.S4" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S2 " "Latch next_state.S2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S1 " "Ports D and ENA on the latch are fed by the same signal next_state.S1" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S0 " "Latch next_state.S0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S7 " "Ports D and ENA on the latch are fed by the same signal next_state.S7" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1535219210268 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1535219210623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219210623 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219210725 "|semafaro|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1535219210725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1535219210725 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1535219210725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1535219210725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1535219210725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:46:50 2018 " "Processing ended: Sat Aug 25 14:46:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1535219212176 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "semafaro 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"semafaro\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1535219212182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1535219212249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1535219212249 ""}
{ "Info" "IMPP_MPP_ADVANCE_INFO" "5CSEMA5F31C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA5F31C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 119007 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Fitter" 0 -1 1535219212452 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1535219212496 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1535219212537 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1535219213252 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 9 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[0\] " "Pin lights\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[0] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[1\] " "Pin lights\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[1] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[2\] " "Pin lights\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[2] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[3\] " "Pin lights\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[3] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[4\] " "Pin lights\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[4] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[5\] " "Pin lights\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[5] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[6\] " "Pin lights\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[6] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[7\] " "Pin lights\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[7] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 4 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1535219213883 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1535219232300 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219232686 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1535219236457 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "semafaro.sdc " "Synopsys Design Constraints File file not found: 'semafaro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1535219236458 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1535219236459 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|combout " "Node \"count\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|datad " "Node \"count\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|datad " "Node \"count\[0\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|combout " "Node \"count\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|dataf " "Node \"count\[0\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|dataf " "Node \"count\[1\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1535219236459 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout " "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1535219236460 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1535219236460 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1535219236461 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1535219236461 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1535219236462 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1535219236475 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1535219236475 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1535219236477 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1535219236477 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219236520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1535219260613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219260711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1535219260723 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1535219262335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219262335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1535219263422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1535219278824 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1535219278824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219281868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1535219281885 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1535219281885 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1535219282763 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1535219282892 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1535219282892 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1535219283610 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1535219283700 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1535219283700 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1535219284284 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219288070 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/output_files/semafaro.fit.smsg " "Generated suppressed messages file D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/output_files/semafaro.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1535219288963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5852 " "Peak virtual memory: 5852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219289557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:48:09 2018 " "Processing ended: Sat Aug 25 14:48:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219289557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219289557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219289557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1535219289557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535219290873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535219290873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 25 14:48:10 2018 " "Processing started: Sat Aug 25 14:48:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535219290873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1535219290873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off semafaro -c semafaro " "Command: quartus_asm --read_settings_files=off --write_settings_files=off semafaro -c semafaro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1535219290873 ""}
{ "Info" "IASM_ASM_ADVANCE_INFO" "5CSEMA5F31C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA5F31C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 115015 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Assembler" 0 -1 1535219291631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219292217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:48:12 2018 " "Processing ended: Sat Aug 25 14:48:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219292217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219292217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219292217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1535219292217 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535219293581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535219293581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 25 14:48:13 2018 " "Processing started: Sat Aug 25 14:48:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535219293581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535219293581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta semafaro -c semafaro " "Command: quartus_sta semafaro -c semafaro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535219293581 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1535219294152 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1535219294809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1535219294893 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1535219294893 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1535219296057 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "semafaro.sdc " "Synopsys Design Constraints File file not found: 'semafaro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1535219296180 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1535219296181 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296181 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296181 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|combout " "Node \"count\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|datac " "Node \"count\[0\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|combout " "Node \"count\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|dataa " "Node \"count\[0\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|dataa " "Node \"count\[1\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|datac " "Node \"count\[1\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1535219296182 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout " "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296184 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1535219296184 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1535219296184 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296184 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1535219296186 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1535219296200 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1535219296212 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1535219296212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.920 " "Worst-case setup slack is -2.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.920       -22.215 reset  " "   -2.920       -22.215 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219296220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.127 " "Worst-case hold slack is -1.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.127        -7.171 reset  " "   -1.127        -7.171 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219296223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.884 " "Worst-case recovery slack is -0.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.884        -5.865 reset  " "   -0.884        -5.865 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219296232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.189 " "Worst-case removal slack is -2.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.189       -16.262 reset  " "   -2.189       -16.262 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219296236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.148 " "Worst-case minimum pulse width slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148         0.000 reset  " "    0.148         0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219296239 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1535219296259 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1535219296318 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1535219296319 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1535219304020 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout " "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304092 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1535219304092 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304093 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1535219304101 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1535219304101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.021 " "Worst-case setup slack is -3.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.021       -22.838 reset  " "   -3.021       -22.838 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219304108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.213 " "Worst-case hold slack is -1.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213        -7.754 reset  " "   -1.213        -7.754 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219304112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.010 " "Worst-case recovery slack is -1.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.010        -6.814 reset  " "   -1.010        -6.814 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219304119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.242 " "Worst-case removal slack is -2.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.242       -16.488 reset  " "   -2.242       -16.488 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219304123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.118 " "Worst-case minimum pulse width slack is 0.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118         0.000 reset  " "    0.118         0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219304127 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1535219304136 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1535219304279 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1535219304279 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1535219305186 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout " "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305249 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1535219305249 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305249 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1535219305250 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1535219305250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.674 " "Worst-case setup slack is -1.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.674       -12.697 reset  " "   -1.674       -12.697 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.661 " "Worst-case hold slack is -0.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.661        -4.512 reset  " "   -0.661        -4.512 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.602 " "Worst-case recovery slack is -0.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.602        -4.025 reset  " "   -0.602        -4.025 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.158 " "Worst-case removal slack is -1.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.158        -8.684 reset  " "   -1.158        -8.684 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.057 " "Worst-case minimum pulse width slack is -0.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.057        -1.010 reset  " "   -0.057        -1.010 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305284 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1535219305293 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout " "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305696 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1535219305696 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305696 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1535219305697 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1535219305697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.573 " "Worst-case setup slack is -1.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.573       -11.923 reset  " "   -1.573       -11.923 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.627 " "Worst-case hold slack is -0.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.627        -4.255 reset  " "   -0.627        -4.255 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.575 " "Worst-case recovery slack is -0.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.575        -3.828 reset  " "   -0.575        -3.828 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.074 " "Worst-case removal slack is -1.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.074        -7.989 reset  " "   -1.074        -7.989 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.031 " "Worst-case minimum pulse width slack is -0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031        -0.482 reset  " "   -0.031        -0.482 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305730 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1535219306870 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1535219306871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5180 " "Peak virtual memory: 5180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219306967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:48:26 2018 " "Processing ended: Sat Aug 25 14:48:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219306967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219306967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219306967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535219306967 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1535219309307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219309373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:48:29 2018 " "Processing ended: Sat Aug 25 14:48:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219309373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219309373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219309373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535219309373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 25 14:46:48 2018 " "Processing started: Sat Aug 25 14:46:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semafaro -c semafaro " "Command: quartus_map --read_settings_files=on --write_settings_files=off semafaro -c semafaro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535219208575 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1535219208919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semafaro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file semafaro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 semafaro-semafaro_arch " "Found design unit 1: semafaro-semafaro_arch" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""} { "Info" "ISGN_ENTITY_NAME" "1 semafaro " "Found entity 1: semafaro" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535219209504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "semafaro " "Elaborating entity \"semafaro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1535219209542 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(27) " "VHDL Process Statement warning at semafaro.vhd(27): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209543 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(31) " "VHDL Process Statement warning at semafaro.vhd(31): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state semafaro.vhd(32) " "VHDL Process Statement warning at semafaro.vhd(32): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state semafaro.vhd(33) " "VHDL Process Statement warning at semafaro.vhd(33): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count semafaro.vhd(36) " "VHDL Process Statement warning at semafaro.vhd(36): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209544 "|semafaro"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state semafaro.vhd(37) " "VHDL Process Statement warning at semafaro.vhd(37): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1535219209545 "|semafaro"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "current_state semafaro.vhd(25) " "VHDL Process Statement warning at semafaro.vhd(25): inferring latch(es) for signal or variable \"current_state\", which holds its previous value in one or more paths through the process" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1535219209545 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S7 semafaro.vhd(25) " "Inferred latch for \"current_state.S7\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S6 semafaro.vhd(25) " "Inferred latch for \"current_state.S6\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S5 semafaro.vhd(25) " "Inferred latch for \"current_state.S5\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S4 semafaro.vhd(25) " "Inferred latch for \"current_state.S4\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S3 semafaro.vhd(25) " "Inferred latch for \"current_state.S3\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S2 semafaro.vhd(25) " "Inferred latch for \"current_state.S2\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209546 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S1 semafaro.vhd(25) " "Inferred latch for \"current_state.S1\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209547 "|semafaro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_state.S0 semafaro.vhd(25) " "Inferred latch for \"current_state.S0\" at semafaro.vhd(25)" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1535219209547 "|semafaro"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S5 " "Latch next_state.S5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S4 " "Ports D and ENA on the latch are fed by the same signal next_state.S4" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S2 " "Latch next_state.S2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S1 " "Ports D and ENA on the latch are fed by the same signal next_state.S1" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.S0 " "Latch next_state.S0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state.S7 " "Ports D and ENA on the latch are fed by the same signal next_state.S7" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1535219210133 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1535219210133 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1535219210268 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1535219210623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219210623 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219210725 "|semafaro|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1535219210725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1535219210725 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1535219210725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1535219210725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1535219210725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:46:50 2018 " "Processing ended: Sat Aug 25 14:46:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535219210766 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1535219212176 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "semafaro 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"semafaro\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1535219212182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1535219212249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1535219212249 ""}
{ "Info" "IMPP_MPP_ADVANCE_INFO" "5CSEMA5F31C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA5F31C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 119007 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Fitter" 0 -1 1535219212452 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1535219212496 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1535219212537 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1535219213252 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 9 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[0\] " "Pin lights\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[0] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[1\] " "Pin lights\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[1] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[2\] " "Pin lights\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[2] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[3\] " "Pin lights\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[3] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[4\] " "Pin lights\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[4] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[5\] " "Pin lights\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[5] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[6\] " "Pin lights\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[6] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lights\[7\] " "Pin lights\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lights[7] } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 13 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lights[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 4 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 11 0 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1535219213883 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1535219213883 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1535219232300 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219232686 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1535219236457 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "semafaro.sdc " "Synopsys Design Constraints File file not found: 'semafaro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1535219236458 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1535219236459 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|combout " "Node \"count\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|datad " "Node \"count\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|datad " "Node \"count\[0\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|combout " "Node \"count\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|dataf " "Node \"count\[0\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|dataf " "Node \"count\[1\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219236459 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1535219236459 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout " "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1535219236460 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1535219236460 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1535219236461 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1535219236461 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1535219236462 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1535219236475 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1535219236475 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1535219236476 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1535219236477 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1535219236477 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219236520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1535219260613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219260711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1535219260723 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1535219262335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219262335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1535219263422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1535219278824 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1535219278824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219281868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1535219281885 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1535219281885 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1535219282763 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1535219282892 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1535219282892 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1535219283610 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1535219283700 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1535219283700 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1535219284284 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1535219288070 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/output_files/semafaro.fit.smsg " "Generated suppressed messages file D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/output_files/semafaro.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1535219288963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5852 " "Peak virtual memory: 5852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219289557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:48:09 2018 " "Processing ended: Sat Aug 25 14:48:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219289557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219289557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219289557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1535219289557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535219290873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535219290873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 25 14:48:10 2018 " "Processing started: Sat Aug 25 14:48:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535219290873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1535219290873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off semafaro -c semafaro " "Command: quartus_asm --read_settings_files=off --write_settings_files=off semafaro -c semafaro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1535219290873 ""}
{ "Info" "IASM_ASM_ADVANCE_INFO" "5CSEMA5F31C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA5F31C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 115015 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Assembler" 0 -1 1535219291631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219292217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:48:12 2018 " "Processing ended: Sat Aug 25 14:48:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219292217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219292217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219292217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1535219292217 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535219293581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535219293581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 25 14:48:13 2018 " "Processing started: Sat Aug 25 14:48:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535219293581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535219293581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta semafaro -c semafaro " "Command: quartus_sta semafaro -c semafaro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535219293581 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1535219294152 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1535219294809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1535219294893 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1535219294893 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1535219296057 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "semafaro.sdc " "Synopsys Design Constraints File file not found: 'semafaro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1535219296180 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1535219296181 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296181 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296181 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|combout " "Node \"count\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|datac " "Node \"count\[0\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|combout " "Node \"count\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~3\|dataa " "Node \"count\[0\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|dataa " "Node \"count\[1\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""} { "Warning" "WSTA_SCC_NODE" "count\[1\]~2\|datac " "Node \"count\[1\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535219296182 ""}  } { { "semafaro.vhd" "" { Text "D:/GitRepo/INE5406-Sistemas-Digitais/Projeto_Semafaro/VHDL/semafaro.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1535219296182 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout " "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296184 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1535219296184 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1535219296184 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296184 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1535219296186 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1535219296200 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1535219296212 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1535219296212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.920 " "Worst-case setup slack is -2.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.920       -22.215 reset  " "   -2.920       -22.215 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219296220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.127 " "Worst-case hold slack is -1.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.127        -7.171 reset  " "   -1.127        -7.171 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219296223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.884 " "Worst-case recovery slack is -0.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.884        -5.865 reset  " "   -0.884        -5.865 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219296232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.189 " "Worst-case removal slack is -2.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.189       -16.262 reset  " "   -2.189       -16.262 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219296236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.148 " "Worst-case minimum pulse width slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148         0.000 reset  " "    0.148         0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219296239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219296239 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1535219296259 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1535219296318 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1535219296319 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1535219304020 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout " "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304092 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1535219304092 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304093 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1535219304101 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1535219304101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.021 " "Worst-case setup slack is -3.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.021       -22.838 reset  " "   -3.021       -22.838 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219304108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.213 " "Worst-case hold slack is -1.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213        -7.754 reset  " "   -1.213        -7.754 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219304112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.010 " "Worst-case recovery slack is -1.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.010        -6.814 reset  " "   -1.010        -6.814 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219304119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.242 " "Worst-case removal slack is -2.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.242       -16.488 reset  " "   -2.242       -16.488 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219304123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.118 " "Worst-case minimum pulse width slack is 0.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118         0.000 reset  " "    0.118         0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219304127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219304127 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1535219304136 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1535219304279 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1535219304279 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1535219305186 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout " "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305249 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1535219305249 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305249 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1535219305250 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1535219305250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.674 " "Worst-case setup slack is -1.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.674       -12.697 reset  " "   -1.674       -12.697 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.661 " "Worst-case hold slack is -0.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.661        -4.512 reset  " "   -0.661        -4.512 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.602 " "Worst-case recovery slack is -0.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.602        -4.025 reset  " "   -0.602        -4.025 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.158 " "Worst-case removal slack is -1.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.158        -8.684 reset  " "   -1.158        -8.684 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.057 " "Worst-case minimum pulse width slack is -0.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.057        -1.010 reset  " "   -0.057        -1.010 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305284 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1535219305293 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout " "From: count\[0\]~3\|datae  to: count\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305696 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1535219305696 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305696 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1535219305697 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1535219305697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.573 " "Worst-case setup slack is -1.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.573       -11.923 reset  " "   -1.573       -11.923 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.627 " "Worst-case hold slack is -0.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.627        -4.255 reset  " "   -0.627        -4.255 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.575 " "Worst-case recovery slack is -0.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.575        -3.828 reset  " "   -0.575        -3.828 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.074 " "Worst-case removal slack is -1.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.074        -7.989 reset  " "   -1.074        -7.989 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.031 " "Worst-case minimum pulse width slack is -0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031        -0.482 reset  " "   -0.031        -0.482 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1535219305730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1535219305730 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1535219306870 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1535219306871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5180 " "Peak virtual memory: 5180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219306967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:48:26 2018 " "Processing ended: Sat Aug 25 14:48:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219306967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219306967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219306967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535219306967 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535219308351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535219308351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 25 14:48:28 2018 " "Processing started: Sat Aug 25 14:48:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535219308351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535219308351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off semafaro -c semafaro " "Command: quartus_eda --read_settings_files=off --write_settings_files=off semafaro -c semafaro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535219308351 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1535219309307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535219309373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 14:48:29 2018 " "Processing ended: Sat Aug 25 14:48:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535219309373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535219309373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535219309373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535219309373 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus II Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535219310098 ""}
