{
  "Top": "inverse",
  "RtlTop": "inverse",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xqzu5ev",
    "Package": "-ffrb900",
    "Speed": "-1-i"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=vhdl"
    ]},
  "Args": {
    "inStream": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "intSdCh",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "int"
          },
          "last": {
            "order": "1",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "outStream": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "intModRet",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_fixed"
          },
          "last": {
            "order": "1",
            "dataType": "ap_uint"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "12398",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "inverse",
    "Version": "1.0",
    "DisplayName": "Inverse",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/..\/inver_aug.cpp",
      "..\/..\/axi_stream.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/inverse_A.vhd",
      "impl\/vhdl\/inverse_aug_V.vhd",
      "impl\/vhdl\/inverse_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/inverse_B_V.vhd",
      "impl\/vhdl\/inverse_sdiv_52nsbkb.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/inverse.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/inverse_A.v",
      "impl\/verilog\/inverse_aug_V.v",
      "impl\/verilog\/inverse_AXILiteS_s_axi.v",
      "impl\/verilog\/inverse_B_V.v",
      "impl\/verilog\/inverse_sdiv_52nsbkb.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/inverse.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/inverse_v1_0\/data\/inverse.mdd",
      "impl\/misc\/drivers\/inverse_v1_0\/data\/inverse.tcl",
      "impl\/misc\/drivers\/inverse_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/inverse_v1_0\/src\/xinverse.c",
      "impl\/misc\/drivers\/inverse_v1_0\/src\/xinverse.h",
      "impl\/misc\/drivers\/inverse_v1_0\/src\/xinverse_hw.h",
      "impl\/misc\/drivers\/inverse_v1_0\/src\/xinverse_linux.c",
      "impl\/misc\/drivers\/inverse_v1_0\/src\/xinverse_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/gonin\/Documents\/cs4601\/proj\/invert_matrix\/inver_aug\/solution0\/.autopilot\/db\/inverse.design.xml",
    "DebugDir": "C:\/Users\/gonin\/Documents\/cs4601\/proj\/invert_matrix\/inver_aug\/solution0\/.debug",
    "ProtoInst": ["C:\/Users\/gonin\/Documents\/cs4601\/proj\/invert_matrix\/inver_aug\/solution0\/.debug\/inverse.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_AXILiteS inStream outStream",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "inStream": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "inStream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "AXILiteS",
      "bundle_role": "interrupt"
    },
    "outStream": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "outStream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed signed 22",
          "Width": "30",
          "Bits": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "inStream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "inStream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "inStream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "outStream_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "outStream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "outStream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "outStream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "inverse"},
    "Info": {"inverse": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"inverse": {
        "Latency": {
          "LatencyBest": "12398",
          "LatencyAvg": "14498",
          "LatencyWorst": "16498",
          "PipelineIIMin": "12399",
          "PipelineIIMax": "16499",
          "PipelineII": "12399 ~ 16499",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.770"
        },
        "Loops": [
          {
            "Name": "loop_input_row_loop_input_col",
            "TripCount": "100",
            "Latency": "100",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Ini_Aug_loop",
            "TripCount": "10",
            "Latency": "330",
            "PipelineII": "",
            "PipelineDepth": "33",
            "Loops": [
              {
                "Name": "Ini_Aug_loop_1",
                "TripCount": "10",
                "Latency": "20",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "Ini_Aug_loop_2",
                "TripCount": "10",
                "Latency": "10",
                "PipelineII": "",
                "PipelineDepth": "1"
              }
            ]
          },
          {
            "Name": "Row_Operation",
            "TripCount": "10",
            "LatencyMin": "11640",
            "LatencyMax": "15740",
            "Latency": "11640 ~ 15740",
            "PipelineII": "",
            "PipelineDepthMin": "1164",
            "PipelineDepthMax": "1574",
            "PipelineDepth": "1164 ~ 1574",
            "Loops": [
              {
                "Name": "Row_Operation.1",
                "TripCount": "20",
                "Latency": "1140",
                "PipelineII": "",
                "PipelineDepth": "57"
              },
              {
                "Name": "Row_Operation.2",
                "TripCount": "10",
                "LatencyMin": "20",
                "LatencyMax": "430",
                "Latency": "20 ~ 430",
                "PipelineII": "",
                "PipelineDepthMin": "2",
                "PipelineDepthMax": "43",
                "PipelineDepth": "2 ~ 43",
                "Loops": [{
                    "Name": "Row_Operation.2.1",
                    "TripCount": "20",
                    "Latency": "40",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }]
              }
            ]
          },
          {
            "Name": "Extract_loop",
            "TripCount": "10",
            "Latency": "220",
            "PipelineII": "",
            "PipelineDepth": "22",
            "Loops": [{
                "Name": "Extract_loop_1",
                "TripCount": "10",
                "Latency": "20",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "loop_output_row_loop_output_col",
            "TripCount": "100",
            "Latency": "101",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "4",
          "FF": "1034",
          "LUT": "1921",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "inverse",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-08-02 03:17:50 +1000",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
