@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\ax_debounce.v":22:8:22:18|Synthesizing module ax_debounce in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\ax_debounce.v":87:22:87:31|Removing redundant assignment.
Running optimization stage 1 on ax_debounce .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_8in8out\rtl\ipm_distributed_sdpram_v1_2_afifo_8in8out.v":22:7:22:47|Synthesizing module ipm_distributed_sdpram_v1_2_afifo_8in8out in library work.

	ADDR_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000001000
	RST_TYPE=40'b0100000101010011010110010100111001000011
	OUT_REG=32'b00000000000000000000000000000001
	INIT_FILE=32'b01001110010011110100111001000101
	FILE_FORMAT=24'b010000100100100101001110
   Generated name = ipm_distributed_sdpram_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_NONE_BIN
@W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_8in8out\rtl\ipm_distributed_sdpram_v1_2_afifo_8in8out.v":70:8:70:14|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_8in8out\rtl\ipm_distributed_sdpram_v1_2_afifo_8in8out.v":56:12:56:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_8in8out\rtl\ipm_distributed_sdpram_v1_2_afifo_8in8out.v":56:14:56:14|Object j is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipm_distributed_sdpram_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_NONE_BIN .......
@N: CL134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_8in8out\rtl\ipm_distributed_sdpram_v1_2_afifo_8in8out.v":82:4:82:9|Found RAM mem, depth=16, width=8
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":18:7:18:35|Synthesizing module ipm_distributed_fifo_ctr_v1_0 in library work.

	DEPTH=32'b00000000000000000000000000000100
	FIFO_TYPE=80'b01000001010100110101100101001110010000110101111101000110010010010100011001001111
	ALMOST_FULL_NUM=32'b00000000000000000000000000001100
	ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":71:17:71:25|Object syn_wfull is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":72:17:72:31|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":73:17:73:26|Object syn_rempty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_ctr_v1_0.v":74:17:74:32|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_8in8out\rtl\ipm_distributed_fifo_v1_2_afifo_8in8out.v":21:7:21:45|Synthesizing module ipm_distributed_fifo_v1_2_afifo_8in8out in library work.

	ADDR_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000001000
	RST_TYPE=40'b0100000101010011010110010100111001000011
	OUT_REG=32'b00000000000000000000000000000001
	FIFO_TYPE=80'b01000001010100110101100101001110010000110101111101000110010010010100011001001111
	ALMOST_FULL_NUM=32'b00000000000000000000000000001100
	ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipm_distributed_fifo_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_ASYNC_FIFO_12s_4s
Running optimization stage 1 on ipm_distributed_fifo_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_ASYNC_FIFO_12s_4s .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_8in8out\afifo_8in8out.v":20:7:20:19|Synthesizing module afifo_8in8out in library work.
Running optimization stage 1 on afifo_8in8out .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\usart_tx_rx.v":3:7:3:17|Synthesizing module usart_tx_rx in library work.

	INPUT_CLK=32'b00000010111110101111000010000000
	BUDO=32'b00000000000000011100001000000000
	B_CNT_MAX=32'b00000000000000000000000110110001
	WAIT=4'b1100
	STARD=4'b1101
	END=4'b1000
	D0=4'b0000
	D1=4'b0001
	D2=4'b0010
	D3=4'b0011
	D4=4'b0100
	D5=4'b0101
	D6=4'b0110
	D7=4'b0111
   Generated name = usart_tx_rx_Z1_layer0
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\usart_tx_rx.v":102:14:102:20|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\usart_tx_rx.v":103:20:103:32|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\usart_tx_rx.v":124:22:124:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\usart_tx_rx.v":198:34:198:38|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\usart_tx_rx.v":208:33:208:37|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\usart_tx_rx.v":219:33:219:37|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\usart_tx_rx.v":230:33:230:37|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\usart_tx_rx.v":252:27:252:37|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\usart_tx_rx.v":261:24:261:30|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\usart_tx_rx.v":264:23:264:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\usart_tx_rx.v":265:19:265:25|Removing redundant assignment.
Running optimization stage 1 on usart_tx_rx_Z1_layer0 .......
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\usart_tx_rx.v":112:0:112:5|Optimizing register bit tx_buf[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\usart_tx_rx.v":112:0:112:5|Pruning register bit 0 of tx_buf[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\get_mpu_angle.v":3:7:3:19|Synthesizing module get_mpu_angle in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\get_mpu_angle.v":51:26:51:43|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\get_mpu_angle.v":52:26:52:43|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\get_mpu_angle.v":53:26:53:43|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\get_mpu_angle.v":65:22:65:35|Removing redundant assignment.
Running optimization stage 1 on get_mpu_angle .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\key_adj_angle.v":1:7:1:19|Synthesizing module key_adj_angle in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\key_adj_angle.v":29:20:29:31|Removing redundant assignment.
Running optimization stage 1 on key_adj_angle .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\lut_sin_cos.v":4:7:4:17|Synthesizing module lut_sin_cos in library work.
Running optimization stage 1 on lut_sin_cos .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_new_frame_sign.v":2:7:2:24|Synthesizing module gen_new_frame_sign in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_new_frame_sign.v":43:17:43:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_new_frame_sign.v":61:22:61:35|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_new_frame_sign.v":62:23:62:37|Removing redundant assignment.
Running optimization stage 1 on gen_new_frame_sign .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_new_frame_sign.v":16:0:16:5|Pruning unused register old_frame_finish_d1. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":65:7:65:16|Synthesizing module GTP_APM_E1 in library work.
Running optimization stage 1 on GTP_APM_E1 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":18:11:18:27|Synthesizing module ipml_multadd_v1_1 in library work.

	ASIZE=32'b00000000000000000000000000010000
	BSIZE=32'b00000000000000000000000000010000
	PSIZE=32'b00000000000000000000000000100001
	OPTIMAL_TIMING=32'b00000000000000000000000000000000
	INREG_EN=32'b00000000000000000000000000000000
	PIPEREG_EN_1=32'b00000000000000000000000000000001
	PIPEREG_EN_2=32'b00000000000000000000000000000000
	PIPEREG_EN_3=32'b00000000000000000000000000000000
	OUTREG_EN=32'b00000000000000000000000000000000
	GRS_EN=40'b0100011001000001010011000101001101000101
	A_SIGNED=32'b00000000000000000000000000000001
	B_SIGNED=32'b00000000000000000000000000000001
	ASYNC_RST=32'b00000000000000000000000000000001
	ADDSUB_OP=32'b00000000000000000000000000000000
	DYN_ADDSUB_OP=32'b00000000000000000000000000000001
	OPTIMAL_TIMING_BOOL=32'b00000000000000000000000000000000
	MAX_DATA_SIZE=32'b00000000000000000000000000010000
	MIN_DATA_SIZE=32'b00000000000000000000000000010000
	USE_SIMD=32'b00000000000000000000000000000000
	USE_POSTADD=1'b1
	N=32'b00000000000000000000000000000010
	M_A_SIGNED=1'b1
	M_B_SIGNED=1'b1
	M_A_IN_SIGNED=9'b000000001
	M_B_IN_SIGNED=9'b000000001
	m_a_sign_ext_bit=32'b00000000000000000000000000000010
	m_a_sign_ext_bit_s=32'b00000000000000000000000000000001
	m_a_data_lsb=32'b00000000000000000000000000000000
	m_b_sign_ext_bit=32'b00000000000000000000000000000010
	m_b_sign_ext_bit_s=32'b00000000000000000000000000000001
	m_b_data_lsb=32'b00000000000000000000000000000000
	GTP_APM_E1_GROUP_NUM=32'b00000000000000000000000000000001
	CPO_REG=9'b000000000
   Generated name = ipml_multadd_v1_1_Z2_layer0
@W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":140:0:140:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":850:16:850:16|Input CXI on instance multadd_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":851:16:851:16|Input CXBI on instance multadd_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":855:16:855:16|Input CIN on instance multadd_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":911:16:911:16|Input CXI on instance multadd_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":912:16:912:16|Input CXBI on instance multadd_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":915:16:915:16|Input CPI on instance multadd_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":916:16:916:16|Input CIN on instance multadd_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":159:16:159:21|Object m_a0_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":160:16:160:21|Object m_a0_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":162:16:162:21|Object m_a1_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":163:16:163:21|Object m_a1_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":166:16:166:21|Object m_b0_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":167:16:167:21|Object m_b0_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":169:16:169:21|Object m_b1_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":170:16:170:21|Object m_b1_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 1 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 2 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 3 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 4 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 5 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 6 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 7 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":177:16:177:22|No assignment to bit 8 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 37 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 38 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 39 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 40 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 41 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 42 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 43 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 44 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 45 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 46 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 47 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 48 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 49 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 50 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 51 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 52 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 53 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 54 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 55 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 56 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 57 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 58 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 59 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 60 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 61 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 62 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 63 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 64 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 65 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 66 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 67 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 68 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 69 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 70 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 71 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 72 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 73 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 74 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 75 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 76 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 77 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 78 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 79 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 80 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 81 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 82 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 83 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 84 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 85 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 86 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 87 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 88 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 89 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 90 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 91 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 92 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 93 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 94 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 95 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 96 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 97 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 98 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 99 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 100 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 101 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 102 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 103 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 104 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 105 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 106 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 107 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":192:16:192:20|No assignment to bit 108 of m_p_o
Running optimization stage 1 on ipml_multadd_v1_1_Z2_layer0 .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":972:0:972:5|Pruning unused register m_p_o_ff[108:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":661:8:661:13|Pruning unused register genblk1[0].m_a0_div_ff[0][17:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":661:8:661:13|Pruning unused register genblk1[0].m_a1_div_ff[0][17:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":661:8:661:13|Pruning unused register genblk1[0].m_b0_div_ff[0][17:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":661:8:661:13|Pruning unused register genblk1[0].m_b1_div_ff[0][17:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":447:0:447:5|Pruning unused register addsub_1d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\rtl\ipml_multadd_v1_1.v":447:0:447:5|Pruning unused register addsub_2d. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_multi_add_s16\APM_multi_add_s16.v":19:7:19:23|Synthesizing module APM_multi_add_s16 in library work.
Running optimization stage 1 on APM_multi_add_s16 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_addr_filt.v":2:7:2:19|Synthesizing module gen_addr_filt in library work.

	X_OFFSET=32'b00000000000000000000001010000000
	Y_OFFSET=32'b00000000000000000000000111100000
	X_SIZE=32'b00000000000000000000001100100000
	Y_SIZE=32'b00000000000000000000001001011000
	H_X_SIZE=11'b11001110000
	H_Y_SIZE=11'b11011010100
	s_H=3'b100
	s_L0=3'b010
	s_L1=3'b001
   Generated name = gen_addr_filt_640s_480s_800s_600s_4294966896s_4294966996s_4_2_1_3_layer0
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_addr_filt.v":65:18:65:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_addr_filt.v":66:18:66:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_addr_filt.v":75:22:75:31|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_addr_filt.v":76:22:76:31|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_addr_filt.v":91:20:91:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_addr_filt.v":98:18:98:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_addr_filt.v":99:18:99:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_addr_filt.v":205:13:205:17|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_addr_filt.v":206:15:206:21|Removing redundant assignment.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_addr_filt.v":106:13:106:22|Port-width mismatch for port a0. The port definition is 16 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_addr_filt.v":107:13:107:22|Port-width mismatch for port a1. The port definition is 16 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_addr_filt.v":118:13:118:22|Port-width mismatch for port a0. The port definition is 16 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_addr_filt.v":119:13:119:22|Port-width mismatch for port a1. The port definition is 16 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on gen_addr_filt_640s_480s_800s_600s_4294966896s_4294966996s_4_2_1_3_layer0 .......
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_addr_filt.v":158:0:158:5|Pruning unused bits 19 to 11 of addr_x_L[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_addr_filt.v":158:0:158:5|Pruning unused bits 19 to 11 of addr_x_R[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_addr_filt.v":158:0:158:5|Pruning unused bits 19 to 11 of addr_y_T[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_addr_filt.v":158:0:158:5|Pruning unused bits 19 to 11 of addr_y_B[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":20:7:20:35|Synthesizing module ipml_sdpram_v1_4_fifo_26i_26o in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_ADDR_WIDTH=32'b00000000000000000000000000001001
	c_WR_DATA_WIDTH=32'b00000000000000000000000000011010
	c_RD_ADDR_WIDTH=32'b00000000000000000000000000001001
	c_RD_DATA_WIDTH=32'b00000000000000000000000000011010
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_WR_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RD_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_WR_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010000100100100101001110
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	MODE_9K=32'b00000000000000000000000000000000
	MODE_18K=32'b00000000000000000000000000000001
	c_WR_BYTE_WIDTH=32'b00000000000000000000000000001000
	DATA_WIDTH_WIDE=32'b00000000000000000000000000011010
	ADDR_WIDTH_WIDE=32'b00000000000000000000000000001001
	DATA_WIDTH_NARROW=32'b00000000000000000000000000011010
	ADDR_WIDTH_NARROW=32'b00000000000000000000000000001001
	DATA_WIDTH_W2N=32'b00000000000000000000000000000001
	N_DATA_1_WIDTH=32'b00000000000000000000000000100000
	L_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	L_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	WIDTH_RATIO=32'b00000000000000000000000000000001
	N_DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	L_DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	N_DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	L_DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000100000
	DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	DATA_LOOP_NUM=32'b00000000000000000000000000000001
	Q_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	Q_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	DRM_ADDR_WIDTH_A=32'b00000000000000000000000000001001
	DRM_ADDR_WIDTH_B=32'b00000000000000000000000000001001
	ADDR_WIDTH_A=32'b00000000000000000000000000001001
	CS_ADDR_WIDTH_A=32'b00000000000000000000000000000000
	ADDR_WIDTH_B=32'b00000000000000000000000000001001
	CS_ADDR_WIDTH_B=32'b00000000000000000000000000000000
	ADDR_LOOP_NUM_A=32'b00000000000000000000000000000001
	ADDR_LOOP_NUM_B=32'b00000000000000000000000000000001
	CAS_DATA_WIDTH_A=32'b00000000000000000000000000100000
	CAS_DATA_WIDTH_B=32'b00000000000000000000000000100000
	Q_CAS_DATA_WIDTH_A=32'b00000000000000000000000000010000
	Q_CAS_DATA_WIDTH_B=32'b00000000000000000000000000010000
	D_CAS_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_CAS_DATA_WIDTH_B=32'b00000000000000000000000000010000
	WR_BYTE_WIDTH_A=32'b00000000000000000000000000001000
	WR_BYTE_WIDTH_B=32'b00000000000000000000000000001000
	MASK_NUM_A=32'b00000000000000000000000000000100
	MASK_NUM_B=32'b00000000000000000000000000000100
	c_RST_TYPE=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011
	CS_ADDR_A_3_LSB=32'b00000000000000000000000000000111
	CS_ADDR_A_4_LSB=32'b00000000000000000000000000000111
	MODE_RATIO=32'b00000000000000000000000000000001
	CS_ADDR_B_3_LSB=32'b00000000000000000000000000000111
	CS_ADDR_B_4_LSB=32'b00000000000000000000000000000111
	RD_ADDR_SEL_LSB=32'b00000000000000000000000000001000
   Generated name = ipml_sdpram_v1_4_fifo_26i_26o_Z4_layer0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":452:43:452:73|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":586:134:586:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":587:134:587:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":589:134:589:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":591:134:591:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":592:134:592:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":594:134:594:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":595:134:595:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":596:134:596:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":597:134:597:162|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":287:0:287:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":1409:7:1409:16|Synthesizing module GTP_DRM18K in library work.
Running optimization stage 1 on GTP_DRM18K .......
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":552:18:552:25|Object gen_j_wd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":1065:8:1065:12|Object cs_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":1079:9:1079:16|Object gen_i_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":1079:18:1079:25|Object gen_j_rd is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_sdpram_v1_4_fifo_26i_26o_Z4_layer0 .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":1054:0:1054:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":1045:0:1045:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":1036:0:1036:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":639:0:639:5|Pruning unused register rd_addr_bsel_rd_invt[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":625:0:625:5|Pruning unused register rd_addr_bsel_rd_oce[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":604:0:604:5|Pruning unused register rd_addr_bsel_rd_ce[3:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":21:7:21:25|Synthesizing module ipml_fifo_ctrl_v1_3 in library work.

	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001001
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001001
	c_FIFO_TYPE=32'b00000000010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000000111111110
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_ctrl_v1_3_9s_9s_SYN_510s_4s
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":317:37:317:70|Repeat multiplier in concatenation evaluates to 0
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":51:28:51:33|Object wrptr1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":62:28:62:33|Object rwptr1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":72:28:72:37|Object asyn_wfull is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":73:28:73:43|Object asyn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":74:28:74:38|Object asyn_rempty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":75:28:75:44|Object asyn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":77:28:77:42|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":79:28:79:43|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_fifo_ctrl_v1_3_9s_9s_SYN_510s_4s .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":280:8:280:13|Pruning unused register SYN_CTRL.raddr_msb. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":235:8:235:13|Pruning unused register SYN_CTRL.waddr_msb. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":280:8:280:13|Removing unused bit 9 of SYN_CTRL.rbin[9:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":235:8:235:13|Removing unused bit 9 of SYN_CTRL.wbin[9:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_fifo_v1_4_fifo_26i_26o.v":25:7:25:33|Synthesizing module ipml_fifo_v1_4_fifo_26i_26o in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001001
	c_WR_DATA_WIDTH=32'b00000000000000000000000000011010
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001001
	c_RD_DATA_WIDTH=32'b00000000000000000000000000011010
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	c_FIFO_TYPE=32'b00000000010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000000111111110
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_v1_4_fifo_26i_26o_Z5_layer0
Running optimization stage 1 on ipml_fifo_v1_4_fifo_26i_26o_Z5_layer0 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\fifo_26i_26o.v":18:7:18:18|Synthesizing module fifo_26i_26o in library work.
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\fifo_26i_26o.v":128:81:128:115|Repeat multiplier in concatenation evaluates to 0
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\fifo_26i_26o.v":103:46:103:51|Removing wire wr_clk, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\fifo_26i_26o.v":105:46:105:51|Removing wire wr_rst, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\fifo_26i_26o.v":106:46:106:55|Removing wire wr_byte_en, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\fifo_26i_26o.v":111:46:111:51|Removing wire rd_clk, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\fifo_26i_26o.v":113:46:113:51|Removing wire rd_rst, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\fifo_26i_26o.v":114:46:114:51|Removing wire rd_oce, as there is no assignment to it.
Running optimization stage 1 on fifo_26i_26o .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":18:7:18:20|Synthesizing module ipml_mult_v1_1 in library work.

	ASIZE=32'b00000000000000000000000000001011
	BSIZE=32'b00000000000000000000000000001011
	PSIZE=32'b00000000000000000000000000010110
	OPTIMAL_TIMING=32'b00000000000000000000000000000000
	INREG_EN=32'b00000000000000000000000000000000
	PIPEREG_EN_1=32'b00000000000000000000000000000000
	PIPEREG_EN_2=32'b00000000000000000000000000000000
	PIPEREG_EN_3=32'b00000000000000000000000000000000
	OUTREG_EN=32'b00000000000000000000000000000000
	GRS_EN=40'b0100011001000001010011000101001101000101
	A_SIGNED=32'b00000000000000000000000000000000
	B_SIGNED=32'b00000000000000000000000000000000
	ASYNC_RST=32'b00000000000000000000000000000001
	OPTIMAL_TIMING_BOOL=32'b00000000000000000000000000000000
	MAX_DATA_SIZE=32'b00000000000000000000000000001011
	MIN_DATA_SIZE=32'b00000000000000000000000000001011
	USE_SIMD=32'b00000000000000000000000000000000
	USE_POSTADD=1'b1
	N=32'b00000000000000000000000000000001
	M_A_SIGNED=1'b0
	M_B_SIGNED=1'b0
	M_A_IN_SIGNED=16'b0000000000000000
	M_B_IN_SIGNED=16'b0000000000000000
	m_a_sign_ext_bit=32'b00000000000000000000000000000111
	m_a_sign_ext_bit_s=32'b00000000000000000000000000000110
	m_a_data_lsb=32'b00000000000000000000000000000000
	m_b_sign_ext_bit=32'b00000000000000000000000000000111
	m_b_data_lsb=32'b00000000000000000000000000000000
	m_b_sign_ext_bit_s=32'b00000000000000000000000000000110
	GTP_APM_E1_NUM=32'b00000000000000000000000000000001
	X_SEL=16'b0000000000000000
	CXO_REG_1=16'b0000000000000000
	CPO_REG=16'b0000000000000000
   Generated name = ipml_mult_v1_1_Z6_layer0
@W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":189:0:189:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":782:16:782:16|Input CXI on instance mult_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":783:16:783:16|Input CXBI on instance mult_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":786:16:786:16|Input CPI on instance mult_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":787:16:787:16|Input CIN on instance mult_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":206:16:206:20|Object m_a_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":207:16:207:20|Object m_a_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":208:16:208:20|Object m_a_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":210:16:210:20|Object m_b_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":211:16:211:20|Object m_b_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":212:16:212:20|Object m_b_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 1 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 2 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 3 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 4 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 5 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 6 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 7 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 8 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 9 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 10 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 11 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 12 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 13 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 14 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":216:16:216:22|No assignment to bit 15 of modez_0
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":225:16:225:20|No assignment to bit 36 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":225:16:225:20|No assignment to bit 37 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":225:16:225:20|No assignment to bit 38 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":225:16:225:20|No assignment to bit 39 of m_p_o
@W: CG134 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":225:16:225:20|No assignment to bit 40 of m_p_o

Only the first 100 messages of id 'CG134' are reported. To see all messages use 'report_messages -log C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\synthesize\synplify_impl\synlog\synplify_compiler.srr -id CG134' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG134} -count unlimited' in the Tcl shell.
Running optimization stage 1 on ipml_mult_v1_1_Z6_layer0 .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":851:0:851:5|Pruning unused register m_p_o_ff[143:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":659:8:659:13|Pruning unused register genblk1[0].m_a_div_ff[0][17:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":659:8:659:13|Pruning unused register genblk1[0].m_b_div_ff[0][17:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\APM_11mult11.v":18:7:18:18|Synthesizing module APM_11mult11 in library work.
Running optimization stage 1 on APM_11mult11 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":4:7:4:31|Synthesizing module calculate_ddr3_addr_block in library work.

	FRAME_X=11'b10100000000
	FRAME_Y=11'b01111000000
	S_IDLE=32'b00000000000000000000000000000000
	S_RD_WAIT=32'b00000000000000000000000000000001
	S_RD_FIFO=32'b00000000000000000000000000000010
	S_CALCULATE=32'b00000000000000000000000000000011
	S_WR_REQ=32'b00000000000000000000000000000100
	S_WR=32'b00000000000000000000000000000101
   Generated name = calculate_ddr3_addr_block_1280_960_0s_1s_2s_3s_4s_5s
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":67:11:67:23|Port-width mismatch for port p. The port definition is 22 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on calculate_ddr3_addr_block_1280_960_0s_1s_2s_3s_4s_5s .......
@A: CL291 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Register frame_base_addr with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[23:23]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[23]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[22:22]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[22]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[21:21]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[21]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[20:20]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[20]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[19:19]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[19]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[18:18]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[18]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[17:17]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[17]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[16:16]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[16]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[15:15]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[15]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[14:14]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[14]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[13:13]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[13]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[12:12]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[12]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[11:11]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[11]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[10:10]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[10]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[9:9]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[9]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[8:8]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[8]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[7:7]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[7]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[6:6]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[6]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[5:5]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[5]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[4:4]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[4]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[3]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[2:2]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[2]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[1:1]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[1]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Feedback mux created for signal frame_base_addr[0:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Latch generated from always block for signal frame_base_addr[0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":20:7:20:35|Synthesizing module ipml_sdpram_v1_4_fifo_38i_38o in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_ADDR_WIDTH=32'b00000000000000000000000000001001
	c_WR_DATA_WIDTH=32'b00000000000000000000000000100110
	c_RD_ADDR_WIDTH=32'b00000000000000000000000000001001
	c_RD_DATA_WIDTH=32'b00000000000000000000000000100110
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_WR_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RD_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_WR_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010000100100100101001110
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	MODE_9K=32'b00000000000000000000000000000000
	MODE_18K=32'b00000000000000000000000000000001
	c_WR_BYTE_WIDTH=32'b00000000000000000000000000001000
	DATA_WIDTH_WIDE=32'b00000000000000000000000000100110
	ADDR_WIDTH_WIDE=32'b00000000000000000000000000001001
	DATA_WIDTH_NARROW=32'b00000000000000000000000000100110
	ADDR_WIDTH_NARROW=32'b00000000000000000000000000001001
	DATA_WIDTH_W2N=32'b00000000000000000000000000000001
	N_DATA_1_WIDTH=32'b00000000000000000000000000100000
	L_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	L_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	WIDTH_RATIO=32'b00000000000000000000000000000001
	N_DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	L_DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	N_DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	L_DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000100000
	DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	DATA_LOOP_NUM=32'b00000000000000000000000000000010
	Q_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	Q_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	DRM_ADDR_WIDTH_A=32'b00000000000000000000000000001001
	DRM_ADDR_WIDTH_B=32'b00000000000000000000000000001001
	ADDR_WIDTH_A=32'b00000000000000000000000000001001
	CS_ADDR_WIDTH_A=32'b00000000000000000000000000000000
	ADDR_WIDTH_B=32'b00000000000000000000000000001001
	CS_ADDR_WIDTH_B=32'b00000000000000000000000000000000
	ADDR_LOOP_NUM_A=32'b00000000000000000000000000000001
	ADDR_LOOP_NUM_B=32'b00000000000000000000000000000001
	CAS_DATA_WIDTH_A=32'b00000000000000000000000001000000
	CAS_DATA_WIDTH_B=32'b00000000000000000000000001000000
	Q_CAS_DATA_WIDTH_A=32'b00000000000000000000000000100000
	Q_CAS_DATA_WIDTH_B=32'b00000000000000000000000000100000
	D_CAS_DATA_WIDTH_A=32'b00000000000000000000000000100000
	D_CAS_DATA_WIDTH_B=32'b00000000000000000000000000100000
	WR_BYTE_WIDTH_A=32'b00000000000000000000000000001000
	WR_BYTE_WIDTH_B=32'b00000000000000000000000000001000
	MASK_NUM_A=32'b00000000000000000000000000000100
	MASK_NUM_B=32'b00000000000000000000000000000100
	c_RST_TYPE=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011
	CS_ADDR_A_3_LSB=32'b00000000000000000000000000000111
	CS_ADDR_A_4_LSB=32'b00000000000000000000000000000111
	MODE_RATIO=32'b00000000000000000000000000000001
	CS_ADDR_B_3_LSB=32'b00000000000000000000000000000111
	CS_ADDR_B_4_LSB=32'b00000000000000000000000000000111
	RD_ADDR_SEL_LSB=32'b00000000000000000000000000001000
   Generated name = ipml_sdpram_v1_4_fifo_38i_38o_Z7_layer0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":452:43:452:73|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":586:134:586:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":587:134:587:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":589:134:589:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":591:134:591:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":592:134:592:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":594:134:594:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":595:134:595:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":596:134:596:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":597:134:597:162|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":287:0:287:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":552:18:552:25|Object gen_j_wd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":1065:8:1065:12|Object cs_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":1079:9:1079:16|Object gen_i_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":1079:18:1079:25|Object gen_j_rd is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_sdpram_v1_4_fifo_38i_38o_Z7_layer0 .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":1054:0:1054:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":1045:0:1045:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":1036:0:1036:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":639:0:639:5|Pruning unused register rd_addr_bsel_rd_invt[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":625:0:625:5|Pruning unused register rd_addr_bsel_rd_oce[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":604:0:604:5|Pruning unused register rd_addr_bsel_rd_ce[3:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":21:7:21:25|Synthesizing module ipml_fifo_ctrl_v1_3 in library work.

	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001001
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001001
	c_FIFO_TYPE=32'b00000000010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000000111111000
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_ctrl_v1_3_9s_9s_SYN_504s_4s
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":317:37:317:70|Repeat multiplier in concatenation evaluates to 0
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":51:28:51:33|Object wrptr1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":62:28:62:33|Object rwptr1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":72:28:72:37|Object asyn_wfull is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":73:28:73:43|Object asyn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":74:28:74:38|Object asyn_rempty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":75:28:75:44|Object asyn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":77:28:77:42|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":79:28:79:43|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_fifo_ctrl_v1_3_9s_9s_SYN_504s_4s .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":280:8:280:13|Pruning unused register SYN_CTRL.raddr_msb. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":235:8:235:13|Pruning unused register SYN_CTRL.waddr_msb. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":280:8:280:13|Removing unused bit 9 of SYN_CTRL.rbin[9:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":235:8:235:13|Removing unused bit 9 of SYN_CTRL.wbin[9:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_fifo_v1_4_fifo_38i_38o.v":25:7:25:33|Synthesizing module ipml_fifo_v1_4_fifo_38i_38o in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001001
	c_WR_DATA_WIDTH=32'b00000000000000000000000000100110
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001001
	c_RD_DATA_WIDTH=32'b00000000000000000000000000100110
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	c_FIFO_TYPE=32'b00000000010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000000111111000
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_v1_4_fifo_38i_38o_Z8_layer0
Running optimization stage 1 on ipml_fifo_v1_4_fifo_38i_38o_Z8_layer0 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\fifo_38i_38o.v":18:7:18:18|Synthesizing module fifo_38i_38o in library work.
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\fifo_38i_38o.v":128:81:128:115|Repeat multiplier in concatenation evaluates to 0
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\fifo_38i_38o.v":103:46:103:51|Removing wire wr_clk, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\fifo_38i_38o.v":105:46:105:51|Removing wire wr_rst, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\fifo_38i_38o.v":106:46:106:55|Removing wire wr_byte_en, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\fifo_38i_38o.v":111:46:111:51|Removing wire rd_clk, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\fifo_38i_38o.v":113:46:113:51|Removing wire rd_rst, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\fifo_38i_38o.v":114:46:114:51|Removing wire rd_oce, as there is no assignment to it.
Running optimization stage 1 on fifo_38i_38o .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":20:7:20:35|Synthesizing module ipml_sdpram_v1_4_fifo_16i_16o in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_ADDR_WIDTH=32'b00000000000000000000000000001010
	c_WR_DATA_WIDTH=32'b00000000000000000000000000010000
	c_RD_ADDR_WIDTH=32'b00000000000000000000000000001010
	c_RD_DATA_WIDTH=32'b00000000000000000000000000010000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_WR_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RD_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_WR_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010000100100100101001110
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	MODE_9K=32'b00000000000000000000000000000000
	MODE_18K=32'b00000000000000000000000000000001
	c_WR_BYTE_WIDTH=32'b00000000000000000000000000001000
	DATA_WIDTH_WIDE=32'b00000000000000000000000000010000
	ADDR_WIDTH_WIDE=32'b00000000000000000000000000001010
	DATA_WIDTH_NARROW=32'b00000000000000000000000000010000
	ADDR_WIDTH_NARROW=32'b00000000000000000000000000001010
	DATA_WIDTH_W2N=32'b00000000000000000000000000000001
	N_DATA_1_WIDTH=32'b00000000000000000000000000010000
	L_DATA_1_WIDTH=32'b00000000000000000000000000010000
	N_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000010000
	L_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000010000
	N_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000010000
	L_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000010000
	N_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000010000
	L_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000010000
	N_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000010000
	L_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000010000
	N_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000010000
	L_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000010000
	N_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000010000
	L_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000010000
	N_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	WIDTH_RATIO=32'b00000000000000000000000000000001
	N_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	L_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	N_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	L_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	N_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000010000
	L_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000010000
	N_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000010000
	L_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000010000
	DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	DATA_LOOP_NUM=32'b00000000000000000000000000000001
	Q_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	Q_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	DRM_ADDR_WIDTH_A=32'b00000000000000000000000000001010
	DRM_ADDR_WIDTH_B=32'b00000000000000000000000000001010
	ADDR_WIDTH_A=32'b00000000000000000000000000001010
	CS_ADDR_WIDTH_A=32'b00000000000000000000000000000000
	ADDR_WIDTH_B=32'b00000000000000000000000000001010
	CS_ADDR_WIDTH_B=32'b00000000000000000000000000000000
	ADDR_LOOP_NUM_A=32'b00000000000000000000000000000001
	ADDR_LOOP_NUM_B=32'b00000000000000000000000000000001
	CAS_DATA_WIDTH_A=32'b00000000000000000000000000010000
	CAS_DATA_WIDTH_B=32'b00000000000000000000000000010000
	Q_CAS_DATA_WIDTH_A=32'b00000000000000000000000000010000
	Q_CAS_DATA_WIDTH_B=32'b00000000000000000000000000010000
	D_CAS_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_CAS_DATA_WIDTH_B=32'b00000000000000000000000000010000
	WR_BYTE_WIDTH_A=32'b00000000000000000000000000001000
	WR_BYTE_WIDTH_B=32'b00000000000000000000000000001000
	MASK_NUM_A=32'b00000000000000000000000000001000
	MASK_NUM_B=32'b00000000000000000000000000001000
	c_RST_TYPE=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011
	CS_ADDR_A_3_LSB=32'b00000000000000000000000000001000
	CS_ADDR_A_4_LSB=32'b00000000000000000000000000001000
	MODE_RATIO=32'b00000000000000000000000000000001
	CS_ADDR_B_3_LSB=32'b00000000000000000000000000001000
	CS_ADDR_B_4_LSB=32'b00000000000000000000000000001000
	RD_ADDR_SEL_LSB=32'b00000000000000000000000000001001
   Generated name = ipml_sdpram_v1_4_fifo_16i_16o_Z9_layer0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":450:47:450:81|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":452:43:452:73|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":586:134:586:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":587:134:587:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":589:134:589:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":591:134:591:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":592:134:592:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":594:134:594:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":595:134:595:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":596:134:596:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":597:134:597:162|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":287:0:287:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":552:18:552:25|Object gen_j_wd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":1065:8:1065:12|Object cs_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":1079:9:1079:16|Object gen_i_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":1079:18:1079:25|Object gen_j_rd is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_sdpram_v1_4_fifo_16i_16o_Z9_layer0 .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":1054:0:1054:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":1045:0:1045:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":1036:0:1036:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":639:0:639:5|Pruning unused register rd_addr_bsel_rd_invt[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":625:0:625:5|Pruning unused register rd_addr_bsel_rd_oce[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":604:0:604:5|Pruning unused register rd_addr_bsel_rd_ce[3:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":21:7:21:25|Synthesizing module ipml_fifo_ctrl_v1_3 in library work.

	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_FIFO_TYPE=32'b00000000010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000001111110110
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_ctrl_v1_3_10s_10s_SYN_1014s_4s
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":317:37:317:70|Repeat multiplier in concatenation evaluates to 0
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":51:28:51:33|Object wrptr1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":62:28:62:33|Object rwptr1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":72:28:72:37|Object asyn_wfull is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":73:28:73:43|Object asyn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":74:28:74:38|Object asyn_rempty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":75:28:75:44|Object asyn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":77:28:77:42|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":79:28:79:43|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_fifo_ctrl_v1_3_10s_10s_SYN_1014s_4s .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":280:8:280:13|Pruning unused register SYN_CTRL.raddr_msb. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":235:8:235:13|Pruning unused register SYN_CTRL.waddr_msb. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":280:8:280:13|Removing unused bit 10 of SYN_CTRL.rbin[10:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":235:8:235:13|Removing unused bit 10 of SYN_CTRL.wbin[10:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_fifo_v1_4_fifo_16i_16o.v":25:7:25:33|Synthesizing module ipml_fifo_v1_4_fifo_16i_16o in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_WR_DATA_WIDTH=32'b00000000000000000000000000010000
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_RD_DATA_WIDTH=32'b00000000000000000000000000010000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	c_FIFO_TYPE=32'b00000000010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000001111110110
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_v1_4_fifo_16i_16o_Z10_layer0
Running optimization stage 1 on ipml_fifo_v1_4_fifo_16i_16o_Z10_layer0 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\fifo_16i_16o.v":18:7:18:18|Synthesizing module fifo_16i_16o in library work.
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\fifo_16i_16o.v":128:81:128:115|Repeat multiplier in concatenation evaluates to 0
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\fifo_16i_16o.v":103:46:103:51|Removing wire wr_clk, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\fifo_16i_16o.v":105:46:105:51|Removing wire wr_rst, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\fifo_16i_16o.v":106:46:106:55|Removing wire wr_byte_en, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\fifo_16i_16o.v":111:46:111:51|Removing wire rd_clk, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\fifo_16i_16o.v":113:46:113:51|Removing wire rd_rst, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\fifo_16i_16o.v":114:46:114:51|Removing wire rd_oce, as there is no assignment to it.
Running optimization stage 1 on fifo_16i_16o .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_V2.0.v":3:7:3:27|Synthesizing module pixel_read_block_filt in library work.

	FRAME_X=11'b10100000000
	FRAME_Y=11'b01111000000
	S_RD_FIFO=32'b00000000000000000000000000000000
	S_RD_MEM_1=32'b00000000000000000000000000000001
	S_RD_MEM_2=32'b00000000000000000000000000000010
	S_RD_MEM_3=32'b00000000000000000000000000000011
	S_RD_MEM_4=32'b00000000000000000000000000000100
	S_WR_REQ=32'b00000000000000000000000000000101
   Generated name = pixel_read_block_filt_1280_960_0s_1s_2s_3s_4s_5s
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_V2.0.v":30:15:30:19|Removing wire debug, as there is no assignment to it.
Running optimization stage 1 on pixel_read_block_filt_1280_960_0s_1s_2s_3s_4s_5s .......
@W: CL318 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_V2.0.v":30:15:30:19|*Output debug has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@A: CL282 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_V2.0.v":285:0:285:5|Feedback mux created for signal pixel_loca_buf[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_V2.0.v":285:0:285:5|Feedback mux created for signal block_data_buf[255:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_V2.0.v":285:0:285:5|Feedback mux created for signal addr_ack. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_V2.0.v":285:0:285:5|Optimizing register bit rd_ddr3_addr[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_V2.0.v":285:0:285:5|Optimizing register bit rd_ddr3_addr[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_V2.0.v":285:0:285:5|Optimizing register bit rd_ddr3_addr[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_V2.0.v":285:0:285:5|Pruning register bits 24 to 22 of rd_ddr3_addr[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":18:7:18:20|Synthesizing module ipml_mult_v1_1 in library work.

	ASIZE=32'b00000000000000000000000000001000
	BSIZE=32'b00000000000000000000000000001000
	PSIZE=32'b00000000000000000000000000010000
	OPTIMAL_TIMING=32'b00000000000000000000000000000000
	INREG_EN=32'b00000000000000000000000000000000
	PIPEREG_EN_1=32'b00000000000000000000000000000000
	PIPEREG_EN_2=32'b00000000000000000000000000000000
	PIPEREG_EN_3=32'b00000000000000000000000000000000
	OUTREG_EN=32'b00000000000000000000000000000000
	GRS_EN=40'b0100011001000001010011000101001101000101
	A_SIGNED=32'b00000000000000000000000000000001
	B_SIGNED=32'b00000000000000000000000000000000
	ASYNC_RST=32'b00000000000000000000000000000001
	OPTIMAL_TIMING_BOOL=32'b00000000000000000000000000000000
	MAX_DATA_SIZE=32'b00000000000000000000000000001000
	MIN_DATA_SIZE=32'b00000000000000000000000000001000
	USE_SIMD=32'b00000000000000000000000000000001
	USE_POSTADD=1'b1
	N=32'b00000000000000000000000000000001
	M_A_SIGNED=1'b1
	M_B_SIGNED=1'b0
	M_A_IN_SIGNED=16'b0000000000000001
	M_B_IN_SIGNED=16'b0000000000000000
	m_a_sign_ext_bit=32'b00000000000000000000000000000001
	m_a_sign_ext_bit_s=32'b00000000000000000000000000000000
	m_a_data_lsb=32'b00000000000000000000000000000000
	m_b_sign_ext_bit=32'b00000000000000000000000000000001
	m_b_data_lsb=32'b00000000000000000000000000000000
	m_b_sign_ext_bit_s=32'b00000000000000000000000000000000
	GTP_APM_E1_NUM=32'b00000000000000000000000000000001
	X_SEL=16'b0000000000000000
	CXO_REG_1=16'b0000000000000000
	CPO_REG=16'b0000000000000000
   Generated name = ipml_mult_v1_1_Z11_layer0
@W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":189:0:189:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":782:16:782:16|Input CXI on instance mult_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":783:16:783:16|Input CXBI on instance mult_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":786:16:786:16|Input CPI on instance mult_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":787:16:787:16|Input CIN on instance mult_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":206:16:206:20|Object m_a_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":207:16:207:20|Object m_a_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":208:16:208:20|Object m_a_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":210:16:210:20|Object m_b_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":211:16:211:20|Object m_b_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":212:16:212:20|Object m_b_3 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_mult_v1_1_Z11_layer0 .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":851:0:851:5|Pruning unused register m_p_o_ff[143:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":659:8:659:13|Pruning unused register genblk1[0].m_a_div_ff[0][17:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":659:8:659:13|Pruning unused register genblk1[0].m_b_div_ff[0][17:0]. Make sure that there are no unused intermediate registers.
@W: CL245 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":775:8:775:13|Bit 9 of input X of instance mult_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":775:8:775:13|Bit 10 of input X of instance mult_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":775:8:775:13|Bit 11 of input X of instance mult_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":775:8:775:13|Bit 12 of input X of instance mult_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":775:8:775:13|Bit 13 of input X of instance mult_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":775:8:775:13|Bit 14 of input X of instance mult_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":775:8:775:13|Bit 15 of input X of instance mult_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":775:8:775:13|Bit 16 of input X of instance mult_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":775:8:775:13|Bit 17 of input X of instance mult_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":775:8:775:13|Bit 9 of input Y of instance mult_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":775:8:775:13|Bit 10 of input Y of instance mult_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":775:8:775:13|Bit 11 of input Y of instance mult_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":775:8:775:13|Bit 12 of input Y of instance mult_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":775:8:775:13|Bit 13 of input Y of instance mult_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":775:8:775:13|Bit 14 of input Y of instance mult_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":775:8:775:13|Bit 15 of input Y of instance mult_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":775:8:775:13|Bit 16 of input Y of instance mult_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":775:8:775:13|Bit 17 of input Y of instance mult_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_s8_mult_us8\APM_s8_mult_us8.v":18:7:18:21|Synthesizing module APM_s8_mult_us8 in library work.
Running optimization stage 1 on APM_s8_mult_us8 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":18:7:18:20|Synthesizing module ipml_mult_v1_1 in library work.

	ASIZE=32'b00000000000000000000000000010000
	BSIZE=32'b00000000000000000000000000001000
	PSIZE=32'b00000000000000000000000000011000
	OPTIMAL_TIMING=32'b00000000000000000000000000000000
	INREG_EN=32'b00000000000000000000000000000000
	PIPEREG_EN_1=32'b00000000000000000000000000000000
	PIPEREG_EN_2=32'b00000000000000000000000000000000
	PIPEREG_EN_3=32'b00000000000000000000000000000000
	OUTREG_EN=32'b00000000000000000000000000000000
	GRS_EN=40'b0100011001000001010011000101001101000101
	A_SIGNED=32'b00000000000000000000000000000001
	B_SIGNED=32'b00000000000000000000000000000000
	ASYNC_RST=32'b00000000000000000000000000000001
	OPTIMAL_TIMING_BOOL=32'b00000000000000000000000000000000
	MAX_DATA_SIZE=32'b00000000000000000000000000010000
	MIN_DATA_SIZE=32'b00000000000000000000000000001000
	USE_SIMD=32'b00000000000000000000000000000000
	USE_POSTADD=1'b1
	N=32'b00000000000000000000000000000001
	M_A_SIGNED=1'b1
	M_B_SIGNED=1'b0
	M_A_IN_SIGNED=16'b0000000000000001
	M_B_IN_SIGNED=16'b0000000000000000
	m_a_sign_ext_bit=32'b00000000000000000000000000000010
	m_a_sign_ext_bit_s=32'b00000000000000000000000000000001
	m_a_data_lsb=32'b00000000000000000000000000000000
	m_b_sign_ext_bit=32'b00000000000000000000000000001010
	m_b_data_lsb=32'b00000000000000000000000000000000
	m_b_sign_ext_bit_s=32'b00000000000000000000000000001001
	GTP_APM_E1_NUM=32'b00000000000000000000000000000001
	X_SEL=16'b0000000000000000
	CXO_REG_1=16'b0000000000000000
	CPO_REG=16'b0000000000000000
   Generated name = ipml_mult_v1_1_Z12_layer0
@W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":189:0:189:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":782:16:782:16|Input CXI on instance mult_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":783:16:783:16|Input CXBI on instance mult_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":786:16:786:16|Input CPI on instance mult_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":787:16:787:16|Input CIN on instance mult_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":206:16:206:20|Object m_a_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":207:16:207:20|Object m_a_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":208:16:208:20|Object m_a_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":210:16:210:20|Object m_b_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":211:16:211:20|Object m_b_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":212:16:212:20|Object m_b_3 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_mult_v1_1_Z12_layer0 .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":851:0:851:5|Pruning unused register m_p_o_ff[143:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":659:8:659:13|Pruning unused register genblk1[0].m_a_div_ff[0][17:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_11mult11\rtl\ipml_mult_v1_1.v":659:8:659:13|Pruning unused register genblk1[0].m_b_div_ff[0][17:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\APM_s16_mult_us8\APM_s16_mult_us8.v":18:7:18:22|Synthesizing module APM_s16_mult_us8 in library work.
Running optimization stage 1 on APM_s16_mult_us8 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":3:7:3:18|Synthesizing module pixel_filter in library work.
Running optimization stage 1 on pixel_filter .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning unused register val21_r_d1[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning unused register val21_r_d2[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning unused register val21_g_d1[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning unused register val21_g_d2[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning unused register val21_b_d1[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning unused register val21_b_d2[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning unused register val22_r_d1[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning unused register val22_r_d2[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning unused register val22_g_d1[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning unused register val22_g_d2[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning unused register val22_b_d1[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning unused register val22_b_d2[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning unused register decimal_row_d2[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning unused register decimal_row_d3[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning unused register decimal_row_d4[7:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":367:0:367:5|Pruning unused bits 15 to 13 of N6_r[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":367:0:367:5|Pruning unused bits 7 to 0 of N6_r[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":367:0:367:5|Pruning unused bits 15 to 14 of N6_g[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":367:0:367:5|Pruning unused bits 7 to 0 of N6_g[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":367:0:367:5|Pruning unused bits 15 to 13 of N6_b[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":367:0:367:5|Pruning unused bits 7 to 0 of N6_b[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":62:0:62:5|Pruning unused bits 4 to 0 of pixelx4_latch[63:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Register bit val11_b_d1[7] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Register bit val11_b_d1[6] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Register bit val11_b_d1[5] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Register bit val11_g_d1[7] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Register bit val11_g_d1[6] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Register bit val11_r_d1[7] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Register bit val11_r_d1[6] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Register bit val11_r_d1[5] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Register bit val12_b_d1[7] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Register bit val12_b_d1[6] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Register bit val12_b_d1[5] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Register bit val12_g_d1[7] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Register bit val12_g_d1[6] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Register bit val12_r_d1[7] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Register bit val12_r_d1[6] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Register bit val12_r_d1[5] is always 0.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning register bits 7 to 5 of val11_b_d1[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning register bits 7 to 6 of val11_g_d1[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning register bits 7 to 5 of val11_r_d1[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning register bits 7 to 5 of val12_b_d1[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning register bits 7 to 6 of val12_g_d1[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning register bits 7 to 5 of val12_r_d1[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":20:7:20:40|Synthesizing module ipml_sdpram_v1_4_afifo_16i_64o_512 in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_ADDR_WIDTH=32'b00000000000000000000000000001010
	c_WR_DATA_WIDTH=32'b00000000000000000000000000010000
	c_RD_ADDR_WIDTH=32'b00000000000000000000000000001000
	c_RD_DATA_WIDTH=32'b00000000000000000000000001000000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_WR_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RD_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_WR_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010000100100100101001110
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	MODE_9K=32'b00000000000000000000000000000001
	MODE_18K=32'b00000000000000000000000000000000
	c_WR_BYTE_WIDTH=32'b00000000000000000000000000001000
	DATA_WIDTH_WIDE=32'b00000000000000000000000001000000
	ADDR_WIDTH_WIDE=32'b00000000000000000000000000001000
	DATA_WIDTH_NARROW=32'b00000000000000000000000000010000
	ADDR_WIDTH_NARROW=32'b00000000000000000000000000001010
	DATA_WIDTH_W2N=32'b00000000000000000000000000000000
	N_DATA_1_WIDTH=32'b00000000000000000000000000100000
	L_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	L_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	WIDTH_RATIO=32'b00000000000000000000000000000100
	N_DRM_DATA_WIDTH_A=32'b00000000000000000000000000001000
	L_DRM_DATA_WIDTH_A=32'b00000000000000000000000000001000
	N_DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	L_DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000001000
	L_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000001000
	N_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000100000
	DRM_DATA_WIDTH_A=32'b00000000000000000000000000001000
	DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	DATA_LOOP_NUM=32'b00000000000000000000000000000010
	Q_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	Q_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_A=32'b00000000000000000000000000001000
	D_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	DRM_ADDR_WIDTH_A=32'b00000000000000000000000000001010
	DRM_ADDR_WIDTH_B=32'b00000000000000000000000000001000
	ADDR_WIDTH_A=32'b00000000000000000000000000001010
	CS_ADDR_WIDTH_A=32'b00000000000000000000000000000000
	ADDR_WIDTH_B=32'b00000000000000000000000000001000
	CS_ADDR_WIDTH_B=32'b00000000000000000000000000000000
	ADDR_LOOP_NUM_A=32'b00000000000000000000000000000001
	ADDR_LOOP_NUM_B=32'b00000000000000000000000000000001
	CAS_DATA_WIDTH_A=32'b00000000000000000000000000010000
	CAS_DATA_WIDTH_B=32'b00000000000000000000000001000000
	Q_CAS_DATA_WIDTH_A=32'b00000000000000000000000000100000
	Q_CAS_DATA_WIDTH_B=32'b00000000000000000000000000100000
	D_CAS_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_CAS_DATA_WIDTH_B=32'b00000000000000000000000000100000
	WR_BYTE_WIDTH_A=32'b00000000000000000000000000001000
	WR_BYTE_WIDTH_B=32'b00000000000000000000000000001000
	MASK_NUM_A=32'b00000000000000000000000000000100
	MASK_NUM_B=32'b00000000000000000000000000000100
	c_RST_TYPE=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011
	CS_ADDR_A_3_LSB=32'b00000000000000000000000000001000
	CS_ADDR_A_4_LSB=32'b00000000000000000000000000001000
	MODE_RATIO=32'b00000000000000000000000000001000
	CS_ADDR_B_3_LSB=32'b00000000000000000000000000000110
	CS_ADDR_B_4_LSB=32'b00000000000000000000000000000110
	RD_ADDR_SEL_LSB=32'b00000000000000000000000000000111
   Generated name = ipml_sdpram_v1_4_afifo_16i_64o_512_Z13_layer0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":454:47:454:81|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":456:43:456:73|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":458:55:458:121|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":458:55:458:121|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":590:134:590:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":591:134:591:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":593:134:593:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":595:134:595:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":596:134:596:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":598:134:598:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":599:134:599:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":600:134:600:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":601:134:601:162|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":287:0:287:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":1333:7:1333:15|Synthesizing module GTP_DRM9K in library work.
Running optimization stage 1 on GTP_DRM9K .......
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":556:18:556:25|Object gen_j_wd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":1068:8:1068:12|Object cs_rd is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_sdpram_v1_4_afifo_16i_64o_512_Z13_layer0 .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":1057:0:1057:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":1048:0:1048:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":1039:0:1039:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":643:0:643:5|Pruning unused register rd_addr_bsel_rd_invt[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":629:0:629:5|Pruning unused register rd_addr_bsel_rd_oce[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":608:0:608:5|Pruning unused register rd_addr_bsel_rd_ce[3:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":21:7:21:25|Synthesizing module ipml_fifo_ctrl_v1_3 in library work.

	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001000
	c_FIFO_TYPE=32'b01000001010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000001111110010
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_ctrl_v1_3_10s_8s_ASYN_1010s_4s
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":73:28:73:43|Object asyn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":75:28:75:44|Object asyn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":76:28:76:36|Object syn_wfull is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":77:28:77:42|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":78:28:78:37|Object syn_rempty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":79:28:79:43|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_fifo_ctrl_v1_3_10s_8s_ASYN_1010s_4s .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning unused register ASYN_CTRL.raddr_msb. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning unused register ASYN_CTRL.waddr_msb. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":171:8:171:13|Pruning unused bits 1 to 0 of ASYN_CTRL.rwptr1[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":171:8:171:13|Pruning unused bits 1 to 0 of ASYN_CTRL.rwptr2[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning unused bits 1 to 0 of ASYN_CTRL.wptr[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_v1_4_afifo_16i_64o_512.v":25:7:25:38|Synthesizing module ipml_fifo_v1_4_afifo_16i_64o_512 in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_WR_DATA_WIDTH=32'b00000000000000000000000000010000
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001000
	c_RD_DATA_WIDTH=32'b00000000000000000000000001000000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	c_FIFO_TYPE=32'b01000001010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000001111110010
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_v1_4_afifo_16i_64o_512_Z14_layer0
Running optimization stage 1 on ipml_fifo_v1_4_afifo_16i_64o_512_Z14_layer0 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.v":18:7:18:23|Synthesizing module afifo_16i_64o_512 in library work.
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.v":142:81:142:115|Repeat multiplier in concatenation evaluates to 0
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.v":120:46:120:55|Removing wire wr_byte_en, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.v":128:46:128:51|Removing wire rd_oce, as there is no assignment to it.
Running optimization stage 1 on afifo_16i_64o_512 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":32:7:32:22|Synthesizing module frame_fifo_write in library work.

	MEM_DATA_BITS=32'b00000000000000000000000001000000
	ADDR_BITS=32'b00000000000000000000000000011001
	BUSRT_BITS=32'b00000000000000000000000000001010
	BURST_SIZE=32'b00000000000000000000000001000000
	ONE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
	ZERO=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	S_IDLE=32'b00000000000000000000000000000000
	S_ACK=32'b00000000000000000000000000000001
	S_CHECK_FIFO=32'b00000000000000000000000000000010
	S_WRITE_BURST=32'b00000000000000000000000000000011
	S_WRITE_BURST_END=32'b00000000000000000000000000000100
	S_END=32'b00000000000000000000000000000101
   Generated name = frame_fifo_write_Z15_layer0
Running optimization stage 1 on frame_fifo_write_Z15_layer0 .......
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit wr_burst_len[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Pruning register bits 9 to 7 of wr_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Pruning register bits 5 to 0 of wr_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":20:7:20:40|Synthesizing module ipml_sdpram_v1_4_afifo_64i_16o_128 in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_ADDR_WIDTH=32'b00000000000000000000000000001000
	c_WR_DATA_WIDTH=32'b00000000000000000000000001000000
	c_RD_ADDR_WIDTH=32'b00000000000000000000000000001010
	c_RD_DATA_WIDTH=32'b00000000000000000000000000010000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_WR_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RD_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_WR_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010000100100100101001110
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	MODE_9K=32'b00000000000000000000000000000000
	MODE_18K=32'b00000000000000000000000000000001
	c_WR_BYTE_WIDTH=32'b00000000000000000000000000001000
	DATA_WIDTH_WIDE=32'b00000000000000000000000001000000
	ADDR_WIDTH_WIDE=32'b00000000000000000000000000001000
	DATA_WIDTH_NARROW=32'b00000000000000000000000000010000
	ADDR_WIDTH_NARROW=32'b00000000000000000000000000001010
	DATA_WIDTH_W2N=32'b00000000000000000000000000000001
	N_DATA_1_WIDTH=32'b00000000000000000000000000100000
	L_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	L_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	WIDTH_RATIO=32'b00000000000000000000000000000100
	N_DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	L_DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	N_DRM_DATA_WIDTH_B=32'b00000000000000000000000000001000
	L_DRM_DATA_WIDTH_B=32'b00000000000000000000000000001000
	N_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000001000
	L_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000001000
	DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	DRM_DATA_WIDTH_B=32'b00000000000000000000000000001000
	DATA_LOOP_NUM=32'b00000000000000000000000000000010
	Q_DRM_DATA_WIDTH_B=32'b00000000000000000000000000001000
	Q_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	DRM_ADDR_WIDTH_A=32'b00000000000000000000000000001001
	DRM_ADDR_WIDTH_B=32'b00000000000000000000000000001011
	ADDR_WIDTH_A=32'b00000000000000000000000000001001
	CS_ADDR_WIDTH_A=32'b00000000000000000000000000000000
	ADDR_WIDTH_B=32'b00000000000000000000000000001011
	CS_ADDR_WIDTH_B=32'b00000000000000000000000000000000
	ADDR_LOOP_NUM_A=32'b00000000000000000000000000000001
	ADDR_LOOP_NUM_B=32'b00000000000000000000000000000001
	CAS_DATA_WIDTH_A=32'b00000000000000000000000001000000
	CAS_DATA_WIDTH_B=32'b00000000000000000000000000010000
	Q_CAS_DATA_WIDTH_A=32'b00000000000000000000000000100000
	Q_CAS_DATA_WIDTH_B=32'b00000000000000000000000000010000
	D_CAS_DATA_WIDTH_A=32'b00000000000000000000000000100000
	D_CAS_DATA_WIDTH_B=32'b00000000000000000000000000100000
	WR_BYTE_WIDTH_A=32'b00000000000000000000000000001000
	WR_BYTE_WIDTH_B=32'b00000000000000000000000000001000
	MASK_NUM_A=32'b00000000000000000000000000000100
	MASK_NUM_B=32'b00000000000000000000000000001000
	c_RST_TYPE=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011
	CS_ADDR_A_3_LSB=32'b00000000000000000000000000000111
	CS_ADDR_A_4_LSB=32'b00000000000000000000000000000111
	MODE_RATIO=32'b00000000000000000000000000000010
	CS_ADDR_B_3_LSB=32'b00000000000000000000000000001001
	CS_ADDR_B_4_LSB=32'b00000000000000000000000000001001
	RD_ADDR_SEL_LSB=32'b00000000000000000000000000001010
   Generated name = ipml_sdpram_v1_4_afifo_64i_16o_128_Z16_layer0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":450:47:450:81|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":287:0:287:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":1065:8:1065:12|Object cs_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":1079:9:1079:16|Object gen_i_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":1079:18:1079:25|Object gen_j_rd is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_sdpram_v1_4_afifo_64i_16o_128_Z16_layer0 .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":1054:0:1054:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":1045:0:1045:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":1036:0:1036:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":639:0:639:5|Pruning unused register rd_addr_bsel_rd_invt[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":625:0:625:5|Pruning unused register rd_addr_bsel_rd_oce[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":604:0:604:5|Pruning unused register rd_addr_bsel_rd_ce[3:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":21:7:21:25|Synthesizing module ipml_fifo_ctrl_v1_3 in library work.

	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001000
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_FIFO_TYPE=32'b01000001010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000000011111100
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":73:28:73:43|Object asyn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":75:28:75:44|Object asyn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":76:28:76:36|Object syn_wfull is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":77:28:77:42|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":78:28:78:37|Object syn_rempty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":79:28:79:43|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning unused register ASYN_CTRL.raddr_msb. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning unused register ASYN_CTRL.waddr_msb. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning unused bits 1 to 0 of ASYN_CTRL.rptr[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":123:8:123:13|Pruning unused bits 1 to 0 of ASYN_CTRL.wrptr1[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":123:8:123:13|Pruning unused bits 1 to 0 of ASYN_CTRL.wrptr2[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_fifo_v1_4_afifo_64i_16o_128.v":25:7:25:38|Synthesizing module ipml_fifo_v1_4_afifo_64i_16o_128 in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001000
	c_WR_DATA_WIDTH=32'b00000000000000000000000001000000
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_RD_DATA_WIDTH=32'b00000000000000000000000000010000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	c_FIFO_TYPE=32'b01000001010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000000011111100
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_v1_4_afifo_64i_16o_128_Z17_layer0
Running optimization stage 1 on ipml_fifo_v1_4_afifo_64i_16o_128_Z17_layer0 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v":18:7:18:23|Synthesizing module afifo_64i_16o_128 in library work.
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v":142:81:142:115|Repeat multiplier in concatenation evaluates to 0
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v":120:46:120:55|Removing wire wr_byte_en, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v":128:46:128:51|Removing wire rd_oce, as there is no assignment to it.
Running optimization stage 1 on afifo_64i_16o_128 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":31:7:31:21|Synthesizing module frame_fifo_read in library work.

	MEM_DATA_BITS=32'b00000000000000000000000001000000
	ADDR_BITS=32'b00000000000000000000000000011001
	BUSRT_BITS=32'b00000000000000000000000000001010
	FIFO_DEPTH=32'b00000000000000000000000010000000
	BURST_SIZE=32'b00000000000000000000000001000000
	ONE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
	ZERO=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	S_IDLE=32'b00000000000000000000000000000000
	S_ACK=32'b00000000000000000000000000000001
	S_WAIT=32'b00000000000000000000000000000010
	S_CHECK_FIFO=32'b00000000000000000000000000000011
	S_READ_BURST=32'b00000000000000000000000000000100
	S_READ_BURST_END=32'b00000000000000000000000000000101
	S_END=32'b00000000000000000000000000000110
   Generated name = frame_fifo_read_Z18_layer0
Running optimization stage 1 on frame_fifo_read_Z18_layer0 .......
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Pruning register bits 9 to 7 of rd_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Pruning register bits 5 to 0 of rd_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_read_write.v":31:7:31:22|Synthesizing module frame_read_write in library work.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_read_write.v":133:11:133:18|Removing wire read_cnt, as there is no assignment to it.
Running optimization stage 1 on frame_read_write .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_to_block.v":3:7:3:20|Synthesizing module pixel_to_block in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_to_block.v":107:25:107:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_to_block.v":126:25:126:33|Removing redundant assignment.
@N: CG794 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_to_block.v":56:0:56:19|Using module linebuffer_Wapper from library work
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_to_block.v":49:4:49:8|Object rd_en is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on pixel_to_block .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\Binary2BCD.v":5:7:5:16|Synthesizing module Binary2BCD in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\Binary2BCD.v":32:16:32:22|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\Binary2BCD.v":37:29:37:43|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\Binary2BCD.v":42:28:42:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\Binary2BCD.v":47:28:47:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\Binary2BCD.v":54:19:54:26|Removing redundant assignment.
Running optimization stage 1 on Binary2BCD .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":19:7:19:29|Synthesizing module ipml_spram_v1_3_osd_rom in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_ADDR_WIDTH=32'b00000000000000000000000000001011
	c_DATA_WIDTH=32'b00000000000000000000000000001000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_CLK_EN=32'b00000000000000000000000000000000
	c_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010010000100010101011000
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000001000
	c_RAM_MODE=24'b010100100100111101001101
	c_WRITE_MODE=96'b010011100100111101010010010011010100000101001100010111110101011101010010010010010101010001000101
	INIT_EN=32'b00000000000000000000000000000001
	MODE_9K=32'b00000000000000000000000000000000
	MODE_18K=32'b00000000000000000000000000000001
	INIT_00_0_0=288'b011110000000111100000000000011111100011111100000000000001111111011111000000000000001111111011111000000000000000011111011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_01_0_0=288'b000011110000000001011100000000011110000000001011000000000001110000000001011000000000001110000000001011000000000001110000000001011000000000001110000000001011000000000001110000000001011100000000011110000000001011100000000011110000000001011100000000011110000000001011100000000011110000000000
	INIT_02_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111011100000000000000001111111011111000000000000001111111011111000000000000011111100011111100000000000011110000000111100000000001011100000000011110000000001011100000000011110000000001011100000
	INIT_03_0_0=288'b000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_04_0_0=288'b000000000000000000000001110000000000000000000000001110000000000000000000000001110000001000000000000000001110000111000000000000000001110011111000000000000000001111011111000000000000000001111011100000000000000000001111011000000000000000000001111010000000000000000000001110000000000000000000
	INIT_05_0_0=288'b000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110
	INIT_06_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000
	INIT_07_0_0=288'b000000000000000000011100000000000000000000000011110000000001110000000000011110000000011110000000000011111100001111110000000000001111111011111100000000000000111111011111000000000000000011111011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_08_0_0=288'b000000000000000000011111000000000000000000001011100000000000000000000011011000000000000000000001111010000000000000000000011111000000000000000000000111110000000000000000000000111100000000000000000000001111000000000000000000000011110000000000000000000000011110000000000000000000000011100000
	INIT_09_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111011111110000000000011111111011111110000000000011111111011111110000000000000000000000111100000000000000000000001111100
	INIT_0A_0_0=288'b001111110000000000001111111011111100000000000000111111011111000000000000000011111011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_0B_0_0=288'b000000001011100000000000000000000001011111000000000000000000000011111111010000000000000000001111111010000000000000000001111111010000000000000000001111110000000000000000000011110000000000000000000000011100000000000000000000000011100000000011110000000000011110000000011110000000000011111100
	INIT_0C_0_0=288'b000000000000000000000000000000000000000000000000000000000011111011100000000000000001111111011111000000000000011111111011111100000000000011111100001111110000000001011100000000011110000000001011100000000011110000000001011000000000000000000000001011000000000000000000000001011100000000000000
	INIT_0D_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_0E_0_0=288'b000000000000111001011100000000000000000111001011100000000000000000111011011000000000000000000111111010000000000000000000111111010000000000000000000111111000000000000000000000111110000000000000000000000111100000000000000000000000111100000000000000000000000111000000000000000000000000000000
	INIT_0F_0_0=288'b000111000000000000000000000000111000000000000000000000000111000000000000000000001011111111011111110000000001011111111011111110000000001011111111011111110000000000000111000000011110000000000000111000000111100000000000000111000000111100000000000000111000001111000000000000000111000011110000
	INIT_10_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000111000000000000000000000
	INIT_11_0_0=288'b000000000000000000000011100000000000000000000000111100000000000000000000000111100000000000011111111011111100000000000011111111011111100000000000011111111011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_12_0_0=288'b011100000000000000000000001011000000000000000000000001011000000000000000000000001011100000000000000000000001011100000000000000000000001011100000000011110000000000011111100001111110000000000011111111011111110000000000001111111011111110000000000000011111011011110000000000000000000000011100
	INIT_13_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111011110000000000000000111111011111000000000000001111111011111100000000000011111100001111110000000001011110000000011110000000001011100000000011110000000001
	INIT_14_0_0=288'b000000000001111111011110000000000000000111111011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_15_0_0=288'b011100000000111110000000001011111100011111110000000000011111111011111110000000000001111111011101110000000000000011111011011110000000000000000000000011110000000000000000000000011110000000001011100000000111100000000001011100000000111100000000001011111001011111000000000000011111111011111000
	INIT_16_0_0=288'b000000000000000000000011111011100000000000000001111111011110000000000000011111111011111000000000000011111000011111100000000001011100000000111100000000001011100000000011110000000001011000000000011110000000001011000000000001110000000001011000000000001110000000001011100000000011110000000001
	INIT_17_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_18_0_0=288'b000011110000000000000000000000111100000000000000000000000111000000000000000000000001111000000000000000000000011110000000000000000000001011100000000000000000000001011111111011111100000000001011111111011111100000000001011111111011111100000000000000000000000000000000000000000000000000000000
	INIT_19_0_0=288'b011100000000000000000000001011100000000000000000000001011100000000000000000000011011000000000000000000000011011000000000000000000000011011000000000000000000000111010000000000000000000000111010000000000000000000001111000000000000000000000001111000000000000000000000011110000000000000000000
	INIT_1A_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000001011100000000000000000000001011100000000000000000000001
	INIT_1B_0_0=288'b011110000000111100000000000011111100011111100000000000001111111011111000000000000000111111011110000000000000000011111011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1C_0_0=288'b000001110000000001011100000000011110000000001011100000000011110000000000011111100001111100000000000001111111011111000000000000000111111011110000000000000001111111011111000000000000011111100011111100000000000011110000000111100000000000011100000000011100000000000011100000000011100000000000
	INIT_1D_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111011100000000000000001111111011111000000000000011111111011111100000000001011111000011111110000000001011100000000011110000000001011100000000011110000000001011000000000001110000000001011000000
	INIT_1E_0_0=288'b000011111011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1F_0_0=288'b011111110000000001011110000000011110000000001011100000000011110000000001011000000000001110000000001011000000000001110000000001011000000000011110000000001011100000000011110000000000011100000000111110000000000011111100011111100000000000001111111011111100000000000000111111011111000000000000
	INIT_20_0_0=288'b000000000000111111011111000000000000001111111011111100000000000011111110001111110000000000011110000000011110000000000011100000000011110000000001011100000000000000000000001011100000000000000000000001011101111011100000000000001011011111011111000000000001011111111011111100000000001011111100
	INIT_21_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111011110000
	INIT_22_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_23_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000111000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_24_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_25_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_26_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_27_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_28_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_29_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2A_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2B_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2C_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2D_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2E_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2F_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_30_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_31_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_32_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_33_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_34_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_35_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_36_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_37_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_38_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_39_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3A_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3B_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3C_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3D_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3E_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3F_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_00=288'b011110000000111100000000000011111100011111100000000000001111111011111000000000000001111111011111000000000000000011111011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_01=288'b000011110000000001011100000000011110000000001011000000000001110000000001011000000000001110000000001011000000000001110000000001011000000000001110000000001011000000000001110000000001011100000000011110000000001011100000000011110000000001011100000000011110000000001011100000000011110000000000
	INIT_02=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111011100000000000000001111111011111000000000000001111111011111000000000000011111100011111100000000000011110000000111100000000001011100000000011110000000001011100000000011110000000001011100000
	INIT_03=288'b000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_04=288'b000000000000000000000001110000000000000000000000001110000000000000000000000001110000001000000000000000001110000111000000000000000001110011111000000000000000001111011111000000000000000001111011100000000000000000001111011000000000000000000001111010000000000000000000001110000000000000000000
	INIT_05=288'b000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110000000000000000000000001110
	INIT_06=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000
	INIT_07=288'b000000000000000000011100000000000000000000000011110000000001110000000000011110000000011110000000000011111100001111110000000000001111111011111100000000000000111111011111000000000000000011111011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_08=288'b000000000000000000011111000000000000000000001011100000000000000000000011011000000000000000000001111010000000000000000000011111000000000000000000000111110000000000000000000000111100000000000000000000001111000000000000000000000011110000000000000000000000011110000000000000000000000011100000
	INIT_09=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111011111110000000000011111111011111110000000000011111111011111110000000000000000000000111100000000000000000000001111100
	INIT_0A=288'b001111110000000000001111111011111100000000000000111111011111000000000000000011111011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_0B=288'b000000001011100000000000000000000001011111000000000000000000000011111111010000000000000000001111111010000000000000000001111111010000000000000000001111110000000000000000000011110000000000000000000000011100000000000000000000000011100000000011110000000000011110000000011110000000000011111100
	INIT_0C=288'b000000000000000000000000000000000000000000000000000000000011111011100000000000000001111111011111000000000000011111111011111100000000000011111100001111110000000001011100000000011110000000001011100000000011110000000001011000000000000000000000001011000000000000000000000001011100000000000000
	INIT_0D=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_0E=288'b000000000000111001011100000000000000000111001011100000000000000000111011011000000000000000000111111010000000000000000000111111010000000000000000000111111000000000000000000000111110000000000000000000000111100000000000000000000000111100000000000000000000000111000000000000000000000000000000
	INIT_0F=288'b000111000000000000000000000000111000000000000000000000000111000000000000000000001011111111011111110000000001011111111011111110000000001011111111011111110000000000000111000000011110000000000000111000000111100000000000000111000000111100000000000000111000001111000000000000000111000011110000
	INIT_10=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000111000000000000000000000
	INIT_11=288'b000000000000000000000011100000000000000000000000111100000000000000000000000111100000000000011111111011111100000000000011111111011111100000000000011111111011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_12=288'b011100000000000000000000001011000000000000000000000001011000000000000000000000001011100000000000000000000001011100000000000000000000001011100000000011110000000000011111100001111110000000000011111111011111110000000000001111111011111110000000000000011111011011110000000000000000000000011100
	INIT_13=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111011110000000000000000111111011111000000000000001111111011111100000000000011111100001111110000000001011110000000011110000000001011100000000011110000000001
	INIT_14=288'b000000000001111111011110000000000000000111111011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_15=288'b011100000000111110000000001011111100011111110000000000011111111011111110000000000001111111011101110000000000000011111011011110000000000000000000000011110000000000000000000000011110000000001011100000000111100000000001011100000000111100000000001011111001011111000000000000011111111011111000
	INIT_16=288'b000000000000000000000011111011100000000000000001111111011110000000000000011111111011111000000000000011111000011111100000000001011100000000111100000000001011100000000011110000000001011000000000011110000000001011000000000001110000000001011000000000001110000000001011100000000011110000000001
	INIT_17=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_18=288'b000011110000000000000000000000111100000000000000000000000111000000000000000000000001111000000000000000000000011110000000000000000000001011100000000000000000000001011111111011111100000000001011111111011111100000000001011111111011111100000000000000000000000000000000000000000000000000000000
	INIT_19=288'b011100000000000000000000001011100000000000000000000001011100000000000000000000011011000000000000000000000011011000000000000000000000011011000000000000000000000111010000000000000000000000111010000000000000000000001111000000000000000000000001111000000000000000000000011110000000000000000000
	INIT_1A=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000001011100000000000000000000001011100000000000000000000001
	INIT_1B=288'b011110000000111100000000000011111100011111100000000000001111111011111000000000000000111111011110000000000000000011111011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1C=288'b000001110000000001011100000000011110000000001011100000000011110000000000011111100001111100000000000001111111011111000000000000000111111011110000000000000001111111011111000000000000011111100011111100000000000011110000000111100000000000011100000000011100000000000011100000000011100000000000
	INIT_1D=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111011100000000000000001111111011111000000000000011111111011111100000000001011111000011111110000000001011100000000011110000000001011100000000011110000000001011000000000001110000000001011000000
	INIT_1E=288'b000011111011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1F=288'b011111110000000001011110000000011110000000001011100000000011110000000001011000000000001110000000001011000000000001110000000001011000000000011110000000001011100000000011110000000000011100000000111110000000000011111100011111100000000000001111111011111100000000000000111111011111000000000000
	INIT_20=288'b000000000000111111011111000000000000001111111011111100000000000011111110001111110000000000011110000000011110000000000011100000000011110000000001011100000000000000000000001011100000000000000000000001011101111011100000000000001011011111011111000000000001011111111011111100000000001011111100
	INIT_21=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111011110000
	INIT_22=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_23=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000111000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_24=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_25=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_26=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_27=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_28=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_29=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2A=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2B=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2C=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2D=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2E=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2F=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_30=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_31=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_32=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_33=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_34=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_35=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_36=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_37=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_38=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_39=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3A=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3B=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3C=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3D=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3E=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3F=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	c_WR_BYTE_WIDTH=32'b00000000000000000000000000001000
	N_DATA_WIDTH=32'b00000000000000000000000000001000
	L_DATA_WIDTH=32'b00000000000000000000000000001000
	N_BYTE_DATA_WIDTH=32'b00000000000000000000000000010000
	L_BYTE_DATA_WIDTH=32'b00000000000000000000000000010000
	DRM_DATA_WIDTH=32'b00000000000000000000000000001000
	DATA_LOOP_NUM=32'b00000000000000000000000000000001
	Q_DATA_WIDTH=32'b00000000000000000000000000001000
	DRM_ADDR_WIDTH=32'b00000000000000000000000000001011
	ADDR_WIDTH=32'b00000000000000000000000000001011
	CS_ADDR_WIDTH=32'b00000000000000000000000000000000
	ADDR_LOOP_NUM=32'b00000000000000000000000000000001
	CAS_DATA_WIDTH=32'b00000000000000000000000000001000
	Q_CAS_DATA_WIDTH=32'b00000000000000000000000000001000
	WR_BYTE_WIDTH=32'b00000000000000000000000000001000
	MASK_NUM=32'b00000000000000000000000000001000
	c_RST_TYPE=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011
	CS_ADDR_3_LSB=32'b00000000000000000000000000001001
	CS_ADDR_4_LSB=32'b00000000000000000000000000001001
	RAM_MODE_SEL=112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100100100111101001101
	DRM_DATA_WIDTH_SEL=32'b00000000000000000000000000001000
	ADDR_SEL_LSB=32'b00000000000000000000000000001010
   Generated name = ipml_spram_v1_3_osd_rom_Z19_layer0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":248:45:248:72|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":250:38:250:61|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":252:55:252:110|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":252:55:252:110|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":127:0:127:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":242:43:242:50|Removing wire cs2_ctrl, as there is no assignment to it.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":653:8:653:8|Object n is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_spram_v1_3_osd_rom_Z19_layer0 .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":643:0:643:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":634:0:634:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":623:0:623:5|Pruning unused register addr_bus_rd_ce_ff[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":615:0:615:5|Pruning unused register wr_en_ff. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":607:0:607:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\rtl\ipml_rom_v1_3_osd_rom.v":20:7:20:27|Synthesizing module ipml_rom_v1_3_osd_rom in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_ADDR_WIDTH=32'b00000000000000000000000000001011
	c_DATA_WIDTH=32'b00000000000000000000000000001000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_CLK_EN=32'b00000000000000000000000000000000
	c_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010010000100010101011000
   Generated name = ipml_rom_v1_3_osd_rom_Z20_layer0
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\rtl\ipml_rom_v1_3_osd_rom.v":75:17:75:17|Input wr_data on instance U_ipml_spram_osd_rom is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\rtl\ipml_rom_v1_3_osd_rom.v":82:17:82:17|Input wr_byte_en on instance U_ipml_spram_osd_rom is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on ipml_rom_v1_3_osd_rom_Z20_layer0 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\osd_rom.v":18:7:18:13|Synthesizing module osd_rom in library work.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\osd_rom.v":70:30:70:35|Removing wire clk_en, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\osd_rom.v":71:30:71:40|Removing wire addr_strobe, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\osd_rom.v":73:30:73:35|Removing wire rd_oce, as there is no assignment to it.
Running optimization stage 1 on osd_rom .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\osd\soure\timing_gen_xy.v":29:7:29:19|Synthesizing module timing_gen_xy in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\osd\soure\timing_gen_xy.v":104:11:104:15|Removing redundant assignment.
Running optimization stage 1 on timing_gen_xy .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\osd\soure\timing_gen_xy.v":71:0:71:5|Pruning unused register de_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\osd\soure\timing_gen_xy.v":71:0:71:5|Pruning unused register vs_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\osd\soure\timing_gen_xy.v":71:0:71:5|Pruning unused register hs_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\osd\soure\timing_gen_xy.v":71:0:71:5|Pruning unused register i_data_d2[23:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":3:7:3:23|Synthesizing module osd_display_angle in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":163:13:163:16|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":164:13:164:17|Removing redundant assignment.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":255:10:255:28|Port-width mismatch for port addr. The port definition is 11 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on osd_display_angle .......
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":217:0:217:5|Pruning unused bits 15 to 14 of osd_ram_addr[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":139:0:139:5|Register bit n_001[1] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":139:0:139:5|Register bit n_001[3] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":139:0:139:5|Register bit n_01[3] is always 0.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":139:0:139:5|Pruning register bit 3 of n_001[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":139:0:139:5|Pruning register bit 1 of n_001[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":139:0:139:5|Pruning register bit 3 of n_01[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":2251:7:2251:16|Synthesizing module GTP_PLL_E1 in library work.
Running optimization stage 1 on GTP_PLL_E1 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":4:7:4:15|Synthesizing module video_pll in library work.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":258:14:258:14|Input DUTYF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":264:15:264:15|Input PHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":270:16:270:16|Input CPHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":106:9:106:13|Removing wire clkfb, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":109:9:109:13|Removing wire pfden, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":110:9:110:20|Removing wire clkout0_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":111:9:111:25|Removing wire clkout0_2pad_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":112:9:112:20|Removing wire clkout1_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":113:9:113:20|Removing wire clkout2_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":114:9:114:20|Removing wire clkout3_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":115:9:115:20|Removing wire clkout4_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":116:9:116:20|Removing wire clkout5_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":117:15:117:22|Removing wire dyn_idiv, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":118:15:118:23|Removing wire dyn_odiv0, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":119:15:119:23|Removing wire dyn_odiv1, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":120:15:120:23|Removing wire dyn_odiv2, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":121:15:121:23|Removing wire dyn_odiv3, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":122:15:122:23|Removing wire dyn_odiv4, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":123:15:123:22|Removing wire dyn_fdiv, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":124:15:124:23|Removing wire dyn_duty0, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":125:15:125:23|Removing wire dyn_duty1, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":126:15:126:23|Removing wire dyn_duty2, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":127:15:127:23|Removing wire dyn_duty3, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":128:15:128:23|Removing wire dyn_duty4, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":129:16:129:25|Removing wire dyn_phase0, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":130:16:130:25|Removing wire dyn_phase1, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":131:16:131:25|Removing wire dyn_phase2, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":132:16:132:25|Removing wire dyn_phase3, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":133:16:133:25|Removing wire dyn_phase4, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":137:15:137:22|Removing wire icp_base, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":138:15:138:21|Removing wire icp_sel, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":139:15:139:24|Removing wire lpfres_sel, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":140:15:140:25|Removing wire cripple_sel, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":141:15:141:23|Removing wire phase_sel, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":142:15:142:23|Removing wire phase_dir, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":143:15:143:26|Removing wire phase_step_n, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":144:15:144:24|Removing wire load_phase, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":145:15:145:22|Removing wire dyn_mdiv, as there is no assignment to it.
Running optimization stage 1 on video_pll .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\encode.v":46:7:46:12|Synthesizing module encode in library work.
Running optimization stage 1 on encode .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":2154:7:2154:17|Synthesizing module GTP_OSERDES in library work.
Running optimization stage 1 on GTP_OSERDES .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":2212:7:2212:17|Synthesizing module GTP_OUTBUFT in library work.
Running optimization stage 1 on GTP_OUTBUFT .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\serdes_4b_10to1.v":3:7:3:21|Synthesizing module serdes_4b_10to1 in library work.
Running optimization stage 1 on serdes_4b_10to1 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\dvi_encoder.v":2:7:2:17|Synthesizing module dvi_encoder in library work.
Running optimization stage 1 on dvi_encoder .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\i2c_master\i2c_master_bit_ctrl.v":143:7:143:25|Synthesizing module i2c_master_bit_ctrl in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\i2c_master\i2c_master_bit_ctrl.v":221:23:221:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\i2c_master\i2c_master_bit_ctrl.v":418:38:418:44|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\i2c_master\i2c_master_bit_ctrl.v":419:38:419:44|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\i2c_master\i2c_master_bit_ctrl.v":427:38:427:44|Removing redundant assignment.
Running optimization stage 1 on i2c_master_bit_ctrl .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\i2c_master\i2c_master_byte_ctrl.v":75:7:75:26|Synthesizing module i2c_master_byte_ctrl in library work.
Running optimization stage 1 on i2c_master_byte_ctrl .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\i2c_master\i2c_master_top.v":30:7:30:20|Synthesizing module i2c_master_top in library work.
Running optimization stage 1 on i2c_master_top .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\i2c_master\i2c_config.v":30:7:30:16|Synthesizing module i2c_config in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\i2c_master\i2c_config.v":113:27:113:31|Removing redundant assignment.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\i2c_master\i2c_config.v":57:4:57:15|Object i2c_read_req is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on i2c_config .......
@A: CL282 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\i2c_master\i2c_config.v":81:0:81:5|Feedback mux created for signal i2c_write_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_lut_ov5640_rgb565_1280_960.v":31:7:31:32|Synthesizing module lut_ov5640_rgb565_1280_960 in library work.
Running optimization stage 1 on lut_ov5640_rgb565_1280_960 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\cmos_8_16bit.v":30:7:30:18|Synthesizing module cmos_8_16bit in library work.
Running optimization stage 1 on cmos_8_16bit .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\cmos_write_req_gen.v":32:7:32:24|Synthesizing module cmos_write_req_gen in library work.
Running optimization stage 1 on cmos_write_req_gen .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\color_bar.v":33:7:33:15|Synthesizing module color_bar in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\color_bar.v":236:14:236:21|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\color_bar.v":249:11:249:15|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\color_bar.v":261:12:261:17|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\color_bar.v":273:14:273:21|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\color_bar.v":285:12:285:17|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\color_bar.v":297:14:297:21|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\color_bar.v":359:17:359:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\color_bar.v":360:17:360:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\color_bar.v":361:17:361:25|Removing redundant assignment.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\color_bar.v":188:10:188:17|Object active_y is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on color_bar .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\video_timing_data.v":30:7:30:23|Synthesizing module video_timing_data in library work.
Running optimization stage 1 on video_timing_data .......
@A: CL282 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\video_timing_data.v":63:0:63:5|Feedback mux created for signal video_vs_d1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\video_timing_data.v":63:0:63:5|Feedback mux created for signal video_hs_d1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\video_timing_data.v":63:0:63:5|Feedback mux created for signal video_de_d1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":20:7:20:40|Synthesizing module ipml_sdpram_v1_4_afifo_64i_64o_512 in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_ADDR_WIDTH=32'b00000000000000000000000000001010
	c_WR_DATA_WIDTH=32'b00000000000000000000000001000000
	c_RD_ADDR_WIDTH=32'b00000000000000000000000000001010
	c_RD_DATA_WIDTH=32'b00000000000000000000000001000000
	c_OUTPUT_REG=32'b00000000000000000000000000000001
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_WR_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RD_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_WR_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010000100100100101001110
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	MODE_9K=32'b00000000000000000000000000000000
	MODE_18K=32'b00000000000000000000000000000001
	c_WR_BYTE_WIDTH=32'b00000000000000000000000000001000
	DATA_WIDTH_WIDE=32'b00000000000000000000000001000000
	ADDR_WIDTH_WIDE=32'b00000000000000000000000000001010
	DATA_WIDTH_NARROW=32'b00000000000000000000000001000000
	ADDR_WIDTH_NARROW=32'b00000000000000000000000000001010
	DATA_WIDTH_W2N=32'b00000000000000000000000000000001
	N_DATA_1_WIDTH=32'b00000000000000000000000000010000
	L_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000010000
	L_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000010000
	L_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000010000
	L_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000010000
	L_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000010000
	L_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000010000
	L_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	WIDTH_RATIO=32'b00000000000000000000000000000001
	N_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	L_DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	N_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	L_DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000010000
	L_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000010000
	L_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000100000
	DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	DATA_LOOP_NUM=32'b00000000000000000000000000000100
	Q_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	Q_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	DRM_ADDR_WIDTH_A=32'b00000000000000000000000000001010
	DRM_ADDR_WIDTH_B=32'b00000000000000000000000000001010
	ADDR_WIDTH_A=32'b00000000000000000000000000001010
	CS_ADDR_WIDTH_A=32'b00000000000000000000000000000000
	ADDR_WIDTH_B=32'b00000000000000000000000000001010
	CS_ADDR_WIDTH_B=32'b00000000000000000000000000000000
	ADDR_LOOP_NUM_A=32'b00000000000000000000000000000001
	ADDR_LOOP_NUM_B=32'b00000000000000000000000000000001
	CAS_DATA_WIDTH_A=32'b00000000000000000000000001000000
	CAS_DATA_WIDTH_B=32'b00000000000000000000000001000000
	Q_CAS_DATA_WIDTH_A=32'b00000000000000000000000001000000
	Q_CAS_DATA_WIDTH_B=32'b00000000000000000000000001000000
	D_CAS_DATA_WIDTH_A=32'b00000000000000000000000001000000
	D_CAS_DATA_WIDTH_B=32'b00000000000000000000000001000000
	WR_BYTE_WIDTH_A=32'b00000000000000000000000000001000
	WR_BYTE_WIDTH_B=32'b00000000000000000000000000001000
	MASK_NUM_A=32'b00000000000000000000000000001000
	MASK_NUM_B=32'b00000000000000000000000000001000
	c_RST_TYPE=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011
	CS_ADDR_A_3_LSB=32'b00000000000000000000000000001000
	CS_ADDR_A_4_LSB=32'b00000000000000000000000000001000
	MODE_RATIO=32'b00000000000000000000000000000100
	CS_ADDR_B_3_LSB=32'b00000000000000000000000000001000
	CS_ADDR_B_4_LSB=32'b00000000000000000000000000001000
	RD_ADDR_SEL_LSB=32'b00000000000000000000000000001001
   Generated name = ipml_sdpram_v1_4_afifo_64i_64o_512_Z21_layer0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":450:47:450:81|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":452:43:452:73|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":586:134:586:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":587:134:587:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":589:134:589:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":591:134:591:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":592:134:592:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":594:134:594:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":595:134:595:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":596:134:596:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":597:134:597:162|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":287:0:287:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":552:18:552:25|Object gen_j_wd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":1065:8:1065:12|Object cs_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":1079:9:1079:16|Object gen_i_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":1079:18:1079:25|Object gen_j_rd is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_sdpram_v1_4_afifo_64i_64o_512_Z21_layer0 .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":1054:0:1054:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":1045:0:1045:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":1036:0:1036:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":639:0:639:5|Pruning unused register rd_addr_bsel_rd_invt[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":625:0:625:5|Pruning unused register rd_addr_bsel_rd_oce[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":604:0:604:5|Pruning unused register rd_addr_bsel_rd_ce[3:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":21:7:21:25|Synthesizing module ipml_fifo_ctrl_v1_3 in library work.

	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_FIFO_TYPE=32'b01000001010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000001111101000
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_ctrl_v1_3_10s_10s_ASYN_1000s_4s
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":196:39:196:72|Repeat multiplier in concatenation evaluates to 0
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":73:28:73:43|Object asyn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":75:28:75:44|Object asyn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":76:28:76:36|Object syn_wfull is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":77:28:77:42|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":78:28:78:37|Object syn_rempty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":79:28:79:43|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_fifo_ctrl_v1_3_10s_10s_ASYN_1000s_4s .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning unused register ASYN_CTRL.raddr_msb. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning unused register ASYN_CTRL.waddr_msb. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_fifo_v1_4_afifo_64i_64o_512.v":25:7:25:38|Synthesizing module ipml_fifo_v1_4_afifo_64i_64o_512 in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_WR_DATA_WIDTH=32'b00000000000000000000000001000000
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_RD_DATA_WIDTH=32'b00000000000000000000000001000000
	c_OUTPUT_REG=32'b00000000000000000000000000000001
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	c_FIFO_TYPE=32'b01000001010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000001111101000
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_v1_4_afifo_64i_64o_512_Z22_layer0
Running optimization stage 1 on ipml_fifo_v1_4_afifo_64i_64o_512_Z22_layer0 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\afifo_64i_64o_512.v":18:7:18:23|Synthesizing module afifo_64i_64o_512 in library work.
@W: CG390 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\afifo_64i_64o_512.v":142:81:142:115|Repeat multiplier in concatenation evaluates to 0
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\afifo_64i_64o_512.v":120:46:120:55|Removing wire wr_byte_en, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\afifo_64i_64o_512.v":128:46:128:51|Removing wire rd_oce, as there is no assignment to it.
Running optimization stage 1 on afifo_64i_64o_512 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_frame_read_write.v":34:7:34:25|Synthesizing module my_frame_read_write in library work.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_frame_read_write.v":102:20:102:32|Port-width mismatch for port rd_water_level. The port definition is 11 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_frame_read_write.v":135:11:135:18|Removing wire read_cnt, as there is no assignment to it.
Running optimization stage 1 on my_frame_read_write .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":39:7:39:22|Synthesizing module my_aq_axi_master in library work.
Running optimization stage 1 on my_aq_axi_master .......
@W: CL318 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":134:16:134:20|*Output DEBUG has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused register reg_w_stb[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused register reg_wr_status[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused register reg_w_count[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused register reg_r_count[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused register wr_chkdata[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused register rd_chkdata[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused register resp[1:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":378:2:378:7|Pruning unused bits 2 to 0 of reg_RD_LEN[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":194:2:194:7|Pruning unused bits 2 to 0 of reg_wr_len[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":378:2:378:7|Feedback mux created for signal reg_r_last. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":378:2:378:7|Feedback mux created for signal mydebug[3:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\aq_axi_master.v":39:7:39:19|Synthesizing module aq_axi_master in library work.
Running optimization stage 1 on aq_axi_master .......
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\aq_axi_master.v":170:2:170:7|Pruning unused register reg_w_stb[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\aq_axi_master.v":170:2:170:7|Pruning unused register reg_wr_status[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\aq_axi_master.v":170:2:170:7|Pruning unused register reg_w_count[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\aq_axi_master.v":170:2:170:7|Pruning unused register reg_r_count[3:0]. Make sure that there are no unused intermediate registers.

Only the first 100 messages of id 'CL169' are reported. To see all messages use 'report_messages -log C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\synthesize\synplify_impl\synlog\synplify_compiler.srr -id CL169' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL169} -count unlimited' in the Tcl shell.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\aq_axi_master.v":342:2:342:7|Pruning unused bits 2 to 0 of reg_rd_len[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\aq_axi_master.v":170:2:170:7|Pruning unused bits 2 to 0 of reg_wr_len[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\aq_axi_master.v":342:2:342:7|Feedback mux created for signal reg_r_last. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":5:7:5:16|Synthesizing module pll_50_400 in library work.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":259:14:259:14|Input DUTYF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":265:15:265:15|Input PHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":271:16:271:16|Input CPHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":120:9:120:13|Removing wire clkfb, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":123:9:123:13|Removing wire pfden, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":125:9:125:25|Removing wire clkout0_2pad_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":126:9:126:20|Removing wire clkout1_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":127:9:127:20|Removing wire clkout2_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":128:9:128:20|Removing wire clkout3_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":129:9:129:20|Removing wire clkout4_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":130:9:130:20|Removing wire clkout5_gate, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":131:15:131:22|Removing wire dyn_idiv, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":132:15:132:23|Removing wire dyn_odiv0, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":133:15:133:23|Removing wire dyn_odiv1, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":134:15:134:23|Removing wire dyn_odiv2, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":135:15:135:23|Removing wire dyn_odiv3, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":136:15:136:23|Removing wire dyn_odiv4, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":137:15:137:22|Removing wire dyn_fdiv, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":138:15:138:23|Removing wire dyn_duty0, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":139:15:139:23|Removing wire dyn_duty1, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":140:15:140:23|Removing wire dyn_duty2, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":141:15:141:23|Removing wire dyn_duty3, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":142:15:142:23|Removing wire dyn_duty4, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":143:16:143:25|Removing wire dyn_phase0, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":144:16:144:25|Removing wire dyn_phase1, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":145:16:145:25|Removing wire dyn_phase2, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":146:16:146:25|Removing wire dyn_phase3, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":147:16:147:25|Removing wire dyn_phase4, as there is no assignment to it.
Running optimization stage 1 on pll_50_400 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v":1:7:1:28|Synthesizing module ipsl_ddrphy_reset_ctrl in library work.
Running optimization stage 1 on ipsl_ddrphy_reset_ctrl .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrphy_training_ctrl.v":1:7:1:31|Synthesizing module ipsl_ddrphy_training_ctrl in library work.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrphy_training_ctrl.v":34:37:34:61|Removing redundant assignment.
Running optimization stage 1 on ipsl_ddrphy_training_ctrl .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrphy_dll_update_ctrl.v":1:7:1:33|Synthesizing module ipsl_ddrphy_dll_update_ctrl in library work.
Running optimization stage 1 on ipsl_ddrphy_dll_update_ctrl .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":1:7:1:29|Synthesizing module ipsl_ddrphy_update_ctrl in library work.

	DATA_WIDTH=40'b0011000100110110010000100100100101010100
	DLL_OFFSET=32'b00000000000000000000000000000010
	IDLE=32'b00000000000000000000000000000000
	REQ=32'b00000000000000000000000000000001
	UPDATE=32'b00000000000000000000000000000010
	WAIT_END=32'b00000000000000000000000000000011
	DQSH_REQ_EN=1'b1
   Generated name = ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1
@W: CG133 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":44:4:44:19|Object dqsi_dpi_mon_req is declared but not assigned. Either assign a value or remove the declaration.

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\synthesize\synplify_impl\synlog\synplify_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.
Running optimization stage 1 on ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1 .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":1316:7:1316:13|Synthesizing module GTP_DLL in library work.
Running optimization stage 1 on GTP_DLL .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":696:7:696:16|Synthesizing module GTP_DDRPHY in library work.
Running optimization stage 1 on GTP_DDRPHY .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":1737:7:1737:18|Synthesizing module GTP_IOCLKBUF in library work.
Running optimization stage 1 on GTP_IOCLKBUF .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":1766:7:1766:18|Synthesizing module GTP_IOCLKDIV in library work.
Running optimization stage 1 on GTP_IOCLKDIV .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":195:7:195:16|Synthesizing module GTP_DDC_E1 in library work.
Running optimization stage 1 on GTP_DDC_E1 .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":1779:7:1779:17|Synthesizing module GTP_IODELAY in library work.
Running optimization stage 1 on GTP_IODELAY .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":1819:7:1819:17|Synthesizing module GTP_ISERDES in library work.
Running optimization stage 1 on GTP_ISERDES .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":1612:7:1612:16|Synthesizing module GTP_INBUFG in library work.
Running optimization stage 1 on GTP_INBUFG .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":2175:7:2175:16|Synthesizing module GTP_OUTBUF in library work.
Running optimization stage 1 on GTP_OUTBUF .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":1645:7:1645:15|Synthesizing module GTP_IOBUF in library work.
Running optimization stage 1 on GTP_IOBUF .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":2226:7:2226:19|Synthesizing module GTP_OUTBUFTCO in library work.
Running optimization stage 1 on GTP_OUTBUFTCO .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_phy_io.v":27:7:27:17|Synthesizing module ipsl_phy_io in library work.

	DQS_GATE_LOOP=32'b01010100010100100101010101000101
	R_EXTEND=40'b0100011001000001010011000101001101000101
	CORE_CLK_SEL=1'b0
	TEST_PATTERN2=32'b01111111011111110111111101111111
	TEST_PATTERN3=32'b01010000101111000101000010111100
	T200US=32'b00000000000000001101000000111000
	MR0_DDR3=16'b0001100100110000
	MR1_DDR3=16'b0000000000010100
	MR2_DDR3=16'b0000000000001000
	MR3_DDR3=16'b0000000000000000
	MR_DDR2=16'b0000101101010011
	EMR1_DDR2=16'b0000000000011100
	EMR2_DDR2=16'b0000000000000000
	EMR3_DDR2=16'b0000000000000000
	MR_LPDDR=16'b0000000000110011
	EMR_LPDDR=16'b0000000000000000
	TMRD=32'b00000000000000000000000000000010
	TMOD=32'b00000000000000000000000000000110
	TZQINIT=32'b00000000000000000000000100000000
	TXPR=32'b00000000000000000000000000101101
	TRP=32'b00000000000000000000000000000100
	TRFC=32'b00000000000000000000000000101011
	WL_EN=32'b01010100010100100101010101000101
	DDR_TYPE=32'b01000100010001000101001000110011
	DATA_WIDTH=40'b0011000100110110010000100100100101010100
	DQS_GATE_MODE=2'b01
	WRDATA_PATH_ADJ=40'b0100011001000001010011000101001101000101
	CTRL_PATH_ADJ=40'b0100011001000001010011000101001101000101
	WL_MAX_STEP=8'b11111111
	WL_MAX_CHECK=5'b11111
	MAN_WRLVL_DQS_L=40'b0100011001000001010011000101001101000101
	MAN_WRLVL_DQS_H=40'b0100011001000001010011000101001101000101
	WL_CTRL_L=3'b001
	WL_CTRL_H=3'b001
	INIT_READ_CLK_CTRL=2'b11
	INIT_READ_CLK_CTRL_H=2'b11
	INIT_SLIP_STEP=4'b0111
	INIT_SLIP_STEP_H=4'b0111
	FORCE_READ_CLK_CTRL_L=40'b0100011001000001010011000101001101000101
	FORCE_READ_CLK_CTRL_H=40'b0100011001000001010011000101001101000101
	STOP_WITH_ERROR=40'b0100011001000001010011000101001101000101
	DQGT_DEBUG=1'b0
	WRITE_DEBUG=1'b0
	RDEL_ADJ_MAX_RANG=5'b11111
	MIN_DQSI_WIN=4'b0110
	INIT_SAMP_POSITION=8'b00000000
	INIT_SAMP_POSITION_H=8'b00000000
	FORCE_SAMP_POSITION_L=40'b0100011001000001010011000101001101000101
	FORCE_SAMP_POSITION_H=40'b0100011001000001010011000101001101000101
	RDEL_RD_CNT=19'b0000000000001000000
	T400NS=32'b00000000000000000000000001101010
	T_LPDDR=9'b000000000
	REF_CNT=8'b00110100
	APB_VLD=40'b0100011001000001010011000101001101000101
	TEST_PATTERN1=128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
	TRAIN_RST_TYPE=32'b01010100010100100101010101000101
	TXS=8'b00101101
	WL_SETTING=1'b0
	WCLK_DEL_SEL=1'b0
	INIT_WRLVL_STEP_L=8'b00000000
	INIT_WRLVL_STEP_H=8'b00000000
   Generated name = ipsl_phy_io_Z23_layer0
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":1636:7:1636:13|Synthesizing module GTP_INV in library work.
Running optimization stage 1 on GTP_INV .......
@N: CG364 :"C:\pango\PDS_2019.1-patch11\syn\lib\generic\logos.v":1661:7:1661:17|Synthesizing module GTP_IOBUFCO in library work.
Running optimization stage 1 on GTP_IOBUFCO .......
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_phy_io.v":1147:42:1147:52|Port-width mismatch for port DQS_DRIFT. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_phy_io.v":1199:41:1199:41|Input DQSI on instance dqs1_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_phy_io.v":1200:41:1200:41|Input GATE_IN on instance dqs1_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_phy_io.v":1224:42:1224:52|Port-width mismatch for port DQS_DRIFT. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_phy_io.v":1276:41:1276:41|Input DQSI on instance dqs3_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_phy_io.v":1277:41:1277:41|Input GATE_IN on instance dqs3_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_phy_io.v":1313:41:1313:41|Input DQSI on instance dqs4_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_phy_io.v":1314:41:1314:41|Input GATE_IN on instance dqs4_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_phy_io.v":100:41:100:47|Removing wire PSLVERR, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_phy_io.v":174:41:174:51|Removing wire DQS_DRIFT_L, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_phy_io.v":175:41:175:51|Removing wire DQS_DRIFT_H, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_phy_io.v":330:28:330:37|Removing wire loop_in_di, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_phy_io.v":331:28:331:37|Removing wire loop_in_do, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_phy_io.v":332:28:332:37|Removing wire loop_in_to, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_phy_io.v":333:28:333:38|Removing wire loop_out_di, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_phy_io.v":334:28:334:38|Removing wire loop_out_do, as there is no assignment to it.
@W: CG360 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_phy_io.v":335:28:335:38|Removing wire loop_out_to, as there is no assignment to it.

Only the first 100 messages of id 'CG360' are reported. To see all messages use 'report_messages -log C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\synthesize\synplify_impl\synlog\synplify_compiler.srr -id CG360' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG360} -count unlimited' in the Tcl shell.
Running optimization stage 1 on ipsl_phy_io_Z23_layer0 .......
@W: CL318 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_phy_io.v":100:41:100:47|*Output PSLVERR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_phy_io.v":174:41:174:51|*Output DQS_DRIFT_L has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_phy_io.v":175:41:175:51|*Output DQS_DRIFT_H has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_hmemc_phy_top.v":1:7:1:24|Synthesizing module ipsl_hmemc_phy_top in library work.

	DQS_GATE_LOOP=32'b01010100010100100101010101000101
	R_EXTEND=40'b0100011001000001010011000101001101000101
	CORE_CLK_SEL=1'b0
	TEST_PATTERN2=32'b01111111011111110111111101111111
	TEST_PATTERN3=32'b01010000101111000101000010111100
	T200US=32'b00000000000000001101000000111000
	MR0_DDR3=16'b0001100100110000
	MR1_DDR3=16'b0000000000010100
	MR2_DDR3=16'b0000000000001000
	MR3_DDR3=16'b0000000000000000
	MR_DDR2=16'b0000101101010011
	EMR1_DDR2=16'b0000000000011100
	EMR2_DDR2=16'b0000000000000000
	EMR3_DDR2=16'b0000000000000000
	MR_LPDDR=16'b0000000000110011
	EMR_LPDDR=16'b0000000000000000
	PHY_TMRD=32'b00000000000000000000000000000010
	PHY_TMOD=32'b00000000000000000000000000000110
	PHY_TZQINIT=32'b00000000000000000000000100000000
	PHY_TXPR=32'b00000000000000000000000000101101
	PHY_TRP=32'b00000000000000000000000000000100
	PHY_TRFC=32'b00000000000000000000000000101011
	WL_EN=32'b01010100010100100101010101000101
	DDR_TYPE=32'b01000100010001000101001000110011
	DATA_WIDTH=40'b0011000100110110010000100100100101010100
	DQS_GATE_MODE=2'b01
	WRDATA_PATH_ADJ=40'b0100011001000001010011000101001101000101
	CTRL_PATH_ADJ=40'b0100011001000001010011000101001101000101
	WL_MAX_STEP=8'b11111111
	WL_MAX_CHECK=5'b11111
	MAN_WRLVL_DQS_L=40'b0100011001000001010011000101001101000101
	MAN_WRLVL_DQS_H=40'b0100011001000001010011000101001101000101
	WL_CTRL_L=3'b001
	WL_CTRL_H=3'b001
	INIT_READ_CLK_CTRL=2'b11
	INIT_READ_CLK_CTRL_H=2'b11
	INIT_SLIP_STEP=4'b0111
	INIT_SLIP_STEP_H=4'b0111
	FORCE_READ_CLK_CTRL_L=40'b0100011001000001010011000101001101000101
	FORCE_READ_CLK_CTRL_H=40'b0100011001000001010011000101001101000101
	STOP_WITH_ERROR=40'b0100011001000001010011000101001101000101
	DQGT_DEBUG=1'b0
	WRITE_DEBUG=1'b0
	RDEL_ADJ_MAX_RANG=5'b11111
	MIN_DQSI_WIN=4'b0110
	INIT_SAMP_POSITION=8'b00000000
	INIT_SAMP_POSITION_H=8'b00000000
	FORCE_SAMP_POSITION_L=40'b0100011001000001010011000101001101000101
	FORCE_SAMP_POSITION_H=40'b0100011001000001010011000101001101000101
	RDEL_RD_CNT=19'b0000000000001000000
	T400NS=32'b00000000000000000000000001101010
	T_LPDDR=9'b000000000
	REF_CNT=8'b00110100
	APB_VLD=40'b0100011001000001010011000101001101000101
	TEST_PATTERN1=128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
	TRAIN_RST_TYPE=32'b01010100010100100101010101000101
	PHY_TXS=8'b00101101
	WL_SETTING=1'b0
	WCLK_DEL_SEL=1'b0
	INIT_WRLVL_STEP_L=8'b00000000
	INIT_WRLVL_STEP_H=8'b00000000
	UPDATE_MASK=3'b000
   Generated name = ipsl_hmemc_phy_top_Z24_layer0
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_hmemc_phy_top.v":294:46:294:46|Input SRB_CORE_CLK on instance u_ipsl_phy_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on ipsl_hmemc_phy_top_Z24_layer0 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrc_apb_reset.v":1:7:1:25|Synthesizing module ipsl_ddrc_apb_reset in library work.

	TRFC_MIN=10'b0000101011
	TREFI=12'b000001000000
	T_MRD=6'b000010
	T_MOD=10'b0000000110
	DDR_TYPE=32'b01000100010001000101001000110011
	MR=16'b0001100100110000
	EMR=16'b0000000000010100
	EMR2=16'b0000000000001000
	EMR3=16'b0000000000000000
	WR2PRE=7'b0001100
	T_FAW=6'b001011
	T_RAS_MAX=7'b1111111
	T_RAS_MIN=6'b001010
	T_XP=5'b00010
	RD2PRE=6'b000101
	T_RC=7'b0001110
	WL=6'b000110
	RL=6'b000110
	RD2WR=6'b000100
	WR2RD=6'b000111
	T_RCD=5'b00001
	T_CCD=4'b0010
	T_RRD=4'b0011
	T_RP=5'b00100
	T_CKSRX=4'b0100
	T_CKSRE=4'b0110
	T_CKESR=6'b000011
	T_CKE=5'b00010
	DFI_T_RDDATA_EN=7'b0000101
	DFI_TPHY_WRLAT=6'b001011
	DATA_BUS_WIDTH=2'b00
	ADDRESS_MAPPING_SEL=32'b00000000000000000000000000000000
	MEM_ROW_ADDRESS=32'b00000000000000000000000000001110
	MEM_COLUMN_ADDRESS=32'b00000000000000000000000000001010
	MEM_BANK_ADDRESS=32'b00000000000000000000000000000011
	addrmap_bank_b0=8'b00001000
	addrmap_bank_b1=8'b00001000
	addrmap_bank_b2=8'b00001000
	addrmap_col_b2=8'b00000000
	addrmap_col_b3=8'b00000000
	addrmap_col_b4=8'b00000000
	addrmap_col_b5=8'b00000000
	addrmap_col_b6=8'b00000000
	addrmap_col_b7=8'b00000000
	addrmap_col_b8=8'b00000000
	addrmap_col_b9=8'b00000000
	addrmap_col_b10=8'b00011111
	addrmap_col_b11=8'b00011111
	addrmap_row_b0=8'b00000111
	addrmap_row_b1=8'b00000111
	addrmap_row_b2=8'b00000111
	addrmap_row_b3=8'b00000111
	addrmap_row_b4=8'b00000111
	addrmap_row_b5=8'b00000111
	addrmap_row_b6=8'b00000111
	addrmap_row_b7=8'b00000111
	addrmap_row_b8=8'b00000111
	addrmap_row_b9=8'b00000111
	addrmap_row_b10=8'b00000111
	addrmap_row_b11=8'b00000111
	addrmap_row_b12=8'b00000111
	addrmap_row_b13=8'b00000111
	addrmap_row_b14=8'b00011111
	addrmap_row_b15=8'b00011111
   Generated name = ipsl_ddrc_apb_reset_Z25_layer0
Running optimization stage 1 on ipsl_ddrc_apb_reset_Z25_layer0 .......
@N: CG364 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":2:7:2:26|Synthesizing module ipsl_ddrc_reset_ctrl in library work.

	TRFC_MIN=10'b0000101011
	TREFI=12'b000001000000
	T_MRD=6'b000010
	T_MOD=10'b0000000110
	DDR_TYPE=32'b01000100010001000101001000110011
	MR=16'b0001100100110000
	EMR=16'b0000000000010100
	EMR2=16'b0000000000001000
	EMR3=16'b0000000000000000
	WR2PRE=7'b0001100
	T_FAW=6'b001011
	T_RAS_MAX=7'b1111111
	T_RAS_MIN=6'b001010
	T_XP=5'b00010
	RD2PRE=6'b000101
	T_RC=7'b0001110
	WL=6'b000110
	RL=6'b000110
	RD2WR=6'b000100
	WR2RD=6'b000111
	T_RCD=5'b00001
	T_CCD=4'b0010
	T_RRD=4'b0011
	T_RP=5'b00100
	T_CKSRX=4'b0100
	T_CKSRE=4'b0110
	T_CKESR=6'b000011
	T_CKE=5'b00010
	DFI_T_RDDATA_EN=7'b0000101
	DFI_TPHY_WRLAT=6'b001011
	DATA_BUS_WIDTH=2'b00
	ADDRESS_MAPPING_SEL=32'b00000000000000000000000000000000
	MEM_ROW_ADDRESS=32'b00000000000000000000000000001110
	MEM_COLUMN_ADDRESS=32'b00000000000000000000000000001010
	MEM_BANK_ADDRESS=32'b00000000000000000000000000000011
   Generated name = ipsl_ddrc_reset_ctrl_Z26_layer0
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":93:15:93:21|Removing redundant assignment.
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":122:20:122:31|Removing redundant assignment.
Running optimization stage 1 on ipsl_ddrc_reset_ctrl_Z26_layer0 .......

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\synthesize\synplify_impl\synlog\synplify_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
Running optimization stage 1 on GTP_DDRC .......

	TRFC_MIN=10'b0000101011
	TREFI=12'b000001000000
	T_MRD=6'b000010
	T_MOD=10'b0000000110
	DDR_TYPE=32'b01000100010001000101001000110011
	MR=16'b0001100100110000
	EMR=16'b0000000000010100
	EMR2=16'b0000000000001000
	EMR3=16'b0000000000000000
	WR2PRE=7'b0001100
	T_FAW=6'b001011
	T_RAS_MAX=7'b1111111
	T_RAS_MIN=6'b001010
	T_XP=5'b00010
	RD2PRE=6'b000101
	T_RC=7'b0001110
	WL=6'b000110
	RL=6'b000110
	RD2WR=6'b000100
	WR2RD=6'b000111
	T_RCD=5'b00001
	T_CCD=4'b0010
	T_RRD=4'b0011
	T_RP=5'b00100
	T_CKSRX=4'b0100
	T_CKSRE=4'b0110
	T_CKESR=6'b000011
	T_CKE=5'b00010
	DFI_T_RDDATA_EN=7'b0000101
	DFI_TPHY_WRLAT=6'b001011
	DATA_BUS_WIDTH=2'b00
	ADDRESS_MAPPING_SEL=32'b00000000000000000000000000000000
	MEM_ROW_ADDRESS=32'b00000000000000000000000000001110
	MEM_COLUMN_ADDRESS=32'b00000000000000000000000000001010
	MEM_BANK_ADDRESS=32'b00000000000000000000000000000011
   Generated name = ipsl_hmemc_ddrc_top_Z27_layer0
Running optimization stage 1 on ipsl_hmemc_ddrc_top_Z27_layer0 .......
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":645:38:645:38|Input aclk_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":646:38:646:38|Input awid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":647:38:647:38|Input awaddr_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":648:38:648:38|Input awlen_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":649:38:649:38|Input awsize_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":650:38:650:38|Input awburst_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":651:38:651:38|Input awlock_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":652:38:652:38|Input awvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":654:38:654:38|Input awurgent_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":655:38:655:38|Input awpoison_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":656:38:656:38|Input wdata_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":657:38:657:38|Input wstrb_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":658:38:658:38|Input wlast_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":659:38:659:38|Input wvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":664:38:664:38|Input bready_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":665:38:665:38|Input arid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":666:38:666:38|Input araddr_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":667:38:667:38|Input arlen_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":668:38:668:38|Input arsize_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":669:38:669:38|Input arburst_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":670:38:670:38|Input arlock_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":671:38:671:38|Input arvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":673:38:673:38|Input arurgent_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":674:38:674:38|Input arpoison_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":680:38:680:38|Input rready_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":687:38:687:38|Input csysreq_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":831:38:831:38|Input paddr on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":832:38:832:38|Input pwdata on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":833:38:833:38|Input pwrite on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":834:38:834:38|Input penable on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\ddr3.v":836:38:836:38|Input psel on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on ddr3 .......
@N: CG179 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":433:28:433:43|Removing redundant assignment.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":325:0:325:10|Input rd_rx_clk on instance usart_tx_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":325:0:325:10|Input rd_rx_en on instance usart_tx_rx is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":390:16:390:16|Input tx_en on instance usart_rx_mpu is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":387:0:387:11|Input wr_tx_clk on instance usart_rx_mpu is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":387:0:387:11|Input wr_tx_en on instance usart_rx_mpu is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":387:0:387:11|Input tx_data on instance usart_rx_mpu is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":441:18:441:33|Port-width mismatch for port angle_div4. The port definition is 11 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":523:27:523:33|Port-width mismatch for port debug. The port definition is 8 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":549:17:549:30|Input rd_burst_data_valid on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":549:17:549:30|Input rd_burst_data on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":549:17:549:30|Input rd_burst_finish on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":549:17:549:30|Input read_clk on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":549:17:549:30|Input read_req on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":549:17:549:30|Input read_addr_0 on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":549:17:549:30|Input read_addr_1 on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":549:17:549:30|Input read_addr_2 on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":549:17:549:30|Input read_addr_3 on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":549:17:549:30|Input read_addr_index on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":549:17:549:30|Input read_len on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":549:17:549:30|Input read_en on instance frame_write_m0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":564:31:564:50|Port-width mismatch for port write_addr_0. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":565:31:565:50|Port-width mismatch for port write_addr_1. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":566:31:566:50|Port-width mismatch for port write_addr_2. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":567:31:567:50|Port-width mismatch for port write_addr_3. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":569:31:569:43|Port-width mismatch for port write_len. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":599:26:599:34|Port-width mismatch for port i_data. The port definition is 24 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":709:31:709:50|Port-width mismatch for port read_addr_0. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":710:31:710:50|Port-width mismatch for port read_addr_1. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":711:31:711:50|Port-width mismatch for port read_addr_2. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":712:31:712:50|Port-width mismatch for port read_addr_3. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":714:31:714:43|Port-width mismatch for port read_len. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":728:31:728:35|Port-width mismatch for port write_addr_0. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":729:31:729:40|Port-width mismatch for port write_addr_1. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":730:31:730:41|Port-width mismatch for port write_addr_2. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":731:31:731:41|Port-width mismatch for port write_addr_3. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":733:31:733:40|Port-width mismatch for port write_len. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":763:34:763:44|Port-width mismatch for port M_AXI_BID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":780:34:780:44|Port-width mismatch for port M_AXI_RID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":802:37:802:55|Port-width mismatch for port WR_ADRS_0. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":803:37:803:54|Port-width mismatch for port WR_LEN_0. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":795:40:795:57|Port-width mismatch for port WR_ADRS_1. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":796:40:796:56|Port-width mismatch for port WR_LEN_1. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":740:17:740:31|Input RD_START_0 on instance u_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":740:17:740:31|Input RD_ADRS_0 on instance u_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":740:17:740:31|Input RD_LEN_0 on instance u_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":822:37:822:55|Port-width mismatch for port RD_ADRS_1. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":823:37:823:54|Port-width mismatch for port RD_LEN_1. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":745:34:745:45|Port-width mismatch for port M_AXI_AWID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":746:34:746:47|Port-width mismatch for port M_AXI_AWADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":768:34:768:45|Port-width mismatch for port M_AXI_ARID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":769:34:769:47|Port-width mismatch for port M_AXI_ARADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":854:34:854:49|Port-width mismatch for port M_AXI_BID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":871:34:871:49|Port-width mismatch for port M_AXI_RID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":831:14:831:35|Input WR_START on instance rotating_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":831:14:831:35|Input WR_ADRS on instance rotating_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":831:14:831:35|Input WR_LEN on instance rotating_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":831:14:831:35|Input WR_FIFO_EMPTY on instance rotating_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":831:14:831:35|Input WR_FIFO_AEMPTY on instance rotating_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":831:14:831:35|Input WR_FIFO_DATA on instance rotating_aq_axi_master is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":890:35:890:52|Port-width mismatch for port RD_ADRS. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":891:35:891:51|Port-width mismatch for port RD_LEN. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":836:34:836:50|Port-width mismatch for port M_AXI_AWID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":837:34:837:52|Port-width mismatch for port M_AXI_AWADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":859:34:859:50|Port-width mismatch for port M_AXI_ARID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":860:34:860:52|Port-width mismatch for port M_AXI_ARADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":916:23:916:23|Port-width mismatch for port ddrc_rst. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":918:23:918:23|Port-width mismatch for port areset_1. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":920:23:920:34|Port-width mismatch for port awid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":921:23:921:36|Port-width mismatch for port awaddr_1. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":939:23:939:34|Port-width mismatch for port arid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":940:23:940:36|Port-width mismatch for port araddr_1. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":944:23:944:36|Port-width mismatch for port arlock_1. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":959:23:959:23|Port-width mismatch for port areset_2. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":961:23:961:39|Port-width mismatch for port awid_2. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":962:23:962:41|Port-width mismatch for port awaddr_2. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":980:23:980:39|Port-width mismatch for port arid_2. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":981:23:981:41|Port-width mismatch for port araddr_2. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":985:23:985:41|Port-width mismatch for port arlock_2. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":935:23:935:33|Port-width mismatch for port bid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":948:23:948:33|Port-width mismatch for port rid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":976:23:976:38|Port-width mismatch for port bid_2. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":989:23:989:38|Port-width mismatch for port rid_2. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on top .......
@W: CL318 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":47:21:47:30|*Output mpu_tx_pin has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL168 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":282:12:282:25|Removing instance ax_debounce_m0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Running optimization stage 2 on top .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":346:0:346:5|Trying to extract state machine for register tx_wr_cnt.
Extracted state machine for register tx_wr_cnt
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":473:5:473:22|*Input wr_fifo_pixel_full to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":161:32:161:44|*Input s00_axi_buser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":182:32:182:44|*Input s00_axi_ruser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":211:32:211:49|*Input rotating_axi_buser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":232:32:232:49|*Input rotating_axi_ruser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\top.v":40:21:40:24|Input key1 is unused.
Running optimization stage 2 on ddr3 .......
Running optimization stage 2 on ipsl_hmemc_ddrc_top_Z27_layer0 .......
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_hmemc_ddrc_top.v":215:25:215:33|Input dfi_error is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_hmemc_ddrc_top.v":216:25:216:38|Input dfi_error_info is unused.
Running optimization stage 2 on GTP_DDRC .......
Running optimization stage 2 on ipsl_ddrc_reset_ctrl_Z26_layer0 .......
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Pruning register bits 7 to 5 of ddrc_rst_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Pruning register bits 7 to 5 of rst_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on ipsl_ddrc_apb_reset_Z25_layer0 .......
@W: CL246 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrc_apb_reset.v":47:23:47:28|Input port bits 31 to 2 of prdata[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on ipsl_hmemc_phy_top_Z24_layer0 .......
Running optimization stage 2 on GTP_IOBUFCO .......
Running optimization stage 2 on GTP_INV .......
Running optimization stage 2 on ipsl_phy_io_Z23_layer0 .......
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_phy_io.v":90:41:90:52|Input SRB_CORE_CLK is unused.
Running optimization stage 2 on GTP_OUTBUFTCO .......
Running optimization stage 2 on GTP_IOBUF .......
Running optimization stage 2 on GTP_OUTBUF .......
Running optimization stage 2 on GTP_INBUFG .......
Running optimization stage 2 on GTP_ISERDES .......
Running optimization stage 2 on GTP_IODELAY .......
Running optimization stage 2 on GTP_DDC_E1 .......
Running optimization stage 2 on GTP_IOCLKDIV .......
Running optimization stage 2 on GTP_IOCLKBUF .......
Running optimization stage 2 on GTP_DDRPHY .......
Running optimization stage 2 on GTP_DLL .......
Running optimization stage 2 on ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1 .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 2 reachable states with original encodings of:
   00
   10
@W: CL247 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":12:13:12:23|Input port bit 2 of update_mask[2:0] is unused

Running optimization stage 2 on ipsl_ddrphy_dll_update_ctrl .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrphy_dll_update_ctrl.v":36:0:36:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on ipsl_ddrphy_training_ctrl .......
Running optimization stage 2 on ipsl_ddrphy_reset_ctrl .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v":52:0:52:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
Running optimization stage 2 on pll_50_400 .......
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":120:9:120:13|*Input clkfb to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":123:9:123:13|*Input pfden to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":125:9:125:25|*Input clkout0_2pad_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":126:9:126:20|*Input clkout1_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":127:9:127:20|*Input clkout2_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":128:9:128:20|*Input clkout3_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":129:9:129:20|*Input clkout4_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":130:9:130:20|*Input clkout5_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":131:15:131:22|*Input dyn_idiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":132:15:132:23|*Input dyn_odiv0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":133:15:133:23|*Input dyn_odiv1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":134:15:134:23|*Input dyn_odiv2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":135:15:135:23|*Input dyn_odiv3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":136:15:136:23|*Input dyn_odiv4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":137:15:137:22|*Input dyn_fdiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":138:15:138:23|*Input dyn_duty0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":139:15:139:23|*Input dyn_duty1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":140:15:140:23|*Input dyn_duty2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":141:15:141:23|*Input dyn_duty3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":142:15:142:23|*Input dyn_duty4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":143:16:143:25|*Input dyn_phase0[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":144:16:144:25|*Input dyn_phase1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":145:16:145:25|*Input dyn_phase2[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":146:16:146:25|*Input dyn_phase3[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":147:16:147:25|*Input dyn_phase4[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":143:16:143:25|*Input dyn_phase0[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":144:16:144:25|*Input dyn_phase1[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":145:16:145:25|*Input dyn_phase2[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":146:16:146:25|*Input dyn_phase3[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\pll\pll_50_400.v":147:16:147:25|*Input dyn_phase4[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on aq_axi_master .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\aq_axi_master.v":342:2:342:7|Trying to extract state machine for register rd_state.
Extracted state machine for register rd_state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\aq_axi_master.v":170:2:170:7|Trying to extract state machine for register wr_state.
Extracted state machine for register wr_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\aq_axi_master.v":67:16:67:24|Input M_AXI_BID is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\aq_axi_master.v":68:16:68:26|Input M_AXI_BRESP is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\aq_axi_master.v":69:16:69:26|Input M_AXI_BUSER is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\aq_axi_master.v":88:16:88:24|Input M_AXI_RID is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\aq_axi_master.v":90:16:90:26|Input M_AXI_RRESP is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\aq_axi_master.v":92:16:92:26|Input M_AXI_RUSER is unused.
Running optimization stage 2 on my_aq_axi_master .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":378:2:378:7|Trying to extract state machine for register rd_state.
Extracted state machine for register rd_state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":194:2:194:7|Trying to extract state machine for register wr_state.
Extracted state machine for register wr_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":67:16:67:24|Input M_AXI_BID is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":68:16:68:26|Input M_AXI_BRESP is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":69:16:69:26|Input M_AXI_BUSER is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":88:16:88:24|Input M_AXI_RID is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":90:16:90:26|Input M_AXI_RRESP is unused.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":92:16:92:26|Input M_AXI_RUSER is unused.
Running optimization stage 2 on my_frame_read_write .......
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_frame_read_write.v":102:20:102:32|*Input rdusedw[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\my_frame_read_write.v":143:20:143:32|*Input wrusedw[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on afifo_64i_64o_512 .......
Running optimization stage 2 on ipml_fifo_v1_4_afifo_64i_64o_512_Z22_layer0 .......
Running optimization stage 2 on ipml_fifo_ctrl_v1_3_10s_10s_ASYN_1000s_4s .......
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning register bit 10 of ASYN_CTRL.wptr[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning register bit 10 of ASYN_CTRL.rptr[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on ipml_sdpram_v1_4_afifo_64i_64o_512_Z21_layer0 .......
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":533:0:533:5|Removing register 'wr_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":533:0:533:5|Removing register 'wr_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":533:0:533:5|Removing register 'wr_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":728:0:728:5|Removing register 'rd_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":728:0:728:5|Removing register 'rd_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":728:0:728:5|Removing register 'rd_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":748:45:748:50|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":749:45:749:50|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":748:45:748:50|*Input DA_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":749:45:749:50|*Input DB_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":748:45:748:50|*Input DA_bus[53:36] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":749:45:749:50|*Input DB_bus[53:36] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":748:45:748:50|*Input DA_bus[71:54] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":749:45:749:50|*Input DB_bus[71:54] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_64o_512\rtl\ipml_sdpram_v1_4_afifo_64i_64o_512.v":49:40:49:49|Input wr_byte_en is unused.
Running optimization stage 2 on video_timing_data .......
Running optimization stage 2 on color_bar .......
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\color_bar.v":300:0:300:5|Pruning register bits 7 to 1 of rgb_b_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\color_bar.v":300:0:300:5|Pruning register bits 7 to 1 of rgb_g_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\color_bar.v":300:0:300:5|Pruning register bits 7 to 1 of rgb_r_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on cmos_write_req_gen .......
Running optimization stage 2 on cmos_8_16bit .......
Running optimization stage 2 on lut_ov5640_rgb565_1280_960 .......
Running optimization stage 2 on i2c_config .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\i2c_master\i2c_config.v":81:0:81:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@A: CL153 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\i2c_master\i2c_config.v":57:4:57:15|*Unassigned bits of i2c_read_req are referenced and tied to 0 -- simulation mismatch possible.
Running optimization stage 2 on i2c_master_top .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\i2c_master\i2c_master_top.v":87:0:87:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@W: CL247 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\i2c_master\i2c_master_top.v":50:12:50:29|Input port bit 0 of i2c_slave_dev_addr[7:0] is unused

Running optimization stage 2 on i2c_master_byte_ctrl .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\i2c_master\i2c_master_byte_ctrl.v":201:1:201:6|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 6 reachable states with original encodings of:
   00000
   00001
   00010
   00100
   01000
   10000
Running optimization stage 2 on i2c_master_bit_ctrl .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\i2c_master\i2c_master_bit_ctrl.v":384:4:384:9|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 18 reachable states with original encodings of:
   000000000000000000
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
Running optimization stage 2 on dvi_encoder .......
Running optimization stage 2 on serdes_4b_10to1 .......
@W: CL246 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\serdes_4b_10to1.v":8:16:8:23|Input port bits 1 to 0 of datain_2[9:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\serdes_4b_10to1.v":4:16:4:18|Input clk is unused.
Running optimization stage 2 on GTP_OUTBUFT .......
Running optimization stage 2 on GTP_OSERDES .......
Running optimization stage 2 on encode .......
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\encode.v":108:2:108:7|Pruning register bit 0 of n0q_m[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\encode.v":151:2:151:7|Optimizing register bit cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\dvi_tx\encode.v":151:2:151:7|Pruning register bit 0 of cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on video_pll .......
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":106:9:106:13|*Input clkfb to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":109:9:109:13|*Input pfden to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":110:9:110:20|*Input clkout0_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":111:9:111:25|*Input clkout0_2pad_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":112:9:112:20|*Input clkout1_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":113:9:113:20|*Input clkout2_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":114:9:114:20|*Input clkout3_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":115:9:115:20|*Input clkout4_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":116:9:116:20|*Input clkout5_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":117:15:117:22|*Input dyn_idiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":118:15:118:23|*Input dyn_odiv0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":119:15:119:23|*Input dyn_odiv1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":120:15:120:23|*Input dyn_odiv2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":121:15:121:23|*Input dyn_odiv3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":122:15:122:23|*Input dyn_odiv4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":123:15:123:22|*Input dyn_fdiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":124:15:124:23|*Input dyn_duty0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":125:15:125:23|*Input dyn_duty1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":126:15:126:23|*Input dyn_duty2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":127:15:127:23|*Input dyn_duty3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":128:15:128:23|*Input dyn_duty4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":129:16:129:25|*Input dyn_phase0[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":130:16:130:25|*Input dyn_phase1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":131:16:131:25|*Input dyn_phase2[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":132:16:132:25|*Input dyn_phase3[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":133:16:133:25|*Input dyn_phase4[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":129:16:129:25|*Input dyn_phase0[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":130:16:130:25|*Input dyn_phase1[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":131:16:131:25|*Input dyn_phase2[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":132:16:132:25|*Input dyn_phase3[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\video_pll\video_pll.v":133:16:133:25|*Input dyn_phase4[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on GTP_PLL_E1 .......
Running optimization stage 2 on osd_display_angle .......
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":139:0:139:5|Pruning register bit 2 of n_01[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":6:30:6:34|Input port bits 15 to 12 of angle[15:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on timing_gen_xy .......
Running optimization stage 2 on osd_rom .......
Running optimization stage 2 on ipml_rom_v1_3_osd_rom_Z20_layer0 .......
Running optimization stage 2 on ipml_spram_v1_3_osd_rom_Z19_layer0 .......
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":392:0:392:5|Removing register 'cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":392:0:392:5|Removing register 'cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":392:0:392:5|Removing register 'cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":455:19:455:49|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":464:19:464:49|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":47:38:47:47|Input wr_byte_en is unused.
Running optimization stage 2 on Binary2BCD .......
Running optimization stage 2 on pixel_to_block .......
Running optimization stage 2 on frame_read_write .......
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_read_write.v":100:20:100:32|*Input rdusedw[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_read_write.v":141:20:141:32|*Input wrusedw[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on frame_fifo_read_Z18_layer0 .......
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Pruning register bits 15 to 8 of wait_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Pruning register bits 5 to 0 of read_cnt[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
Running optimization stage 2 on afifo_64i_16o_128 .......
Running optimization stage 2 on ipml_fifo_v1_4_afifo_64i_16o_128_Z17_layer0 .......
Running optimization stage 2 on ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s .......
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning register bit 8 of ASYN_CTRL.wptr[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning register bit 10 of ASYN_CTRL.rptr[10:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on ipml_sdpram_v1_4_afifo_64i_16o_128_Z16_layer0 .......
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":533:0:533:5|Removing register 'wr_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":533:0:533:5|Removing register 'wr_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":533:0:533:5|Removing register 'wr_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":728:0:728:5|Removing register 'rd_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":728:0:728:5|Removing register 'rd_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":728:0:728:5|Removing register 'rd_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":748:45:748:50|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":749:45:749:50|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":748:45:748:50|*Input DA_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":749:45:749:50|*Input DB_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_4_afifo_64i_16o_128.v":49:40:49:49|Input wr_byte_en is unused.
Running optimization stage 2 on frame_fifo_write_Z15_layer0 .......
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit write_cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit write_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit write_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit write_cnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit write_cnt[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Optimizing register bit write_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Pruning register bits 5 to 0 of write_cnt[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":46:34:46:50|Input wr_burst_data_req is unused.
Running optimization stage 2 on afifo_16i_64o_512 .......
Running optimization stage 2 on ipml_fifo_v1_4_afifo_16i_64o_512_Z14_layer0 .......
Running optimization stage 2 on ipml_fifo_ctrl_v1_3_10s_8s_ASYN_1010s_4s .......
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning register bit 8 of ASYN_CTRL.rptr[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning register bit 10 of ASYN_CTRL.wptr[10:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on GTP_DRM9K .......
Running optimization stage 2 on ipml_sdpram_v1_4_afifo_16i_64o_512_Z13_layer0 .......
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":537:0:537:5|Removing register 'wr_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":537:0:537:5|Removing register 'wr_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":537:0:537:5|Removing register 'wr_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":732:0:732:5|Removing register 'rd_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":732:0:732:5|Removing register 'rd_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":732:0:732:5|Removing register 'rd_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":752:45:752:50|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":753:45:753:50|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":752:45:752:50|*Input DA_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":753:45:753:50|*Input DB_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_4_afifo_16i_64o_512.v":49:40:49:49|Input wr_byte_en is unused.
Running optimization stage 2 on pixel_filter .......
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning register bits 7 to 6 of val12_r_d2[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning register bit 7 of val12_g_d2[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning register bits 7 to 6 of val12_b_d2[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning register bits 7 to 6 of val11_r_d2[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning register bit 7 of val11_g_d2[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning register bits 7 to 6 of val11_b_d2[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Register bit val11_b_d2[5] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Register bit val11_r_d2[5] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Register bit val12_b_d2[5] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Register bit val12_r_d2[5] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Register bit val11_g_d2[6] is always 0.
@N: CL189 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Register bit val12_g_d2[6] is always 0.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning register bit 5 of val11_b_d2[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning register bit 5 of val11_r_d2[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning register bit 5 of val12_b_d2[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning register bit 5 of val12_r_d2[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning register bit 6 of val11_g_d2[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":124:0:124:5|Pruning register bit 6 of val12_g_d2[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":176:0:176:5|Removing register 'val21_sub_val11_b' because it is only assigned 0 or its original value.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":176:0:176:5|Pruning register bits 7 to 6 of val22_sub_val12_r[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":176:0:176:5|Pruning register bits 7 to 6 of val22_sub_val12_b[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":176:0:176:5|Pruning register bits 7 to 6 of val21_sub_val11_r[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":176:0:176:5|Pruning register bit 7 of val22_sub_val12_g[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":176:0:176:5|Pruning register bit 7 of val21_sub_val11_g[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":8:15:8:21|Input port bits 4 to 0 of pixelx4[63:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on APM_s16_mult_us8 .......
Running optimization stage 2 on ipml_mult_v1_1_Z12_layer0 .......
Running optimization stage 2 on APM_s8_mult_us8 .......
Running optimization stage 2 on ipml_mult_v1_1_Z11_layer0 .......
Running optimization stage 2 on pixel_read_block_filt_1280_960_0s_1s_2s_3s_4s_5s .......
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_V2.0.v":285:0:285:5|Optimizing register bit last_addr[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_V2.0.v":285:0:285:5|Optimizing register bit last_addr[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_V2.0.v":285:0:285:5|Optimizing register bit last_addr[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_V2.0.v":285:0:285:5|Pruning register bits 24 to 22 of last_addr[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_V2.0.v":285:0:285:5|Optimizing register bit last_last_addr[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_V2.0.v":285:0:285:5|Optimizing register bit last_last_addr[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_V2.0.v":285:0:285:5|Optimizing register bit last_last_addr[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_V2.0.v":285:0:285:5|Pruning register bits 24 to 22 of last_last_addr[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_V2.0.v":285:0:285:5|Trying to extract state machine for register STATE.
Extracted state machine for register STATE
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_V2.0.v":38:26:38:39|Input rd_ddr3_finish is unused.
Running optimization stage 2 on fifo_16i_16o .......
Running optimization stage 2 on ipml_fifo_v1_4_fifo_16i_16o_Z10_layer0 .......
Running optimization stage 2 on ipml_fifo_ctrl_v1_3_10s_10s_SYN_1014s_4s .......
@W: CL177 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":235:8:235:13|Sharing sequential element SYN_CTRL.wbin. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":280:8:280:13|Sharing sequential element SYN_CTRL.rbin. Add a syn_preserve attribute to the element to prevent sharing.
Running optimization stage 2 on ipml_sdpram_v1_4_fifo_16i_16o_Z9_layer0 .......
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":533:0:533:5|Removing register 'wr_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":533:0:533:5|Removing register 'wr_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":533:0:533:5|Removing register 'wr_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":728:0:728:5|Removing register 'rd_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":728:0:728:5|Removing register 'rd_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":728:0:728:5|Removing register 'rd_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":748:45:748:50|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":749:45:749:50|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_16i_16o\rtl\ipml_sdpram_v1_4_fifo_16i_16o.v":49:40:49:49|Input wr_byte_en is unused.
Running optimization stage 2 on fifo_38i_38o .......
Running optimization stage 2 on ipml_fifo_v1_4_fifo_38i_38o_Z8_layer0 .......
Running optimization stage 2 on ipml_fifo_ctrl_v1_3_9s_9s_SYN_504s_4s .......
@W: CL177 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":235:8:235:13|Sharing sequential element SYN_CTRL.wbin. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":280:8:280:13|Sharing sequential element SYN_CTRL.rbin. Add a syn_preserve attribute to the element to prevent sharing.
Running optimization stage 2 on ipml_sdpram_v1_4_fifo_38i_38o_Z7_layer0 .......
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":533:0:533:5|Removing register 'wr_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":533:0:533:5|Removing register 'wr_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":533:0:533:5|Removing register 'wr_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":728:0:728:5|Removing register 'rd_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":728:0:728:5|Removing register 'rd_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":728:0:728:5|Removing register 'rd_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":748:45:748:50|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":749:45:749:50|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":748:45:748:50|*Input DA_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":749:45:749:50|*Input DB_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_38i_38o\rtl\ipml_sdpram_v1_4_fifo_38i_38o.v":49:40:49:49|Input wr_byte_en is unused.
Running optimization stage 2 on calculate_ddr3_addr_block_1280_960_0s_1s_2s_3s_4s_5s .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":71:0:71:5|Trying to extract state machine for register STATE.
Extracted state machine for register STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL190 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Optimizing register bit ddr3_addr[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Pruning register bit 25 of ddr3_addr[25:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on APM_11mult11 .......
Running optimization stage 2 on ipml_mult_v1_1_Z6_layer0 .......
Running optimization stage 2 on fifo_26i_26o .......
Running optimization stage 2 on ipml_fifo_v1_4_fifo_26i_26o_Z5_layer0 .......
Running optimization stage 2 on ipml_fifo_ctrl_v1_3_9s_9s_SYN_510s_4s .......
@W: CL177 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":235:8:235:13|Sharing sequential element SYN_CTRL.wbin. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":280:8:280:13|Sharing sequential element SYN_CTRL.rbin. Add a syn_preserve attribute to the element to prevent sharing.
Running optimization stage 2 on GTP_DRM18K .......
Running optimization stage 2 on ipml_sdpram_v1_4_fifo_26i_26o_Z4_layer0 .......
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":533:0:533:5|Removing register 'wr_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":533:0:533:5|Removing register 'wr_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":533:0:533:5|Removing register 'wr_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":728:0:728:5|Removing register 'rd_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":728:0:728:5|Removing register 'rd_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":728:0:728:5|Removing register 'rd_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":748:45:748:50|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":749:45:749:50|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ipcore\fifo_26i_26o\rtl\ipml_sdpram_v1_4_fifo_26i_26o.v":49:40:49:49|Input wr_byte_en is unused.
Running optimization stage 2 on gen_addr_filt_640s_480s_800s_600s_4294966896s_4294966996s_4_2_1_3_layer0 .......
@N: CL201 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\gen_addr_filt.v":32:0:32:5|Trying to extract state machine for register div_state.
Extracted state machine for register div_state
State machine has 3 reachable states with original encodings of:
   001
   010
   100
Running optimization stage 2 on APM_multi_add_s16 .......
Running optimization stage 2 on ipml_multadd_v1_1_Z2_layer0 .......
Running optimization stage 2 on GTP_APM_E1 .......
Running optimization stage 2 on gen_new_frame_sign .......
Running optimization stage 2 on lut_sin_cos .......
Running optimization stage 2 on key_adj_angle .......
Running optimization stage 2 on get_mpu_angle .......
Running optimization stage 2 on usart_tx_rx_Z1_layer0 .......
@W: CL260 :"C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\source\test\usart_tx_rx.v":112:0:112:5|Pruning register bit 10 of tx_buf[10:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on afifo_8in8out .......
Running optimization stage 2 on ipm_distributed_fifo_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_ASYNC_FIFO_12s_4s .......
Running optimization stage 2 on ipm_distributed_fifo_ctr_v1_0_4s_ASYNC_FIFO_12s_4s .......
Running optimization stage 2 on ipm_distributed_sdpram_v1_2_afifo_8in8out_4s_8s_ASYNC_1s_NONE_BIN .......
Running optimization stage 2 on ax_debounce .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\synthesize\synplify_impl\synwork\layer0.rt.csv

