/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* AnL_in */
#define AnL_in__0__INTTYPE CYREG_PICU3_INTTYPE3
#define AnL_in__0__MASK 0x08u
#define AnL_in__0__PC CYREG_PRT3_PC3
#define AnL_in__0__PORT 3u
#define AnL_in__0__SHIFT 3u
#define AnL_in__AG CYREG_PRT3_AG
#define AnL_in__AMUX CYREG_PRT3_AMUX
#define AnL_in__BIE CYREG_PRT3_BIE
#define AnL_in__BIT_MASK CYREG_PRT3_BIT_MASK
#define AnL_in__BYP CYREG_PRT3_BYP
#define AnL_in__CTL CYREG_PRT3_CTL
#define AnL_in__DM0 CYREG_PRT3_DM0
#define AnL_in__DM1 CYREG_PRT3_DM1
#define AnL_in__DM2 CYREG_PRT3_DM2
#define AnL_in__DR CYREG_PRT3_DR
#define AnL_in__INP_DIS CYREG_PRT3_INP_DIS
#define AnL_in__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define AnL_in__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define AnL_in__LCD_EN CYREG_PRT3_LCD_EN
#define AnL_in__MASK 0x08u
#define AnL_in__PORT 3u
#define AnL_in__PRT CYREG_PRT3_PRT
#define AnL_in__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define AnL_in__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define AnL_in__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define AnL_in__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define AnL_in__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define AnL_in__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define AnL_in__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define AnL_in__PS CYREG_PRT3_PS
#define AnL_in__SHIFT 3u
#define AnL_in__SLW CYREG_PRT3_SLW

/* AnL_uit */
#define AnL_uit__0__INTTYPE CYREG_PICU3_INTTYPE7
#define AnL_uit__0__MASK 0x80u
#define AnL_uit__0__PC CYREG_PRT3_PC7
#define AnL_uit__0__PORT 3u
#define AnL_uit__0__SHIFT 7u
#define AnL_uit__AG CYREG_PRT3_AG
#define AnL_uit__AMUX CYREG_PRT3_AMUX
#define AnL_uit__BIE CYREG_PRT3_BIE
#define AnL_uit__BIT_MASK CYREG_PRT3_BIT_MASK
#define AnL_uit__BYP CYREG_PRT3_BYP
#define AnL_uit__CTL CYREG_PRT3_CTL
#define AnL_uit__DM0 CYREG_PRT3_DM0
#define AnL_uit__DM1 CYREG_PRT3_DM1
#define AnL_uit__DM2 CYREG_PRT3_DM2
#define AnL_uit__DR CYREG_PRT3_DR
#define AnL_uit__INP_DIS CYREG_PRT3_INP_DIS
#define AnL_uit__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define AnL_uit__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define AnL_uit__LCD_EN CYREG_PRT3_LCD_EN
#define AnL_uit__MASK 0x80u
#define AnL_uit__PORT 3u
#define AnL_uit__PRT CYREG_PRT3_PRT
#define AnL_uit__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define AnL_uit__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define AnL_uit__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define AnL_uit__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define AnL_uit__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define AnL_uit__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define AnL_uit__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define AnL_uit__PS CYREG_PRT3_PS
#define AnL_uit__SHIFT 7u
#define AnL_uit__SLW CYREG_PRT3_SLW

/* AnR_in */
#define AnR_in__0__INTTYPE CYREG_PICU3_INTTYPE5
#define AnR_in__0__MASK 0x20u
#define AnR_in__0__PC CYREG_PRT3_PC5
#define AnR_in__0__PORT 3u
#define AnR_in__0__SHIFT 5u
#define AnR_in__AG CYREG_PRT3_AG
#define AnR_in__AMUX CYREG_PRT3_AMUX
#define AnR_in__BIE CYREG_PRT3_BIE
#define AnR_in__BIT_MASK CYREG_PRT3_BIT_MASK
#define AnR_in__BYP CYREG_PRT3_BYP
#define AnR_in__CTL CYREG_PRT3_CTL
#define AnR_in__DM0 CYREG_PRT3_DM0
#define AnR_in__DM1 CYREG_PRT3_DM1
#define AnR_in__DM2 CYREG_PRT3_DM2
#define AnR_in__DR CYREG_PRT3_DR
#define AnR_in__INP_DIS CYREG_PRT3_INP_DIS
#define AnR_in__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define AnR_in__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define AnR_in__LCD_EN CYREG_PRT3_LCD_EN
#define AnR_in__MASK 0x20u
#define AnR_in__PORT 3u
#define AnR_in__PRT CYREG_PRT3_PRT
#define AnR_in__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define AnR_in__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define AnR_in__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define AnR_in__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define AnR_in__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define AnR_in__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define AnR_in__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define AnR_in__PS CYREG_PRT3_PS
#define AnR_in__SHIFT 5u
#define AnR_in__SLW CYREG_PRT3_SLW

/* AnR_uit */
#define AnR_uit__0__INTTYPE CYREG_PICU3_INTTYPE6
#define AnR_uit__0__MASK 0x40u
#define AnR_uit__0__PC CYREG_PRT3_PC6
#define AnR_uit__0__PORT 3u
#define AnR_uit__0__SHIFT 6u
#define AnR_uit__AG CYREG_PRT3_AG
#define AnR_uit__AMUX CYREG_PRT3_AMUX
#define AnR_uit__BIE CYREG_PRT3_BIE
#define AnR_uit__BIT_MASK CYREG_PRT3_BIT_MASK
#define AnR_uit__BYP CYREG_PRT3_BYP
#define AnR_uit__CTL CYREG_PRT3_CTL
#define AnR_uit__DM0 CYREG_PRT3_DM0
#define AnR_uit__DM1 CYREG_PRT3_DM1
#define AnR_uit__DM2 CYREG_PRT3_DM2
#define AnR_uit__DR CYREG_PRT3_DR
#define AnR_uit__INP_DIS CYREG_PRT3_INP_DIS
#define AnR_uit__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define AnR_uit__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define AnR_uit__LCD_EN CYREG_PRT3_LCD_EN
#define AnR_uit__MASK 0x40u
#define AnR_uit__PORT 3u
#define AnR_uit__PRT CYREG_PRT3_PRT
#define AnR_uit__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define AnR_uit__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define AnR_uit__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define AnR_uit__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define AnR_uit__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define AnR_uit__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define AnR_uit__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define AnR_uit__PS CYREG_PRT3_PS
#define AnR_uit__SHIFT 6u
#define AnR_uit__SLW CYREG_PRT3_SLW

/* AnalogeIngang_L_ABuf */
#define AnalogeIngang_L_ABuf__CR CYREG_OPAMP3_CR
#define AnalogeIngang_L_ABuf__MX CYREG_OPAMP3_MX
#define AnalogeIngang_L_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define AnalogeIngang_L_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define AnalogeIngang_L_ABuf__PM_ACT_MSK 0x08u
#define AnalogeIngang_L_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define AnalogeIngang_L_ABuf__PM_STBY_MSK 0x08u
#define AnalogeIngang_L_ABuf__RSVD CYREG_OPAMP3_RSVD
#define AnalogeIngang_L_ABuf__SW CYREG_OPAMP3_SW
#define AnalogeIngang_L_ABuf__TR0 CYREG_OPAMP3_TR0
#define AnalogeIngang_L_ABuf__TR1 CYREG_OPAMP3_TR1

/* AnalogeIngang_R_ABuf */
#define AnalogeIngang_R_ABuf__CR CYREG_OPAMP1_CR
#define AnalogeIngang_R_ABuf__MX CYREG_OPAMP1_MX
#define AnalogeIngang_R_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define AnalogeIngang_R_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define AnalogeIngang_R_ABuf__PM_ACT_MSK 0x02u
#define AnalogeIngang_R_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define AnalogeIngang_R_ABuf__PM_STBY_MSK 0x02u
#define AnalogeIngang_R_ABuf__RSVD CYREG_OPAMP1_RSVD
#define AnalogeIngang_R_ABuf__SW CYREG_OPAMP1_SW
#define AnalogeIngang_R_ABuf__TR0 CYREG_OPAMP1_TR0
#define AnalogeIngang_R_ABuf__TR1 CYREG_OPAMP1_TR1

/* AudioCodecClk */
#define AudioCodecClk__0__INTTYPE CYREG_PICU15_INTTYPE5
#define AudioCodecClk__0__MASK 0x20u
#define AudioCodecClk__0__PC CYREG_IO_PC_PRT15_PC5
#define AudioCodecClk__0__PORT 15u
#define AudioCodecClk__0__SHIFT 5u
#define AudioCodecClk__AG CYREG_PRT15_AG
#define AudioCodecClk__AMUX CYREG_PRT15_AMUX
#define AudioCodecClk__BIE CYREG_PRT15_BIE
#define AudioCodecClk__BIT_MASK CYREG_PRT15_BIT_MASK
#define AudioCodecClk__BYP CYREG_PRT15_BYP
#define AudioCodecClk__CTL CYREG_PRT15_CTL
#define AudioCodecClk__DM0 CYREG_PRT15_DM0
#define AudioCodecClk__DM1 CYREG_PRT15_DM1
#define AudioCodecClk__DM2 CYREG_PRT15_DM2
#define AudioCodecClk__DR CYREG_PRT15_DR
#define AudioCodecClk__INP_DIS CYREG_PRT15_INP_DIS
#define AudioCodecClk__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define AudioCodecClk__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define AudioCodecClk__LCD_EN CYREG_PRT15_LCD_EN
#define AudioCodecClk__MASK 0x20u
#define AudioCodecClk__PORT 15u
#define AudioCodecClk__PRT CYREG_PRT15_PRT
#define AudioCodecClk__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define AudioCodecClk__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define AudioCodecClk__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define AudioCodecClk__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define AudioCodecClk__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define AudioCodecClk__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define AudioCodecClk__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define AudioCodecClk__PS CYREG_PRT15_PS
#define AudioCodecClk__SHIFT 5u
#define AudioCodecClk__SLW CYREG_PRT15_SLW

/* CLIP_LED */
#define CLIP_LED__0__INTTYPE CYREG_PICU15_INTTYPE4
#define CLIP_LED__0__MASK 0x10u
#define CLIP_LED__0__PC CYREG_IO_PC_PRT15_PC4
#define CLIP_LED__0__PORT 15u
#define CLIP_LED__0__SHIFT 4u
#define CLIP_LED__AG CYREG_PRT15_AG
#define CLIP_LED__AMUX CYREG_PRT15_AMUX
#define CLIP_LED__BIE CYREG_PRT15_BIE
#define CLIP_LED__BIT_MASK CYREG_PRT15_BIT_MASK
#define CLIP_LED__BYP CYREG_PRT15_BYP
#define CLIP_LED__CTL CYREG_PRT15_CTL
#define CLIP_LED__DM0 CYREG_PRT15_DM0
#define CLIP_LED__DM1 CYREG_PRT15_DM1
#define CLIP_LED__DM2 CYREG_PRT15_DM2
#define CLIP_LED__DR CYREG_PRT15_DR
#define CLIP_LED__INP_DIS CYREG_PRT15_INP_DIS
#define CLIP_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define CLIP_LED__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CLIP_LED__LCD_EN CYREG_PRT15_LCD_EN
#define CLIP_LED__MASK 0x10u
#define CLIP_LED__PORT 15u
#define CLIP_LED__PRT CYREG_PRT15_PRT
#define CLIP_LED__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CLIP_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CLIP_LED__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CLIP_LED__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CLIP_LED__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CLIP_LED__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CLIP_LED__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CLIP_LED__PS CYREG_PRT15_PS
#define CLIP_LED__SHIFT 4u
#define CLIP_LED__SLW CYREG_PRT15_SLW

/* Miscellaneous */
#define CLIP_Sync_ctrl_reg__0__MASK 0x01u
#define CLIP_Sync_ctrl_reg__0__POS 0
#define CLIP_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define CLIP_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define CLIP_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define CLIP_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define CLIP_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define CLIP_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define CLIP_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define CLIP_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define CLIP_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define CLIP_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define CLIP_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB08_CTL
#define CLIP_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define CLIP_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB08_CTL
#define CLIP_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define CLIP_Sync_ctrl_reg__MASK 0x01u
#define CLIP_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define CLIP_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define CLIP_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB08_MSK
#define Codec_en__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Codec_en__0__MASK 0x80u
#define Codec_en__0__PC CYREG_PRT2_PC7
#define Codec_en__0__PORT 2u
#define Codec_en__0__SHIFT 7u
#define Codec_en__AG CYREG_PRT2_AG
#define Codec_en__AMUX CYREG_PRT2_AMUX
#define Codec_en__BIE CYREG_PRT2_BIE
#define Codec_en__BIT_MASK CYREG_PRT2_BIT_MASK
#define Codec_en__BYP CYREG_PRT2_BYP
#define Codec_en__CTL CYREG_PRT2_CTL
#define Codec_en__DM0 CYREG_PRT2_DM0
#define Codec_en__DM1 CYREG_PRT2_DM1
#define Codec_en__DM2 CYREG_PRT2_DM2
#define Codec_en__DR CYREG_PRT2_DR
#define Codec_en__INP_DIS CYREG_PRT2_INP_DIS
#define Codec_en__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Codec_en__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Codec_en__LCD_EN CYREG_PRT2_LCD_EN
#define Codec_en__MASK 0x80u
#define Codec_en__PORT 2u
#define Codec_en__PRT CYREG_PRT2_PRT
#define Codec_en__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Codec_en__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Codec_en__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Codec_en__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Codec_en__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Codec_en__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Codec_en__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Codec_en__PS CYREG_PRT2_PS
#define Codec_en__SHIFT 7u
#define Codec_en__SLW CYREG_PRT2_SLW
#define Debounce__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Debounce__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Debounce__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Debounce__CFG2_SRC_SEL_MASK 0x07u
#define Debounce__INDEX 0x01u
#define Debounce__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Debounce__PM_ACT_MSK 0x02u
#define Debounce__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Debounce__PM_STBY_MSK 0x02u
#define Filter_DFB__ACU_SRAM_DATA CYREG_DFB0_ACU_SRAM_DATA_MBASE
#define Filter_DFB__COHER CYREG_DFB0_COHER
#define Filter_DFB__CR CYREG_DFB0_CR
#define Filter_DFB__CSA_SRAM_DATA CYREG_DFB0_CSA_SRAM_DATA_MBASE
#define Filter_DFB__CSB_SRAM_DATA CYREG_DFB0_CSB_SRAM_DATA_MBASE
#define Filter_DFB__DALIGN CYREG_DFB0_DALIGN
#define Filter_DFB__DMA_CTRL CYREG_DFB0_DMA_CTRL
#define Filter_DFB__DPA_SRAM_DATA CYREG_DFB0_DPA_SRAM_DATA_MBASE
#define Filter_DFB__DPB_SRAM_DATA CYREG_DFB0_DPB_SRAM_DATA_MBASE
#define Filter_DFB__DSI_CTRL CYREG_DFB0_DSI_CTRL
#define Filter_DFB__FSM_SRAM_DATA CYREG_DFB0_FSM_SRAM_DATA_MBASE
#define Filter_DFB__HOLDA CYREG_DFB0_HOLDA
#define Filter_DFB__HOLDAH CYREG_DFB0_HOLDAH
#define Filter_DFB__HOLDAM CYREG_DFB0_HOLDAM
#define Filter_DFB__HOLDAS CYREG_DFB0_HOLDAS
#define Filter_DFB__HOLDB CYREG_DFB0_HOLDB
#define Filter_DFB__HOLDBH CYREG_DFB0_HOLDBH
#define Filter_DFB__HOLDBM CYREG_DFB0_HOLDBM
#define Filter_DFB__HOLDBS CYREG_DFB0_HOLDBS
#define Filter_DFB__INT_CTRL CYREG_DFB0_INT_CTRL
#define Filter_DFB__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define Filter_DFB__PM_ACT_MSK 0x10u
#define Filter_DFB__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define Filter_DFB__PM_STBY_MSK 0x10u
#define Filter_DFB__RAM_DIR CYREG_DFB0_RAM_DIR
#define Filter_DFB__RAM_EN CYREG_DFB0_RAM_EN
#define Filter_DFB__SEMA CYREG_DFB0_SEMA
#define Filter_DFB__SR CYREG_DFB0_SR
#define Filter_DFB__STAGEA CYREG_DFB0_STAGEA
#define Filter_DFB__STAGEAH CYREG_DFB0_STAGEAH
#define Filter_DFB__STAGEAM CYREG_DFB0_STAGEAM
#define Filter_DFB__STAGEB CYREG_DFB0_STAGEB
#define Filter_DFB__STAGEBH CYREG_DFB0_STAGEBH
#define Filter_DFB__STAGEBM CYREG_DFB0_STAGEBM
#define I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__A0_REG CYREG_B0_UDB07_A0
#define I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__A1_REG CYREG_B0_UDB07_A1
#define I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__D0_REG CYREG_B0_UDB07_D0
#define I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__D1_REG CYREG_B0_UDB07_D1
#define I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__F0_REG CYREG_B0_UDB07_F0
#define I2C_Codec_control_bI2C_UDB_Master_ClkGen_u0__F1_REG CYREG_B0_UDB07_F1
#define I2C_Codec_control_bI2C_UDB_Shifter_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define I2C_Codec_control_bI2C_UDB_Shifter_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define I2C_Codec_control_bI2C_UDB_Shifter_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define I2C_Codec_control_bI2C_UDB_Shifter_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define I2C_Codec_control_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define I2C_Codec_control_bI2C_UDB_Shifter_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define I2C_Codec_control_bI2C_UDB_Shifter_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define I2C_Codec_control_bI2C_UDB_Shifter_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define I2C_Codec_control_bI2C_UDB_Shifter_u0__A0_REG CYREG_B0_UDB03_A0
#define I2C_Codec_control_bI2C_UDB_Shifter_u0__A1_REG CYREG_B0_UDB03_A1
#define I2C_Codec_control_bI2C_UDB_Shifter_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define I2C_Codec_control_bI2C_UDB_Shifter_u0__D0_REG CYREG_B0_UDB03_D0
#define I2C_Codec_control_bI2C_UDB_Shifter_u0__D1_REG CYREG_B0_UDB03_D1
#define I2C_Codec_control_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define I2C_Codec_control_bI2C_UDB_Shifter_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define I2C_Codec_control_bI2C_UDB_Shifter_u0__F0_REG CYREG_B0_UDB03_F0
#define I2C_Codec_control_bI2C_UDB_Shifter_u0__F1_REG CYREG_B0_UDB03_F1
#define I2C_Codec_control_bI2C_UDB_Shifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define I2C_Codec_control_bI2C_UDB_Shifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define I2C_Codec_control_bI2C_UDB_StsReg__0__MASK 0x01u
#define I2C_Codec_control_bI2C_UDB_StsReg__0__POS 0
#define I2C_Codec_control_bI2C_UDB_StsReg__1__MASK 0x02u
#define I2C_Codec_control_bI2C_UDB_StsReg__1__POS 1
#define I2C_Codec_control_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define I2C_Codec_control_bI2C_UDB_StsReg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define I2C_Codec_control_bI2C_UDB_StsReg__2__MASK 0x04u
#define I2C_Codec_control_bI2C_UDB_StsReg__2__POS 2
#define I2C_Codec_control_bI2C_UDB_StsReg__3__MASK 0x08u
#define I2C_Codec_control_bI2C_UDB_StsReg__3__POS 3
#define I2C_Codec_control_bI2C_UDB_StsReg__4__MASK 0x10u
#define I2C_Codec_control_bI2C_UDB_StsReg__4__POS 4
#define I2C_Codec_control_bI2C_UDB_StsReg__5__MASK 0x20u
#define I2C_Codec_control_bI2C_UDB_StsReg__5__POS 5
#define I2C_Codec_control_bI2C_UDB_StsReg__MASK 0x3Fu
#define I2C_Codec_control_bI2C_UDB_StsReg__MASK_REG CYREG_B0_UDB04_MSK
#define I2C_Codec_control_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define I2C_Codec_control_bI2C_UDB_StsReg__STATUS_REG CYREG_B0_UDB04_ST
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__1__MASK 0x02u
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__1__POS 1
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__2__MASK 0x04u
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__2__POS 2
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__4__MASK 0x10u
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__4__POS 4
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__5__MASK 0x20u
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__5__POS 5
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__6__MASK 0x40u
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__6__POS 6
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__7__MASK 0x80u
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__7__POS 7
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB02_CTL
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB02_CTL
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__MASK 0xF6u
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define I2C_Codec_control_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB02_MSK
#define I2C_Codec_control_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_Codec_control_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_Codec_control_I2C_IRQ__INTC_MASK 0x04u
#define I2C_Codec_control_I2C_IRQ__INTC_NUMBER 2u
#define I2C_Codec_control_I2C_IRQ__INTC_PRIOR_NUM 4u
#define I2C_Codec_control_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define I2C_Codec_control_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_Codec_control_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define I2C_Codec_control_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define I2C_Codec_control_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define I2C_Codec_control_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define I2C_Codec_control_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define I2C_Codec_control_IntClock__INDEX 0x00u
#define I2C_Codec_control_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define I2C_Codec_control_IntClock__PM_ACT_MSK 0x01u
#define I2C_Codec_control_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define I2C_Codec_control_IntClock__PM_STBY_MSK 0x01u
#define I2S_Codec_audio_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define I2S_Codec_audio_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define I2S_Codec_audio_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define I2S_Codec_audio_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define I2S_Codec_audio_bI2S_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define I2S_Codec_audio_bI2S_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define I2S_Codec_audio_bI2S_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define I2S_Codec_audio_bI2S_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define I2S_Codec_audio_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define I2S_Codec_audio_bI2S_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define I2S_Codec_audio_bI2S_BitCounter__CONTROL_REG CYREG_B1_UDB05_CTL
#define I2S_Codec_audio_bI2S_BitCounter__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define I2S_Codec_audio_bI2S_BitCounter__COUNT_REG CYREG_B1_UDB05_CTL
#define I2S_Codec_audio_bI2S_BitCounter__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define I2S_Codec_audio_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define I2S_Codec_audio_bI2S_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define I2S_Codec_audio_bI2S_BitCounter__PERIOD_REG CYREG_B1_UDB05_MSK
#define I2S_Codec_audio_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define I2S_Codec_audio_bI2S_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define I2S_Codec_audio_bI2S_BitCounter_ST__MASK_REG CYREG_B1_UDB05_MSK
#define I2S_Codec_audio_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define I2S_Codec_audio_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define I2S_Codec_audio_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define I2S_Codec_audio_bI2S_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define I2S_Codec_audio_bI2S_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define I2S_Codec_audio_bI2S_BitCounter_ST__STATUS_REG CYREG_B1_UDB05_ST
#define I2S_Codec_audio_bI2S_CtlReg__0__MASK 0x01u
#define I2S_Codec_audio_bI2S_CtlReg__0__POS 0
#define I2S_Codec_audio_bI2S_CtlReg__1__MASK 0x02u
#define I2S_Codec_audio_bI2S_CtlReg__1__POS 1
#define I2S_Codec_audio_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define I2S_Codec_audio_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define I2S_Codec_audio_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define I2S_Codec_audio_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define I2S_Codec_audio_bI2S_CtlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define I2S_Codec_audio_bI2S_CtlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define I2S_Codec_audio_bI2S_CtlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define I2S_Codec_audio_bI2S_CtlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define I2S_Codec_audio_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define I2S_Codec_audio_bI2S_CtlReg__2__MASK 0x04u
#define I2S_Codec_audio_bI2S_CtlReg__2__POS 2
#define I2S_Codec_audio_bI2S_CtlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define I2S_Codec_audio_bI2S_CtlReg__CONTROL_REG CYREG_B1_UDB06_CTL
#define I2S_Codec_audio_bI2S_CtlReg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define I2S_Codec_audio_bI2S_CtlReg__COUNT_REG CYREG_B1_UDB06_CTL
#define I2S_Codec_audio_bI2S_CtlReg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define I2S_Codec_audio_bI2S_CtlReg__MASK 0x07u
#define I2S_Codec_audio_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define I2S_Codec_audio_bI2S_CtlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define I2S_Codec_audio_bI2S_CtlReg__PERIOD_REG CYREG_B1_UDB06_MSK
#define I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__A0_REG CYREG_B1_UDB06_A0
#define I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__A1_REG CYREG_B1_UDB06_A1
#define I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__D0_REG CYREG_B1_UDB06_D0
#define I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__D1_REG CYREG_B1_UDB06_D1
#define I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__F0_REG CYREG_B1_UDB06_F0
#define I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__F1_REG CYREG_B1_UDB06_F1
#define I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define I2S_Codec_audio_bI2S_Rx_CH_0__dpRx_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define I2S_Codec_audio_bI2S_Rx_STS_0__Sts__0__MASK 0x01u
#define I2S_Codec_audio_bI2S_Rx_STS_0__Sts__0__POS 0
#define I2S_Codec_audio_bI2S_Rx_STS_0__Sts__1__MASK 0x02u
#define I2S_Codec_audio_bI2S_Rx_STS_0__Sts__1__POS 1
#define I2S_Codec_audio_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define I2S_Codec_audio_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define I2S_Codec_audio_bI2S_Rx_STS_0__Sts__MASK 0x03u
#define I2S_Codec_audio_bI2S_Rx_STS_0__Sts__MASK_REG CYREG_B1_UDB07_MSK
#define I2S_Codec_audio_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define I2S_Codec_audio_bI2S_Rx_STS_0__Sts__STATUS_REG CYREG_B1_UDB07_ST
#define I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__A0_REG CYREG_B1_UDB05_A0
#define I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__A1_REG CYREG_B1_UDB05_A1
#define I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__D0_REG CYREG_B1_UDB05_D0
#define I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__D1_REG CYREG_B1_UDB05_D1
#define I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__F0_REG CYREG_B1_UDB05_F0
#define I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__F1_REG CYREG_B1_UDB05_F1
#define I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define I2S_Codec_audio_bI2S_Tx_CH_0__dpTx_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define I2S_Codec_audio_bI2S_Tx_STS_0__Sts__0__MASK 0x01u
#define I2S_Codec_audio_bI2S_Tx_STS_0__Sts__0__POS 0
#define I2S_Codec_audio_bI2S_Tx_STS_0__Sts__1__MASK 0x02u
#define I2S_Codec_audio_bI2S_Tx_STS_0__Sts__1__POS 1
#define I2S_Codec_audio_bI2S_Tx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define I2S_Codec_audio_bI2S_Tx_STS_0__Sts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define I2S_Codec_audio_bI2S_Tx_STS_0__Sts__MASK 0x03u
#define I2S_Codec_audio_bI2S_Tx_STS_0__Sts__MASK_REG CYREG_B1_UDB06_MSK
#define I2S_Codec_audio_bI2S_Tx_STS_0__Sts__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define I2S_Codec_audio_bI2S_Tx_STS_0__Sts__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define I2S_Codec_audio_bI2S_Tx_STS_0__Sts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define I2S_Codec_audio_bI2S_Tx_STS_0__Sts__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define I2S_Codec_audio_bI2S_Tx_STS_0__Sts__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define I2S_Codec_audio_bI2S_Tx_STS_0__Sts__STATUS_REG CYREG_B1_UDB06_ST
#define I2S_EN_Sync_ctrl_reg__0__MASK 0x01u
#define I2S_EN_Sync_ctrl_reg__0__POS 0
#define I2S_EN_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define I2S_EN_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define I2S_EN_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define I2S_EN_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define I2S_EN_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define I2S_EN_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define I2S_EN_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define I2S_EN_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define I2S_EN_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define I2S_EN_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define I2S_EN_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB06_CTL
#define I2S_EN_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define I2S_EN_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB06_CTL
#define I2S_EN_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define I2S_EN_Sync_ctrl_reg__MASK 0x01u
#define I2S_EN_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define I2S_EN_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define I2S_EN_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB06_MSK
#define KNOP_sts_sts_reg__0__MASK 0x01u
#define KNOP_sts_sts_reg__0__POS 0
#define KNOP_sts_sts_reg__1__MASK 0x02u
#define KNOP_sts_sts_reg__1__POS 1
#define KNOP_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define KNOP_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define KNOP_sts_sts_reg__2__MASK 0x04u
#define KNOP_sts_sts_reg__2__POS 2
#define KNOP_sts_sts_reg__3__MASK 0x08u
#define KNOP_sts_sts_reg__3__POS 3
#define KNOP_sts_sts_reg__MASK 0x0Fu
#define KNOP_sts_sts_reg__MASK_REG CYREG_B0_UDB09_MSK
#define KNOP_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define KNOP_sts_sts_reg__STATUS_REG CYREG_B0_UDB09_ST
#define KNOP_TOGGLE_sts_sts_reg__0__MASK 0x01u
#define KNOP_TOGGLE_sts_sts_reg__0__POS 0
#define KNOP_TOGGLE_sts_sts_reg__1__MASK 0x02u
#define KNOP_TOGGLE_sts_sts_reg__1__POS 1
#define KNOP_TOGGLE_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define KNOP_TOGGLE_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define KNOP_TOGGLE_sts_sts_reg__2__MASK 0x04u
#define KNOP_TOGGLE_sts_sts_reg__2__POS 2
#define KNOP_TOGGLE_sts_sts_reg__3__MASK 0x08u
#define KNOP_TOGGLE_sts_sts_reg__3__POS 3
#define KNOP_TOGGLE_sts_sts_reg__MASK 0x0Fu
#define KNOP_TOGGLE_sts_sts_reg__MASK_REG CYREG_B1_UDB08_MSK
#define KNOP_TOGGLE_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define KNOP_TOGGLE_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define KNOP_TOGGLE_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define KNOP_TOGGLE_sts_sts_reg__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define KNOP_TOGGLE_sts_sts_reg__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define KNOP_TOGGLE_sts_sts_reg__STATUS_REG CYREG_B1_UDB08_ST
#define L0__0__INTTYPE CYREG_PICU15_INTTYPE0
#define L0__0__MASK 0x01u
#define L0__0__PC CYREG_IO_PC_PRT15_PC0
#define L0__0__PORT 15u
#define L0__0__SHIFT 0u
#define L0__AG CYREG_PRT15_AG
#define L0__AMUX CYREG_PRT15_AMUX
#define L0__BIE CYREG_PRT15_BIE
#define L0__BIT_MASK CYREG_PRT15_BIT_MASK
#define L0__BYP CYREG_PRT15_BYP
#define L0__CTL CYREG_PRT15_CTL
#define L0__DM0 CYREG_PRT15_DM0
#define L0__DM1 CYREG_PRT15_DM1
#define L0__DM2 CYREG_PRT15_DM2
#define L0__DR CYREG_PRT15_DR
#define L0__INP_DIS CYREG_PRT15_INP_DIS
#define L0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define L0__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define L0__LCD_EN CYREG_PRT15_LCD_EN
#define L0__MASK 0x01u
#define L0__PORT 15u
#define L0__PRT CYREG_PRT15_PRT
#define L0__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define L0__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define L0__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define L0__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define L0__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define L0__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define L0__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define L0__PS CYREG_PRT15_PS
#define L0__SHIFT 0u
#define L0__SLW CYREG_PRT15_SLW
#define L1__0__INTTYPE CYREG_PICU15_INTTYPE1
#define L1__0__MASK 0x02u
#define L1__0__PC CYREG_IO_PC_PRT15_PC1
#define L1__0__PORT 15u
#define L1__0__SHIFT 1u
#define L1__AG CYREG_PRT15_AG
#define L1__AMUX CYREG_PRT15_AMUX
#define L1__BIE CYREG_PRT15_BIE
#define L1__BIT_MASK CYREG_PRT15_BIT_MASK
#define L1__BYP CYREG_PRT15_BYP
#define L1__CTL CYREG_PRT15_CTL
#define L1__DM0 CYREG_PRT15_DM0
#define L1__DM1 CYREG_PRT15_DM1
#define L1__DM2 CYREG_PRT15_DM2
#define L1__DR CYREG_PRT15_DR
#define L1__INP_DIS CYREG_PRT15_INP_DIS
#define L1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define L1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define L1__LCD_EN CYREG_PRT15_LCD_EN
#define L1__MASK 0x02u
#define L1__PORT 15u
#define L1__PRT CYREG_PRT15_PRT
#define L1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define L1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define L1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define L1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define L1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define L1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define L1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define L1__PS CYREG_PRT15_PS
#define L1__SHIFT 1u
#define L1__SLW CYREG_PRT15_SLW
#define L2__0__INTTYPE CYREG_PICU15_INTTYPE2
#define L2__0__MASK 0x04u
#define L2__0__PC CYREG_IO_PC_PRT15_PC2
#define L2__0__PORT 15u
#define L2__0__SHIFT 2u
#define L2__AG CYREG_PRT15_AG
#define L2__AMUX CYREG_PRT15_AMUX
#define L2__BIE CYREG_PRT15_BIE
#define L2__BIT_MASK CYREG_PRT15_BIT_MASK
#define L2__BYP CYREG_PRT15_BYP
#define L2__CTL CYREG_PRT15_CTL
#define L2__DM0 CYREG_PRT15_DM0
#define L2__DM1 CYREG_PRT15_DM1
#define L2__DM2 CYREG_PRT15_DM2
#define L2__DR CYREG_PRT15_DR
#define L2__INP_DIS CYREG_PRT15_INP_DIS
#define L2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define L2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define L2__LCD_EN CYREG_PRT15_LCD_EN
#define L2__MASK 0x04u
#define L2__PORT 15u
#define L2__PRT CYREG_PRT15_PRT
#define L2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define L2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define L2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define L2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define L2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define L2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define L2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define L2__PS CYREG_PRT15_PS
#define L2__SHIFT 2u
#define L2__SLW CYREG_PRT15_SLW
#define L3__0__INTTYPE CYREG_PICU15_INTTYPE3
#define L3__0__MASK 0x08u
#define L3__0__PC CYREG_IO_PC_PRT15_PC3
#define L3__0__PORT 15u
#define L3__0__SHIFT 3u
#define L3__AG CYREG_PRT15_AG
#define L3__AMUX CYREG_PRT15_AMUX
#define L3__BIE CYREG_PRT15_BIE
#define L3__BIT_MASK CYREG_PRT15_BIT_MASK
#define L3__BYP CYREG_PRT15_BYP
#define L3__CTL CYREG_PRT15_CTL
#define L3__DM0 CYREG_PRT15_DM0
#define L3__DM1 CYREG_PRT15_DM1
#define L3__DM2 CYREG_PRT15_DM2
#define L3__DR CYREG_PRT15_DR
#define L3__INP_DIS CYREG_PRT15_INP_DIS
#define L3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define L3__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define L3__LCD_EN CYREG_PRT15_LCD_EN
#define L3__MASK 0x08u
#define L3__PORT 15u
#define L3__PRT CYREG_PRT15_PRT
#define L3__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define L3__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define L3__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define L3__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define L3__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define L3__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define L3__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define L3__PS CYREG_PRT15_PS
#define L3__SHIFT 3u
#define L3__SLW CYREG_PRT15_SLW
#define LCD_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0u
#define LCD_LCDPort__SLW CYREG_PRT2_SLW
#define LEDs_Sync_ctrl_reg__0__MASK 0x01u
#define LEDs_Sync_ctrl_reg__0__POS 0
#define LEDs_Sync_ctrl_reg__1__MASK 0x02u
#define LEDs_Sync_ctrl_reg__1__POS 1
#define LEDs_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define LEDs_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define LEDs_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define LEDs_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define LEDs_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define LEDs_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define LEDs_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define LEDs_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define LEDs_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define LEDs_Sync_ctrl_reg__2__MASK 0x04u
#define LEDs_Sync_ctrl_reg__2__POS 2
#define LEDs_Sync_ctrl_reg__3__MASK 0x08u
#define LEDs_Sync_ctrl_reg__3__POS 3
#define LEDs_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define LEDs_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB03_CTL
#define LEDs_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define LEDs_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB03_CTL
#define LEDs_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define LEDs_Sync_ctrl_reg__MASK 0x0Fu
#define LEDs_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define LEDs_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define LEDs_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB03_MSK
#define LINE_ADC_SAR__CLK CYREG_SAR0_CLK
#define LINE_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define LINE_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define LINE_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define LINE_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define LINE_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define LINE_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define LINE_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define LINE_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define LINE_ADC_SAR__PM_ACT_MSK 0x01u
#define LINE_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define LINE_ADC_SAR__PM_STBY_MSK 0x01u
#define LINE_ADC_SAR__SW0 CYREG_SAR0_SW0
#define LINE_ADC_SAR__SW2 CYREG_SAR0_SW2
#define LINE_ADC_SAR__SW3 CYREG_SAR0_SW3
#define LINE_ADC_SAR__SW4 CYREG_SAR0_SW4
#define LINE_ADC_SAR__SW6 CYREG_SAR0_SW6
#define LINE_ADC_SAR__TR0 CYREG_SAR0_TR0
#define LINE_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define LINE_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define LINE_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define LINE_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define LINE_IRQ__INTC_MASK 0x08u
#define LINE_IRQ__INTC_NUMBER 3u
#define LINE_IRQ__INTC_PRIOR_NUM 7u
#define LINE_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define LINE_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define LINE_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define LINE_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define LINE_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define LINE_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define LINE_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define LINE_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define LINE_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define LINE_theACLK__INDEX 0x00u
#define LINE_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define LINE_theACLK__PM_ACT_MSK 0x01u
#define LINE_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define LINE_theACLK__PM_STBY_MSK 0x01u
#define POT_1__0__INTTYPE CYREG_PICU0_INTTYPE3
#define POT_1__0__MASK 0x08u
#define POT_1__0__PC CYREG_PRT0_PC3
#define POT_1__0__PORT 0u
#define POT_1__0__SHIFT 3u
#define POT_1__AG CYREG_PRT0_AG
#define POT_1__AMUX CYREG_PRT0_AMUX
#define POT_1__BIE CYREG_PRT0_BIE
#define POT_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define POT_1__BYP CYREG_PRT0_BYP
#define POT_1__CTL CYREG_PRT0_CTL
#define POT_1__DM0 CYREG_PRT0_DM0
#define POT_1__DM1 CYREG_PRT0_DM1
#define POT_1__DM2 CYREG_PRT0_DM2
#define POT_1__DR CYREG_PRT0_DR
#define POT_1__INP_DIS CYREG_PRT0_INP_DIS
#define POT_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define POT_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define POT_1__LCD_EN CYREG_PRT0_LCD_EN
#define POT_1__MASK 0x08u
#define POT_1__PORT 0u
#define POT_1__PRT CYREG_PRT0_PRT
#define POT_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define POT_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define POT_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define POT_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define POT_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define POT_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define POT_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define POT_1__PS CYREG_PRT0_PS
#define POT_1__SHIFT 3u
#define POT_1__SLW CYREG_PRT0_SLW
#define POT_2__0__INTTYPE CYREG_PICU0_INTTYPE4
#define POT_2__0__MASK 0x10u
#define POT_2__0__PC CYREG_PRT0_PC4
#define POT_2__0__PORT 0u
#define POT_2__0__SHIFT 4u
#define POT_2__AG CYREG_PRT0_AG
#define POT_2__AMUX CYREG_PRT0_AMUX
#define POT_2__BIE CYREG_PRT0_BIE
#define POT_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define POT_2__BYP CYREG_PRT0_BYP
#define POT_2__CTL CYREG_PRT0_CTL
#define POT_2__DM0 CYREG_PRT0_DM0
#define POT_2__DM1 CYREG_PRT0_DM1
#define POT_2__DM2 CYREG_PRT0_DM2
#define POT_2__DR CYREG_PRT0_DR
#define POT_2__INP_DIS CYREG_PRT0_INP_DIS
#define POT_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define POT_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define POT_2__LCD_EN CYREG_PRT0_LCD_EN
#define POT_2__MASK 0x10u
#define POT_2__PORT 0u
#define POT_2__PRT CYREG_PRT0_PRT
#define POT_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define POT_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define POT_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define POT_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define POT_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define POT_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define POT_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define POT_2__PS CYREG_PRT0_PS
#define POT_2__SHIFT 4u
#define POT_2__SLW CYREG_PRT0_SLW
#define RxDMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define RxDMA__DRQ_NUMBER 0u
#define RxDMA__NUMBEROF_TDS 0u
#define RxDMA__PRIORITY 2u
#define RxDMA__TERMIN_EN 0u
#define RxDMA__TERMIN_SEL 0u
#define RxDMA__TERMOUT0_EN 1u
#define RxDMA__TERMOUT0_SEL 0u
#define RxDMA__TERMOUT1_EN 0u
#define RxDMA__TERMOUT1_SEL 0u
#define S0__0__INTTYPE CYREG_PICU1_INTTYPE4
#define S0__0__MASK 0x10u
#define S0__0__PC CYREG_PRT1_PC4
#define S0__0__PORT 1u
#define S0__0__SHIFT 4u
#define S0__AG CYREG_PRT1_AG
#define S0__AMUX CYREG_PRT1_AMUX
#define S0__BIE CYREG_PRT1_BIE
#define S0__BIT_MASK CYREG_PRT1_BIT_MASK
#define S0__BYP CYREG_PRT1_BYP
#define S0__CTL CYREG_PRT1_CTL
#define S0__DM0 CYREG_PRT1_DM0
#define S0__DM1 CYREG_PRT1_DM1
#define S0__DM2 CYREG_PRT1_DM2
#define S0__DR CYREG_PRT1_DR
#define S0__INP_DIS CYREG_PRT1_INP_DIS
#define S0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define S0__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define S0__LCD_EN CYREG_PRT1_LCD_EN
#define S0__MASK 0x10u
#define S0__PORT 1u
#define S0__PRT CYREG_PRT1_PRT
#define S0__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define S0__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define S0__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define S0__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define S0__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define S0__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define S0__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define S0__PS CYREG_PRT1_PS
#define S0__SHIFT 4u
#define S0__SLW CYREG_PRT1_SLW
#define S1__0__INTTYPE CYREG_PICU1_INTTYPE5
#define S1__0__MASK 0x20u
#define S1__0__PC CYREG_PRT1_PC5
#define S1__0__PORT 1u
#define S1__0__SHIFT 5u
#define S1__AG CYREG_PRT1_AG
#define S1__AMUX CYREG_PRT1_AMUX
#define S1__BIE CYREG_PRT1_BIE
#define S1__BIT_MASK CYREG_PRT1_BIT_MASK
#define S1__BYP CYREG_PRT1_BYP
#define S1__CTL CYREG_PRT1_CTL
#define S1__DM0 CYREG_PRT1_DM0
#define S1__DM1 CYREG_PRT1_DM1
#define S1__DM2 CYREG_PRT1_DM2
#define S1__DR CYREG_PRT1_DR
#define S1__INP_DIS CYREG_PRT1_INP_DIS
#define S1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define S1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define S1__LCD_EN CYREG_PRT1_LCD_EN
#define S1__MASK 0x20u
#define S1__PORT 1u
#define S1__PRT CYREG_PRT1_PRT
#define S1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define S1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define S1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define S1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define S1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define S1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define S1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define S1__PS CYREG_PRT1_PS
#define S1__SHIFT 5u
#define S1__SLW CYREG_PRT1_SLW
#define S2__0__INTTYPE CYREG_PICU1_INTTYPE6
#define S2__0__MASK 0x40u
#define S2__0__PC CYREG_PRT1_PC6
#define S2__0__PORT 1u
#define S2__0__SHIFT 6u
#define S2__AG CYREG_PRT1_AG
#define S2__AMUX CYREG_PRT1_AMUX
#define S2__BIE CYREG_PRT1_BIE
#define S2__BIT_MASK CYREG_PRT1_BIT_MASK
#define S2__BYP CYREG_PRT1_BYP
#define S2__CTL CYREG_PRT1_CTL
#define S2__DM0 CYREG_PRT1_DM0
#define S2__DM1 CYREG_PRT1_DM1
#define S2__DM2 CYREG_PRT1_DM2
#define S2__DR CYREG_PRT1_DR
#define S2__INP_DIS CYREG_PRT1_INP_DIS
#define S2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define S2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define S2__LCD_EN CYREG_PRT1_LCD_EN
#define S2__MASK 0x40u
#define S2__PORT 1u
#define S2__PRT CYREG_PRT1_PRT
#define S2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define S2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define S2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define S2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define S2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define S2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define S2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define S2__PS CYREG_PRT1_PS
#define S2__SHIFT 6u
#define S2__SLW CYREG_PRT1_SLW
#define S3__0__INTTYPE CYREG_PICU1_INTTYPE7
#define S3__0__MASK 0x80u
#define S3__0__PC CYREG_PRT1_PC7
#define S3__0__PORT 1u
#define S3__0__SHIFT 7u
#define S3__AG CYREG_PRT1_AG
#define S3__AMUX CYREG_PRT1_AMUX
#define S3__BIE CYREG_PRT1_BIE
#define S3__BIT_MASK CYREG_PRT1_BIT_MASK
#define S3__BYP CYREG_PRT1_BYP
#define S3__CTL CYREG_PRT1_CTL
#define S3__DM0 CYREG_PRT1_DM0
#define S3__DM1 CYREG_PRT1_DM1
#define S3__DM2 CYREG_PRT1_DM2
#define S3__DR CYREG_PRT1_DR
#define S3__INP_DIS CYREG_PRT1_INP_DIS
#define S3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define S3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define S3__LCD_EN CYREG_PRT1_LCD_EN
#define S3__MASK 0x80u
#define S3__PORT 1u
#define S3__PRT CYREG_PRT1_PRT
#define S3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define S3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define S3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define S3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define S3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define S3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define S3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define S3__PS CYREG_PRT1_PS
#define S3__SHIFT 7u
#define S3__SLW CYREG_PRT1_SLW
#define SCK__0__INTTYPE CYREG_PICU12_INTTYPE6
#define SCK__0__MASK 0x40u
#define SCK__0__PC CYREG_PRT12_PC6
#define SCK__0__PORT 12u
#define SCK__0__SHIFT 6u
#define SCK__AG CYREG_PRT12_AG
#define SCK__BIE CYREG_PRT12_BIE
#define SCK__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCK__BYP CYREG_PRT12_BYP
#define SCK__DM0 CYREG_PRT12_DM0
#define SCK__DM1 CYREG_PRT12_DM1
#define SCK__DM2 CYREG_PRT12_DM2
#define SCK__DR CYREG_PRT12_DR
#define SCK__INP_DIS CYREG_PRT12_INP_DIS
#define SCK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCK__MASK 0x40u
#define SCK__PORT 12u
#define SCK__PRT CYREG_PRT12_PRT
#define SCK__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCK__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCK__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCK__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCK__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCK__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCK__PS CYREG_PRT12_PS
#define SCK__SHIFT 6u
#define SCK__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCK__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCK__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCK__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCK__SLW CYREG_PRT12_SLW
#define SCL__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCL__0__MASK 0x01u
#define SCL__0__PC CYREG_PRT12_PC0
#define SCL__0__PORT 12u
#define SCL__0__SHIFT 0u
#define SCL__AG CYREG_PRT12_AG
#define SCL__BIE CYREG_PRT12_BIE
#define SCL__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL__BYP CYREG_PRT12_BYP
#define SCL__DM0 CYREG_PRT12_DM0
#define SCL__DM1 CYREG_PRT12_DM1
#define SCL__DM2 CYREG_PRT12_DM2
#define SCL__DR CYREG_PRT12_DR
#define SCL__INP_DIS CYREG_PRT12_INP_DIS
#define SCL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL__MASK 0x01u
#define SCL__PORT 12u
#define SCL__PRT CYREG_PRT12_PRT
#define SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL__PS CYREG_PRT12_PS
#define SCL__SHIFT 0u
#define SCL__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL__SLW CYREG_PRT12_SLW
#define SDA__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDA__0__MASK 0x02u
#define SDA__0__PC CYREG_PRT12_PC1
#define SDA__0__PORT 12u
#define SDA__0__SHIFT 1u
#define SDA__AG CYREG_PRT12_AG
#define SDA__BIE CYREG_PRT12_BIE
#define SDA__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA__BYP CYREG_PRT12_BYP
#define SDA__DM0 CYREG_PRT12_DM0
#define SDA__DM1 CYREG_PRT12_DM1
#define SDA__DM2 CYREG_PRT12_DM2
#define SDA__DR CYREG_PRT12_DR
#define SDA__INP_DIS CYREG_PRT12_INP_DIS
#define SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA__MASK 0x02u
#define SDA__PORT 12u
#define SDA__PRT CYREG_PRT12_PRT
#define SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA__PS CYREG_PRT12_PS
#define SDA__SHIFT 1u
#define SDA__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA__SLW CYREG_PRT12_SLW
#define SDI__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SDI__0__MASK 0x20u
#define SDI__0__PC CYREG_PRT12_PC5
#define SDI__0__PORT 12u
#define SDI__0__SHIFT 5u
#define SDI__AG CYREG_PRT12_AG
#define SDI__BIE CYREG_PRT12_BIE
#define SDI__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDI__BYP CYREG_PRT12_BYP
#define SDI__DM0 CYREG_PRT12_DM0
#define SDI__DM1 CYREG_PRT12_DM1
#define SDI__DM2 CYREG_PRT12_DM2
#define SDI__DR CYREG_PRT12_DR
#define SDI__INP_DIS CYREG_PRT12_INP_DIS
#define SDI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDI__MASK 0x20u
#define SDI__PORT 12u
#define SDI__PRT CYREG_PRT12_PRT
#define SDI__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDI__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDI__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDI__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDI__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDI__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDI__PS CYREG_PRT12_PS
#define SDI__SHIFT 5u
#define SDI__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDI__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDI__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDI__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDI__SLW CYREG_PRT12_SLW
#define SDO__0__INTTYPE CYREG_PICU12_INTTYPE4
#define SDO__0__MASK 0x10u
#define SDO__0__PC CYREG_PRT12_PC4
#define SDO__0__PORT 12u
#define SDO__0__SHIFT 4u
#define SDO__AG CYREG_PRT12_AG
#define SDO__BIE CYREG_PRT12_BIE
#define SDO__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDO__BYP CYREG_PRT12_BYP
#define SDO__DM0 CYREG_PRT12_DM0
#define SDO__DM1 CYREG_PRT12_DM1
#define SDO__DM2 CYREG_PRT12_DM2
#define SDO__DR CYREG_PRT12_DR
#define SDO__INP_DIS CYREG_PRT12_INP_DIS
#define SDO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDO__MASK 0x10u
#define SDO__PORT 12u
#define SDO__PRT CYREG_PRT12_PRT
#define SDO__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDO__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDO__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDO__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDO__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDO__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDO__PS CYREG_PRT12_PS
#define SDO__SHIFT 4u
#define SDO__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDO__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDO__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDO__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDO__SLW CYREG_PRT12_SLW
#define SampleKlaar__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SampleKlaar__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SampleKlaar__INTC_MASK 0x01u
#define SampleKlaar__INTC_NUMBER 0u
#define SampleKlaar__INTC_PRIOR_NUM 1u
#define SampleKlaar__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define SampleKlaar__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SampleKlaar__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define SampleVraag__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SampleVraag__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SampleVraag__INTC_MASK 0x02u
#define SampleVraag__INTC_NUMBER 1u
#define SampleVraag__INTC_PRIOR_NUM 0u
#define SampleVraag__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define SampleVraag__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SampleVraag__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define TxDMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define TxDMA__DRQ_NUMBER 1u
#define TxDMA__NUMBEROF_TDS 0u
#define TxDMA__PRIORITY 2u
#define TxDMA__TERMIN_EN 0u
#define TxDMA__TERMIN_SEL 0u
#define TxDMA__TERMOUT0_EN 1u
#define TxDMA__TERMOUT0_SEL 1u
#define TxDMA__TERMOUT1_EN 0u
#define TxDMA__TERMOUT1_SEL 0u
#define VOL_ADC_SAR__CLK CYREG_SAR1_CLK
#define VOL_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define VOL_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define VOL_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define VOL_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define VOL_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define VOL_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define VOL_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define VOL_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define VOL_ADC_SAR__PM_ACT_MSK 0x02u
#define VOL_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define VOL_ADC_SAR__PM_STBY_MSK 0x02u
#define VOL_ADC_SAR__SW0 CYREG_SAR1_SW0
#define VOL_ADC_SAR__SW2 CYREG_SAR1_SW2
#define VOL_ADC_SAR__SW3 CYREG_SAR1_SW3
#define VOL_ADC_SAR__SW4 CYREG_SAR1_SW4
#define VOL_ADC_SAR__SW6 CYREG_SAR1_SW6
#define VOL_ADC_SAR__TR0 CYREG_SAR1_TR0
#define VOL_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define VOL_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define VOL_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define VOL_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define VOL_IRQ__INTC_MASK 0x10u
#define VOL_IRQ__INTC_NUMBER 4u
#define VOL_IRQ__INTC_PRIOR_NUM 7u
#define VOL_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define VOL_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define VOL_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define VOL_theACLK__CFG0 CYREG_CLKDIST_ACFG1_CFG0
#define VOL_theACLK__CFG1 CYREG_CLKDIST_ACFG1_CFG1
#define VOL_theACLK__CFG2 CYREG_CLKDIST_ACFG1_CFG2
#define VOL_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define VOL_theACLK__CFG3 CYREG_CLKDIST_ACFG1_CFG3
#define VOL_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define VOL_theACLK__INDEX 0x01u
#define VOL_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define VOL_theACLK__PM_ACT_MSK 0x02u
#define VOL_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define VOL_theACLK__PM_STBY_MSK 0x02u
#define WS__0__INTTYPE CYREG_PICU12_INTTYPE3
#define WS__0__MASK 0x08u
#define WS__0__PC CYREG_PRT12_PC3
#define WS__0__PORT 12u
#define WS__0__SHIFT 3u
#define WS__AG CYREG_PRT12_AG
#define WS__BIE CYREG_PRT12_BIE
#define WS__BIT_MASK CYREG_PRT12_BIT_MASK
#define WS__BYP CYREG_PRT12_BYP
#define WS__DM0 CYREG_PRT12_DM0
#define WS__DM1 CYREG_PRT12_DM1
#define WS__DM2 CYREG_PRT12_DM2
#define WS__DR CYREG_PRT12_DR
#define WS__INP_DIS CYREG_PRT12_INP_DIS
#define WS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define WS__MASK 0x08u
#define WS__PORT 12u
#define WS__PRT CYREG_PRT12_PRT
#define WS__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define WS__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define WS__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define WS__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define WS__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define WS__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define WS__PS CYREG_PRT12_PS
#define WS__SHIFT 3u
#define WS__SIO_CFG CYREG_PRT12_SIO_CFG
#define WS__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define WS__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define WS__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define WS__SLW CYREG_PRT12_SLW
#define BCLK__BUS_CLK__HZ 78000000U
#define BCLK__BUS_CLK__KHZ 78000U
#define BCLK__BUS_CLK__MHZ 78U
#define CY_PROJECT_NAME "IIR_filterProject_DFB"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 1
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 0
#define CYDEV_INTR_RISING 0x0000001Cu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
