Haven't finished simulating because iverilog has bad support to system verilog. Still trying to solve this problem.


update: trying to use vivado do simulation.