# Step one
#### Solution
```Verilog
module top_module( output one );

// Insert your code here
    assign one = 1'b1;

endmodule
```

#### Timing diagrams for selected test cases
![result](result.png)
