library IEEE;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ALU32BTo64B is
	port (
		C_in : in std_logic_vector(31 downto 0);
		C_out : out std_logic_vector(63 downto 0)
	);
end entity;

architecture behavior of ALU32BTo64B is

begin
	 C_out <= C_in + x"0000_0000_0000_0000"
end architecture;

