# do aula5_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/victor/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {/home/victor/insper/6-sem/descomp/aula5/ULASomaSub.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:46:18 on Sep 20,2023
# vcom -reportprogress 300 -2008 -work work /home/victor/insper/6-sem/descomp/aula5/ULASomaSub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ULASomaSub
# -- Compiling architecture comportamento of ULASomaSub
# End time: 10:46:18 on Sep 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/victor/insper/6-sem/descomp/aula5/somaConstante.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:46:18 on Sep 20,2023
# vcom -reportprogress 300 -2008 -work work /home/victor/insper/6-sem/descomp/aula5/somaConstante.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity somaConstante
# -- Compiling architecture comportamento of somaConstante
# End time: 10:46:18 on Sep 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/victor/insper/6-sem/descomp/aula5/decoderGeneric.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:46:18 on Sep 20,2023
# vcom -reportprogress 300 -2008 -work work /home/victor/insper/6-sem/descomp/aula5/decoderGeneric.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoderGeneric
# -- Compiling architecture comportamento of decoderGeneric
# End time: 10:46:18 on Sep 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/victor/insper/6-sem/descomp/aula5/muxGenerico2x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:46:18 on Sep 20,2023
# vcom -reportprogress 300 -2008 -work work /home/victor/insper/6-sem/descomp/aula5/muxGenerico2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity muxGenerico2x1
# -- Compiling architecture comportamento of muxGenerico2x1
# End time: 10:46:18 on Sep 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/victor/insper/6-sem/descomp/aula5/registradorGenerico.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:46:18 on Sep 20,2023
# vcom -reportprogress 300 -2008 -work work /home/victor/insper/6-sem/descomp/aula5/registradorGenerico.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registradorGenerico
# -- Compiling architecture comportamento of registradorGenerico
# End time: 10:46:18 on Sep 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/victor/insper/6-sem/descomp/aula5/memoriaRAM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:46:18 on Sep 20,2023
# vcom -reportprogress 300 -2008 -work work /home/victor/insper/6-sem/descomp/aula5/memoriaRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memoriaRAM
# -- Compiling architecture rtl of memoriaRAM
# End time: 10:46:18 on Sep 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/victor/insper/6-sem/descomp/aula5/memoriaROM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:46:18 on Sep 20,2023
# vcom -reportprogress 300 -2008 -work work /home/victor/insper/6-sem/descomp/aula5/memoriaROM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memoriaROM
# -- Compiling architecture assincrona of memoriaROM
# End time: 10:46:18 on Sep 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/victor/insper/6-sem/descomp/aula5/aula5.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:46:18 on Sep 20,2023
# vcom -reportprogress 300 -2008 -work work /home/victor/insper/6-sem/descomp/aula5/aula5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aula5
# -- Compiling architecture arquitetura of aula5
# ** Error: (vcom-11) Could not find work.edgedetector.
# ** Error (suppressible): /home/victor/insper/6-sem/descomp/aula5/aula5.vhd(58): (vcom-1195) Cannot find expanded name "work.edgeDetector".
# ** Error (suppressible): /home/victor/insper/6-sem/descomp/aula5/aula5.vhd(58): (vcom-1218) Expecting a component name, found "edgeDetector" (indexed name) instead.
# -- Loading entity muxGenerico2x1
# -- Loading entity registradorGenerico
# -- Loading package NUMERIC_STD
# -- Loading entity somaConstante
# -- Loading entity ULASomaSub
# -- Loading entity memoriaROM
# -- Loading entity decoderGeneric
# -- Loading entity memoriaRAM
# ** Note: /home/victor/insper/6-sem/descomp/aula5/aula5.vhd(122): VHDL Compiler exiting
# End time: 10:46:18 on Sep 20,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/victor/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./aula5_run_msim_rtl_vhdl.do line 15
# /home/victor/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -2008 -work work {/home/victor/insper/6-sem/descomp/aula5/aula5.vhd}"
# 
# stdin: <EOF>
