<stg><name>poly_sub_scaled_ntt.1</name>


<trans_list>

<trans id="590" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2474" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="2" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2474" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="12" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="13" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="14" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln962" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="16" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln962" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="18" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2485" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="19" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2485" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="20" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="22" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2491" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2491" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="24" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="25" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2497" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="27" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2497" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="29" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1339" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="30" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1339" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1345" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="31" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1345" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1354" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="35" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1354" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="37" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1373" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="38" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1373" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="39" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2513" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="43" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="44" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %u_112 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_112"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:1 %tmp_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %tmp

]]></Node>
<StgValue><ssdm name="tmp_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:2 %logn_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %logn

]]></Node>
<StgValue><ssdm name="logn_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:3 %scl_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %scl

]]></Node>
<StgValue><ssdm name="scl_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:4 %sch_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %sch

]]></Node>
<StgValue><ssdm name="sch_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:5 %k_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %k

]]></Node>
<StgValue><ssdm name="k_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:6 %fstride_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %fstride_r

]]></Node>
<StgValue><ssdm name="fstride_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:7 %flen_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %flen_r

]]></Node>
<StgValue><ssdm name="flen_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:8 %f_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %f_r

]]></Node>
<StgValue><ssdm name="f_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:9 %Fstride_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %Fstride

]]></Node>
<StgValue><ssdm name="Fstride_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %Flen_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Flen

]]></Node>
<StgValue><ssdm name="Flen_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:11 %F_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %F

]]></Node>
<StgValue><ssdm name="F_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="6">
<![CDATA[
entry:12 %scl_cast = sext i6 %scl_read

]]></Node>
<StgValue><ssdm name="scl_cast"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="8">
<![CDATA[
entry:13 %flen_cast14 = zext i8 %flen_read

]]></Node>
<StgValue><ssdm name="flen_cast14"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="18" op_0_bw="8">
<![CDATA[
entry:14 %fstride_cast = zext i8 %fstride_read

]]></Node>
<StgValue><ssdm name="fstride_cast"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="4">
<![CDATA[
entry:15 %logn_cast7 = zext i4 %logn_read

]]></Node>
<StgValue><ssdm name="logn_cast7"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="19" op_0_bw="9">
<![CDATA[
entry:16 %Fstride_cast = zext i9 %Fstride_read

]]></Node>
<StgValue><ssdm name="Fstride_cast"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="4">
<![CDATA[
entry:17 %logn_cast4 = zext i4 %logn_read

]]></Node>
<StgValue><ssdm name="logn_cast4"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="4">
<![CDATA[
entry:18 %empty = trunc i4 %logn_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:19 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:20 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:21 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:22 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:23 %specresourcelimit_ln2455 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_6, void @empty_6, void @function, void @empty_6

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln2455"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="4">
<![CDATA[
entry:24 %zext_ln2462 = zext i4 %logn_read

]]></Node>
<StgValue><ssdm name="zext_ln2462"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="4">
<![CDATA[
entry:25 %zext_ln2462_1 = zext i4 %logn_read

]]></Node>
<StgValue><ssdm name="zext_ln2462_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:26 %m_4 = shl i11 1, i11 %zext_ln2462_1

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="11">
<![CDATA[
entry:27 %zext_ln1329 = zext i11 %m_4

]]></Node>
<StgValue><ssdm name="zext_ln1329"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="11">
<![CDATA[
entry:28 %zext_ln1329_1 = zext i11 %m_4

]]></Node>
<StgValue><ssdm name="zext_ln1329_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:29 %tlen = add i8 %flen_read, i8 1

]]></Node>
<StgValue><ssdm name="tlen"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="8">
<![CDATA[
entry:30 %zext_ln1323 = zext i8 %tlen

]]></Node>
<StgValue><ssdm name="zext_ln1323"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="8">
<![CDATA[
entry:31 %zext_ln1323_1 = zext i8 %tlen

]]></Node>
<StgValue><ssdm name="zext_ln1323_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="8">
<![CDATA[
entry:32 %zext_ln1323_2 = zext i8 %tlen

]]></Node>
<StgValue><ssdm name="zext_ln1323_2"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="18" op_0_bw="8">
<![CDATA[
entry:33 %zext_ln1323_3 = zext i8 %tlen

]]></Node>
<StgValue><ssdm name="zext_ln1323_3"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="8">
<![CDATA[
entry:34 %zext_ln1323_4 = zext i8 %tlen

]]></Node>
<StgValue><ssdm name="zext_ln1323_4"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
entry:35 %shl_ln2467_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %m_4, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln2467_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
entry:36 %shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %m_4, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="14">
<![CDATA[
entry:37 %zext_ln2466 = zext i14 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln2466"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:38 %fk = add i15 %zext_ln2466, i15 %tmp_read

]]></Node>
<StgValue><ssdm name="fk"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:39 %shl_ln2467 = shl i16 %zext_ln1323_4, i16 %zext_ln2462

]]></Node>
<StgValue><ssdm name="shl_ln2467"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="16">
<![CDATA[
entry:40 %trunc_ln2467 = trunc i16 %shl_ln2467

]]></Node>
<StgValue><ssdm name="trunc_ln2467"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="12">
<![CDATA[
entry:41 %zext_ln2467 = zext i12 %shl_ln2467_2

]]></Node>
<StgValue><ssdm name="zext_ln2467"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:42 %add_ln2467 = add i13 %zext_ln2467, i13 %trunc_ln2467

]]></Node>
<StgValue><ssdm name="add_ln2467"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
entry:43 %shl_ln2467_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2467, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2467_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:44 %t1 = add i15 %shl_ln2467_1, i15 %tmp_read

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:45 %x_assign = add i8 %flen_read, i8 255

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="8">
<![CDATA[
entry:46 %x_assign_85_cast = zext i8 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_85_cast"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:47 %k_9 = sub i3 2, i3 %empty

]]></Node>
<StgValue><ssdm name="k_9"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="3">
<![CDATA[
entry:48 %k_9_cast47 = zext i3 %k_9

]]></Node>
<StgValue><ssdm name="k_9_cast47"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:49 %sub_i92 = xor i5 %logn_cast4, i5 31

]]></Node>
<StgValue><ssdm name="sub_i92"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="26" op_0_bw="5">
<![CDATA[
entry:50 %sub_i92_cast = zext i5 %sub_i92

]]></Node>
<StgValue><ssdm name="sub_i92_cast"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:51 %ni = shl i26 1, i26 %sub_i92_cast

]]></Node>
<StgValue><ssdm name="ni"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="26">
<![CDATA[
entry:52 %zext_ln1330 = zext i26 %ni

]]></Node>
<StgValue><ssdm name="zext_ln1330"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="8">
<![CDATA[
entry:53 %zext_ln2474 = zext i8 %flen_read

]]></Node>
<StgValue><ssdm name="zext_ln2474"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:54 %store_ln2474 = store i8 0, i8 %u_112

]]></Node>
<StgValue><ssdm name="store_ln2474"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
entry:55 %br_ln2474 = br void %VITIS_LOOP_2485_2

]]></Node>
<StgValue><ssdm name="br_ln2474"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_2485_2:0 %u_186 = load i8 %u_112

]]></Node>
<StgValue><ssdm name="u_186"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2485_2:1 %zext_ln2474_1 = zext i8 %u_186

]]></Node>
<StgValue><ssdm name="zext_ln2474_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2485_2:2 %zext_ln2474_2 = zext i8 %u_186

]]></Node>
<StgValue><ssdm name="zext_ln2474_2"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_2485_2:3 %icmp_ln2474 = icmp_eq  i8 %u_186, i8 %tlen

]]></Node>
<StgValue><ssdm name="icmp_ln2474"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_2485_2:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 210, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_2485_2:5 %u_192 = add i8 %u_186, i8 1

]]></Node>
<StgValue><ssdm name="u_192"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_2485_2:6 %br_ln2474 = br i1 %icmp_ln2474, void %VITIS_LOOP_2485_2.split, void %for.end42.loopexit

]]></Node>
<StgValue><ssdm name="br_ln2474"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_2485_2.split:1 %PRIMES_p_addr = getelementptr i25 %PRIMES_p, i64 0, i64 %zext_ln2474_1

]]></Node>
<StgValue><ssdm name="PRIMES_p_addr"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="25" op_0_bw="10">
<![CDATA[
VITIS_LOOP_2485_2.split:2 %p = load i10 %PRIMES_p_addr

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="19" op_0_bw="32">
<![CDATA[
for.end42.loopexit:0 %idx133 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx133"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="18" op_0_bw="32">
<![CDATA[
for.end42.loopexit:1 %idx131 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx131"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="11" op_0_bw="32">
<![CDATA[
for.end42.loopexit:2 %u = alloca i32 1

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="9" op_5_bw="64" op_6_bw="1" op_7_bw="15" op_8_bw="25" op_9_bw="31">
<![CDATA[
for.end42.loopexit:3 %call_ln2508 = call void @zint_rebuild_CRT.1, i32 %vla18, i15 %fk, i9 %zext_ln1323_2, i9 %zext_ln1323_2, i64 %zext_ln1329, i1 1, i15 %t1, i25 %PRIMES_p, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln2508"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end42.loopexit:8 %store_ln2513 = store i11 0, i11 %u

]]></Node>
<StgValue><ssdm name="store_ln2513"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.end42.loopexit:9 %store_ln2513 = store i18 0, i18 %idx131

]]></Node>
<StgValue><ssdm name="store_ln2513"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.end42.loopexit:10 %store_ln2513 = store i19 0, i19 %idx133

]]></Node>
<StgValue><ssdm name="store_ln2513"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="117" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="25" op_0_bw="10">
<![CDATA[
VITIS_LOOP_2485_2.split:2 %p = load i10 %PRIMES_p_addr

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="25">
<![CDATA[
VITIS_LOOP_2485_2.split:3 %trunc_ln1324 = trunc i25 %p

]]></Node>
<StgValue><ssdm name="trunc_ln1324"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="31" op_0_bw="25">
<![CDATA[
VITIS_LOOP_2485_2.split:4 %sext_ln1324 = sext i25 %p

]]></Node>
<StgValue><ssdm name="sext_ln1324"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_2485_2.split:6 %y_54 = sub i24 2, i24 %trunc_ln1324

]]></Node>
<StgValue><ssdm name="y_54"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="31" op_0_bw="24">
<![CDATA[
VITIS_LOOP_2485_2.split:7 %zext_ln656 = zext i24 %y_54

]]></Node>
<StgValue><ssdm name="zext_ln656"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2485_2.split:8 %mul_ln656 = mul i31 %sext_ln1324, i31 %zext_ln656

]]></Node>
<StgValue><ssdm name="mul_ln656"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2485_2.split:9 %sub_ln656 = sub i31 2, i31 %mul_ln656

]]></Node>
<StgValue><ssdm name="sub_ln656"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2485_2.split:10 %y_55 = mul i31 %sub_ln656, i31 %zext_ln656

]]></Node>
<StgValue><ssdm name="y_55"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2485_2.split:11 %mul_ln657 = mul i31 %sext_ln1324, i31 %y_55

]]></Node>
<StgValue><ssdm name="mul_ln657"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2485_2.split:12 %sub_ln657 = sub i31 2, i31 %mul_ln657

]]></Node>
<StgValue><ssdm name="sub_ln657"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2485_2.split:13 %y_56 = mul i31 %sub_ln657, i31 %y_55

]]></Node>
<StgValue><ssdm name="y_56"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_2485_2.split:5 %zext_ln1324 = zext i31 %sext_ln1324

]]></Node>
<StgValue><ssdm name="zext_ln1324"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2485_2.split:14 %mul_ln658 = mul i31 %sext_ln1324, i31 %y_56

]]></Node>
<StgValue><ssdm name="mul_ln658"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2485_2.split:15 %sub_ln658 = sub i31 2, i31 %mul_ln658

]]></Node>
<StgValue><ssdm name="sub_ln658"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2485_2.split:16 %y_57 = mul i31 %sub_ln658, i31 %y_56

]]></Node>
<StgValue><ssdm name="y_57"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2485_2.split:17 %mul_ln659 = mul i31 %sext_ln1324, i31 %y_57

]]></Node>
<StgValue><ssdm name="mul_ln659"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2485_2.split:18 %sub_ln659 = sub i31 2, i31 %mul_ln659

]]></Node>
<StgValue><ssdm name="sub_ln659"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2485_2.split:19 %y_58 = sub i31 0, i31 %y_57

]]></Node>
<StgValue><ssdm name="y_58"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_2485_2.split:20 %p0i = mul i31 %sub_ln659, i31 %y_58

]]></Node>
<StgValue><ssdm name="p0i"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_2485_2.split:21 %zext_ln1324_1 = zext i31 %p0i

]]></Node>
<StgValue><ssdm name="zext_ln1324_1"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_2485_2.split:22 %z_83 = sub i32 2147483648, i32 %zext_ln1324

]]></Node>
<StgValue><ssdm name="z_83"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_2485_2.split:23 %shl_ln685 = shl i32 %z_83, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln685"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_2485_2.split:24 %sub_ln685 = sub i32 %shl_ln685, i32 %zext_ln1324

]]></Node>
<StgValue><ssdm name="sub_ln685"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_2485_2.split:25 %tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln685, i32 31

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
VITIS_LOOP_2485_2.split:26 %select_ln685 = select i1 %tmp_171, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln685"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_2485_2.split:27 %and_ln685 = and i25 %p, i25 %select_ln685

]]></Node>
<StgValue><ssdm name="and_ln685"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="31" op_0_bw="25">
<![CDATA[
VITIS_LOOP_2485_2.split:28 %sext_ln685 = sext i25 %and_ln685

]]></Node>
<StgValue><ssdm name="sext_ln685"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_2485_2.split:29 %zext_ln685 = zext i31 %sext_ln685

]]></Node>
<StgValue><ssdm name="zext_ln685"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_2485_2.split:30 %z = add i32 %zext_ln685, i32 %sub_ln685

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_2485_2.split:31 %z_69 = call i32 @modp_montymul, i32 %z, i32 %z, i32 %zext_ln1324, i32 %zext_ln1324_1

]]></Node>
<StgValue><ssdm name="z_69"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="147" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_2485_2.split:32 %z_71 = call i32 @modp_montymul, i32 %z_69, i32 %z_69, i32 %zext_ln1324, i32 %zext_ln1324_1

]]></Node>
<StgValue><ssdm name="z_71"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="148" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_2485_2.split:33 %z_72 = call i32 @modp_montymul, i32 %z_71, i32 %z_71, i32 %zext_ln1324, i32 %zext_ln1324_1

]]></Node>
<StgValue><ssdm name="z_72"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="149" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_2485_2.split:34 %z_73 = call i32 @modp_montymul, i32 %z_72, i32 %z_72, i32 %zext_ln1324, i32 %zext_ln1324_1

]]></Node>
<StgValue><ssdm name="z_73"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_2485_2.split:0 %specloopname_ln2459 = specloopname void @_ssdm_op_SpecLoopName, void @empty_131

]]></Node>
<StgValue><ssdm name="specloopname_ln2459"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_2485_2.split:35 %z_74 = call i32 @modp_montymul, i32 %z_73, i32 %z_73, i32 %zext_ln1324, i32 %zext_ln1324_1

]]></Node>
<StgValue><ssdm name="z_74"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32">
<![CDATA[
VITIS_LOOP_2485_2.split:36 %trunc_ln735 = trunc i32 %z_74

]]></Node>
<StgValue><ssdm name="trunc_ln735"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
VITIS_LOOP_2485_2.split:37 %select_ln757 = select i1 %trunc_ln735, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln757"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_2485_2.split:38 %and_ln757 = and i25 %p, i25 %select_ln757

]]></Node>
<StgValue><ssdm name="and_ln757"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="31" op_0_bw="25">
<![CDATA[
VITIS_LOOP_2485_2.split:39 %sext_ln757 = sext i25 %and_ln757

]]></Node>
<StgValue><ssdm name="sext_ln757"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_2485_2.split:40 %zext_ln757 = zext i31 %sext_ln757

]]></Node>
<StgValue><ssdm name="zext_ln757"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_2485_2.split:41 %add_ln757 = add i32 %zext_ln757, i32 %z_74

]]></Node>
<StgValue><ssdm name="add_ln757"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_2485_2.split:42 %R2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln757, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="R2"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_2485_2.split:43 %zext_ln757_9 = zext i31 %R2

]]></Node>
<StgValue><ssdm name="zext_ln757_9"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_2485_2.split:44 %br_ln779 = br void %for.cond.i

]]></Node>
<StgValue><ssdm name="br_ln779"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.cond.i:0 %i = phi i32 0, void %VITIS_LOOP_2485_2.split, i32 %i_11, void %for.inc.i

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.cond.i:1 %r_10 = phi i32 %zext_ln757_9, void %VITIS_LOOP_2485_2.split, i32 %r, void %for.inc.i

]]></Node>
<StgValue><ssdm name="r_10"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.cond.i:2 %z_84 = phi i32 %z_83, void %VITIS_LOOP_2485_2.split, i32 %z_62, void %for.inc.i

]]></Node>
<StgValue><ssdm name="z_84"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.i:3 %shl_ln779 = shl i32 1, i32 %i

]]></Node>
<StgValue><ssdm name="shl_ln779"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="32">
<![CDATA[
for.cond.i:4 %trunc_ln779 = trunc i32 %shl_ln779

]]></Node>
<StgValue><ssdm name="trunc_ln779"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.i:5 %icmp_ln779 = icmp_ugt  i32 %shl_ln779, i32 %x_assign_85_cast

]]></Node>
<StgValue><ssdm name="icmp_ln779"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.i:6 %i_11 = add i32 %i, i32 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond.i:7 %br_ln779 = br i1 %icmp_ln779, void %for.body.i, void %modp_Rx.exit

]]></Node>
<StgValue><ssdm name="br_ln779"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i:0 %specloopname_ln781 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52

]]></Node>
<StgValue><ssdm name="specloopname_ln781"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i:1 %and_ln781 = and i8 %trunc_ln779, i8 %x_assign

]]></Node>
<StgValue><ssdm name="and_ln781"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i:2 %icmp_ln781 = icmp_eq  i8 %and_ln781, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln781"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:3 %br_ln781 = br i1 %icmp_ln781, void %if.then.i, void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln781"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="0"/>
<literal name="icmp_ln781" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.then.i:0 %z_77 = call i32 @modp_montymul, i32 %z_84, i32 %r_10, i32 %zext_ln1324, i32 %zext_ln1324_1

]]></Node>
<StgValue><ssdm name="z_77"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="0"/>
<literal name="icmp_ln781" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:1 %br_ln783 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln783"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
modp_Rx.exit:0 %PRIMES_g_addr = getelementptr i31 %PRIMES_g, i64 0, i64 %zext_ln2474_1

]]></Node>
<StgValue><ssdm name="PRIMES_g_addr"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln779" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="31" op_0_bw="10">
<![CDATA[
modp_Rx.exit:1 %PRIMES_g_load = load i10 %PRIMES_g_addr

]]></Node>
<StgValue><ssdm name="PRIMES_g_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.i:0 %z_62 = phi i32 %z_77, void %if.then.i, i32 %z_84, void %for.body.i

]]></Node>
<StgValue><ssdm name="z_62"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc.i:1 %r = call i32 @modp_montymul, i32 %r_10, i32 %r_10, i32 %zext_ln1324, i32 %zext_ln1324_1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i:2 %br_ln779 = br void %for.cond.i

]]></Node>
<StgValue><ssdm name="br_ln779"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="180" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="31" op_0_bw="10">
<![CDATA[
modp_Rx.exit:1 %PRIMES_g_load = load i10 %PRIMES_g_addr

]]></Node>
<StgValue><ssdm name="PRIMES_g_load"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="31">
<![CDATA[
modp_Rx.exit:2 %zext_ln937 = zext i31 %PRIMES_g_load

]]></Node>
<StgValue><ssdm name="zext_ln937"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
modp_Rx.exit:3 %g_assign_1 = call i32 @modp_montymul, i32 %zext_ln937, i32 %zext_ln757_9, i32 %zext_ln1324, i32 %zext_ln1324_1

]]></Node>
<StgValue><ssdm name="g_assign_1"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
modp_Rx.exit:4 %br_ln954 = br void %for.inc.i43

]]></Node>
<StgValue><ssdm name="br_ln954"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.i43:0 %k_7 = phi i4 %logn_read, void %modp_Rx.exit, i4 %k_12, void %for.inc.i43.split

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.i43:1 %g_assign_4 = phi i32 %g_assign_1, void %modp_Rx.exit, i32 %g_assign_3, void %for.inc.i43.split

]]></Node>
<StgValue><ssdm name="g_assign_4"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i43:2 %icmp_ln954 = icmp_ult  i4 %k_7, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln954"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i43:3 %br_ln954 = br i1 %icmp_ln954, void %for.end.i.loopexit, void %for.inc.i43.split

]]></Node>
<StgValue><ssdm name="br_ln954"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i43.split:0 %specloopname_ln938 = specloopname void @_ssdm_op_SpecLoopName, void @empty_99

]]></Node>
<StgValue><ssdm name="specloopname_ln938"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc.i43.split:1 %g_assign_3 = call i32 @modp_montymul, i32 %g_assign_4, i32 %g_assign_4, i32 %zext_ln1324, i32 %zext_ln1324_1

]]></Node>
<StgValue><ssdm name="g_assign_3"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i43.split:2 %k_12 = add i4 %k_7, i4 1

]]></Node>
<StgValue><ssdm name="k_12"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i43.split:3 %br_ln954 = br void %for.inc.i43

]]></Node>
<StgValue><ssdm name="br_ln954"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end.i.loopexit:0 %e = add i32 %zext_ln1324, i32 4294967294

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln954" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
for.end.i.loopexit:1 %br_ln808 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
for.inc.i.i:0 %i_9 = phi i6 30, void %for.end.i.loopexit, i6 %i_12, void %for.inc.i.i.split

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.i.i:1 %z_63 = phi i32 %z_83, void %for.end.i.loopexit, i32 %z_80, void %for.inc.i.i.split

]]></Node>
<StgValue><ssdm name="z_63"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i.i:2 %sext_ln808 = sext i6 %i_9

]]></Node>
<StgValue><ssdm name="sext_ln808"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.inc.i.i:3 %tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_9, i32 5

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 31, i64 31, i64 31

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i:5 %br_ln808 = br i1 %tmp_173, void %for.inc.i.i.split, void %modp_div.exit.i

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc.i.i.split:1 %z_79 = call i32 @modp_montymul, i32 %z_63, i32 %z_63, i32 %zext_ln1324, i32 %zext_ln1324_1

]]></Node>
<StgValue><ssdm name="z_79"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i.i.split:9 %i_12 = add i6 %i_9, i6 63

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
modp_div.exit.i:0 %z_78 = call i32 @modp_montymul, i32 %z_63, i32 1, i32 %zext_ln1324, i32 %zext_ln1324_1

]]></Node>
<StgValue><ssdm name="z_78"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.i.split:0 %specloopname_ln803 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln803"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc.i.i.split:2 %z2 = call i32 @modp_montymul, i32 %z_79, i32 %g_assign_4, i32 %zext_ln1324, i32 %zext_ln1324_1

]]></Node>
<StgValue><ssdm name="z2"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i.split:3 %xor_ln813 = xor i32 %z2, i32 %z_79

]]></Node>
<StgValue><ssdm name="xor_ln813"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i.split:4 %lshr_ln813 = lshr i32 %e, i32 %sext_ln808

]]></Node>
<StgValue><ssdm name="lshr_ln813"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="32">
<![CDATA[
for.inc.i.i.split:5 %trunc_ln813 = trunc i32 %lshr_ln813

]]></Node>
<StgValue><ssdm name="trunc_ln813"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.i.split:6 %select_ln813 = select i1 %trunc_ln813, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln813"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i.split:7 %and_ln813 = and i32 %xor_ln813, i32 %select_ln813

]]></Node>
<StgValue><ssdm name="and_ln813"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i.split:8 %z_80 = xor i32 %and_ln813, i32 %z_79

]]></Node>
<StgValue><ssdm name="z_80"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i.split:10 %br_ln808 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="212" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
modp_div.exit.i:1 %ig = call i32 @modp_montymul, i32 %zext_ln757_9, i32 %z_78, i32 %zext_ln1324, i32 %zext_ln1324_1

]]></Node>
<StgValue><ssdm name="ig"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
modp_div.exit.i:2 %br_ln962 = br void %for.inc15.i

]]></Node>
<StgValue><ssdm name="br_ln962"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc15.i:0 %x2 = phi i32 %z_83, void %modp_div.exit.i, i32 %x2_2, void %for.inc15.i.split

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc15.i:1 %x1_2 = phi i32 %z_83, void %modp_div.exit.i, i32 %x1_3, void %for.inc15.i.split

]]></Node>
<StgValue><ssdm name="x1_2"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc15.i:2 %u_116 = phi i11 0, void %modp_div.exit.i, i11 %u_190, void %for.inc15.i.split

]]></Node>
<StgValue><ssdm name="u_116"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="11">
<![CDATA[
for.inc15.i:3 %trunc_ln962 = trunc i11 %u_116

]]></Node>
<StgValue><ssdm name="trunc_ln962"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc15.i:4 %icmp_ln962 = icmp_eq  i11 %u_116, i11 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln962"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc15.i:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc15.i:6 %u_190 = add i11 %u_116, i11 1

]]></Node>
<StgValue><ssdm name="u_190"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc15.i:7 %br_ln962 = br i1 %icmp_ln962, void %for.inc15.i.split, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="br_ln962"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc15.i.split:1 %shl_ln966 = shl i10 %trunc_ln962, i10 %k_9_cast47

]]></Node>
<StgValue><ssdm name="shl_ln966"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="10">
<![CDATA[
for.inc15.i.split:2 %zext_ln966 = zext i10 %shl_ln966

]]></Node>
<StgValue><ssdm name="zext_ln966"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:3 %REV10_addr = getelementptr i10 %REV10, i64 0, i64 %zext_ln966

]]></Node>
<StgValue><ssdm name="REV10_addr"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="10">
<![CDATA[
for.inc15.i.split:4 %v_25 = load i10 %REV10_addr

]]></Node>
<StgValue><ssdm name="v_25"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc15.i.split:21 %x1_3 = call i32 @modp_montymul, i32 %x1_2, i32 %g_assign_4, i32 %zext_ln1324, i32 %zext_ln1324_1

]]></Node>
<StgValue><ssdm name="x1_3"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln962" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
for.inc.preheader:0 %br_ln2485 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln2485"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="228" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="10">
<![CDATA[
for.inc15.i.split:4 %v_25 = load i10 %REV10_addr

]]></Node>
<StgValue><ssdm name="v_25"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc15.i.split:5 %shl_ln47 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %v_25, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln47"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="15" op_0_bw="12">
<![CDATA[
for.inc15.i.split:6 %zext_ln967 = zext i12 %shl_ln47

]]></Node>
<StgValue><ssdm name="zext_ln967"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc15.i.split:7 %add_ln967 = add i15 %zext_ln967, i15 %tmp_read

]]></Node>
<StgValue><ssdm name="add_ln967"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc15.i.split:8 %lshr_ln50 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln967, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln50"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="13">
<![CDATA[
for.inc15.i.split:9 %zext_ln967_1 = zext i13 %lshr_ln50

]]></Node>
<StgValue><ssdm name="zext_ln967_1"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:10 %vla18_addr_286 = getelementptr i32 %vla18, i64 0, i64 %zext_ln967_1

]]></Node>
<StgValue><ssdm name="vla18_addr_286"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc15.i.split:11 %store_ln967 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_286, i32 %x1_2, i4 15

]]></Node>
<StgValue><ssdm name="store_ln967"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc15.i.split:22 %x2_2 = call i32 @modp_montymul, i32 %x2, i32 %ig, i32 %zext_ln1324, i32 %zext_ln1324_1

]]></Node>
<StgValue><ssdm name="x2_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc15.i.split:0 %specloopname_ln942 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln942"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="10">
<![CDATA[
for.inc15.i.split:12 %zext_ln968 = zext i10 %v_25

]]></Node>
<StgValue><ssdm name="zext_ln968"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc15.i.split:13 %add_ln968 = add i11 %m_4, i11 %zext_ln968

]]></Node>
<StgValue><ssdm name="add_ln968"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
for.inc15.i.split:14 %shl_ln48 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln968, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln48"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="15" op_0_bw="13">
<![CDATA[
for.inc15.i.split:15 %zext_ln968_1 = zext i13 %shl_ln48

]]></Node>
<StgValue><ssdm name="zext_ln968_1"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc15.i.split:16 %add_ln968_1 = add i15 %zext_ln968_1, i15 %tmp_read

]]></Node>
<StgValue><ssdm name="add_ln968_1"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc15.i.split:17 %lshr_ln51 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln968_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln51"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="13">
<![CDATA[
for.inc15.i.split:18 %zext_ln968_2 = zext i13 %lshr_ln51

]]></Node>
<StgValue><ssdm name="zext_ln968_2"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:19 %vla18_addr_287 = getelementptr i32 %vla18, i64 0, i64 %zext_ln968_2

]]></Node>
<StgValue><ssdm name="vla18_addr_287"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc15.i.split:20 %store_ln968 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_287, i32 %x2, i4 15

]]></Node>
<StgValue><ssdm name="store_ln968"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
for.inc15.i.split:23 %br_ln962 = br void %for.inc15.i

]]></Node>
<StgValue><ssdm name="br_ln962"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="248" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc:0 %v_021 = phi i11 %v_26, void %for.inc.split, i11 0, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="v_021"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:1 %icmp_ln2485 = icmp_eq  i11 %v_021, i11 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln2485"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="251" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:3 %v_26 = add i11 %v_021, i11 1

]]></Node>
<StgValue><ssdm name="v_26"/></StgValue>
</operation>

<operation id="252" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln2485 = br i1 %icmp_ln2485, void %for.inc.split, void %VITIS_LOOP_2490_3

]]></Node>
<StgValue><ssdm name="br_ln2485"/></StgValue>
</operation>

<operation id="253" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="11">
<![CDATA[
for.inc.split:1 %trunc_ln2487 = trunc i11 %v_021

]]></Node>
<StgValue><ssdm name="trunc_ln2487"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc.split:2 %shl_ln49 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln2487, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln49"/></StgValue>
</operation>

<operation id="255" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="15" op_0_bw="12">
<![CDATA[
for.inc.split:3 %zext_ln2487 = zext i12 %shl_ln49

]]></Node>
<StgValue><ssdm name="zext_ln2487"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:4 %add_ln2487 = add i15 %zext_ln2487, i15 %k_read

]]></Node>
<StgValue><ssdm name="add_ln2487"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:5 %lshr_ln52 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2487, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln52"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:6 %zext_ln2487_1 = zext i13 %lshr_ln52

]]></Node>
<StgValue><ssdm name="zext_ln2487_1"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %vla18_addr_288 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2487_1

]]></Node>
<StgValue><ssdm name="vla18_addr_288"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2485" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:8 %w_53 = load i13 %vla18_addr_288

]]></Node>
<StgValue><ssdm name="w_53"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31">
<![CDATA[
VITIS_LOOP_2490_3:0 %call_ln2489 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %t1, i8 1, i15 %tmp_read, i32 %logn_cast7, i25 %p, i31 %p0i

]]></Node>
<StgValue><ssdm name="call_ln2489"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2485" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_2490_3:1 %add_ln2490 = add i12 %zext_ln2474_2, i12 %shl_ln2467_2

]]></Node>
<StgValue><ssdm name="add_ln2490"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="263" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln2477 = specloopname void @_ssdm_op_SpecLoopName, void @empty_128

]]></Node>
<StgValue><ssdm name="specloopname_ln2477"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:8 %w_53 = load i13 %vla18_addr_288

]]></Node>
<StgValue><ssdm name="w_53"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:9 %tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %w_53, i32 31

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
for.inc.split:10 %select_ln635 = select i1 %tmp_174, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln635"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc.split:11 %and_ln635 = and i25 %p, i25 %select_ln635

]]></Node>
<StgValue><ssdm name="and_ln635"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="31" op_0_bw="25">
<![CDATA[
for.inc.split:12 %sext_ln635 = sext i25 %and_ln635

]]></Node>
<StgValue><ssdm name="sext_ln635"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="31">
<![CDATA[
for.inc.split:13 %zext_ln635 = zext i31 %sext_ln635

]]></Node>
<StgValue><ssdm name="zext_ln635"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %w_54 = add i32 %w_53, i32 %zext_ln635

]]></Node>
<StgValue><ssdm name="w_54"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="13" op_0_bw="10">
<![CDATA[
for.inc.split:15 %zext_ln2487_2 = zext i10 %trunc_ln2487

]]></Node>
<StgValue><ssdm name="zext_ln2487_2"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:16 %add_ln2487_1 = add i13 %zext_ln2487_2, i13 %add_ln2467

]]></Node>
<StgValue><ssdm name="add_ln2487_1"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc.split:17 %shl_ln2487_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2487_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2487_1"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.split:18 %add_ln2487_2 = add i15 %shl_ln2487_1, i15 %tmp_read

]]></Node>
<StgValue><ssdm name="add_ln2487_2"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:19 %lshr_ln2487_1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2487_2, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln2487_1"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:20 %zext_ln2487_3 = zext i13 %lshr_ln2487_1

]]></Node>
<StgValue><ssdm name="zext_ln2487_3"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:21 %vla18_addr_289 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2487_3

]]></Node>
<StgValue><ssdm name="vla18_addr_289"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.split:22 %store_ln2487 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_289, i32 %w_54, i4 15

]]></Node>
<StgValue><ssdm name="store_ln2487"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:23 %br_ln2485 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln2485"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="280" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31">
<![CDATA[
VITIS_LOOP_2490_3:0 %call_ln2489 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %t1, i8 1, i15 %tmp_read, i32 %logn_cast7, i25 %p, i31 %p0i

]]></Node>
<StgValue><ssdm name="call_ln2489"/></StgValue>
</operation>

<operation id="281" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_2490_3:2 %zext_ln2457 = zext i12 %add_ln2490

]]></Node>
<StgValue><ssdm name="zext_ln2457"/></StgValue>
</operation>

<operation id="282" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_2490_3:3 %br_ln2490 = br void %for.inc22

]]></Node>
<StgValue><ssdm name="br_ln2490"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="283" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc22:0 %v_27 = phi i11 %v_30, void %zint_mod_small_unsigned.exit.i, i11 0, void %VITIS_LOOP_2490_3

]]></Node>
<StgValue><ssdm name="v_27"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
for.inc22:1 %idx = phi i18 %add_ln2491_1, void %zint_mod_small_unsigned.exit.i, i18 0, void %VITIS_LOOP_2490_3

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
for.inc22:2 %idx121 = phi i18 %add_ln2491_2, void %zint_mod_small_unsigned.exit.i, i18 0, void %VITIS_LOOP_2490_3

]]></Node>
<StgValue><ssdm name="idx121"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc22:3 %icmp_ln2491 = icmp_eq  i11 %v_27, i11 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln2491"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc22:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc22:5 %v_30 = add i11 %v_27, i11 1

]]></Node>
<StgValue><ssdm name="v_30"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc22:6 %br_ln2490 = br i1 %icmp_ln2491, void %for.inc22.split, void %VITIS_LOOP_2497_4

]]></Node>
<StgValue><ssdm name="br_ln2490"/></StgValue>
</operation>

<operation id="290" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc22.split:0 %specloopname_ln2457 = specloopname void @_ssdm_op_SpecLoopName, void @empty_129

]]></Node>
<StgValue><ssdm name="specloopname_ln2457"/></StgValue>
</operation>

<operation id="291" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="13" op_0_bw="18">
<![CDATA[
for.inc22.split:1 %trunc_ln2457_1 = trunc i18 %idx121

]]></Node>
<StgValue><ssdm name="trunc_ln2457_1"/></StgValue>
</operation>

<operation id="292" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc22.split:2 %add_ln2457 = add i13 %trunc_ln2457_1, i13 %zext_ln2457

]]></Node>
<StgValue><ssdm name="add_ln2457"/></StgValue>
</operation>

<operation id="293" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc22.split:3 %shl_ln51 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2457, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln51"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc22.split:4 %x_22 = add i15 %shl_ln51, i15 %tmp_read

]]></Node>
<StgValue><ssdm name="x_22"/></StgValue>
</operation>

<operation id="295" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="13" op_0_bw="18">
<![CDATA[
for.inc22.split:5 %trunc_ln2491 = trunc i18 %idx

]]></Node>
<StgValue><ssdm name="trunc_ln2491"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc22.split:6 %add_ln1524 = add i13 %trunc_ln2491, i13 8191

]]></Node>
<StgValue><ssdm name="add_ln1524"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
for.inc22.split:7 %br_ln1510 = br void %while.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln1510"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2491" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
VITIS_LOOP_2497_4:0 %shl_ln50 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %add_ln2490, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln50"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2491" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_2497_4:1 %zext_ln2490 = zext i14 %shl_ln50

]]></Node>
<StgValue><ssdm name="zext_ln2490"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2491" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_2497_4:2 %x_19 = add i15 %zext_ln2490, i15 %tmp_read

]]></Node>
<StgValue><ssdm name="x_19"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2491" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0">
<![CDATA[
VITIS_LOOP_2497_4:3 %call_ln2496 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %x_19, i8 %tlen, i15 %tmp_read, i32 %logn_cast7, i25 %p, i31 %p0i

]]></Node>
<StgValue><ssdm name="call_ln2496"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="302" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
while.body.i.i:0 %phi_ln1510 = phi i9 %u_191, void %while.body.i.i, i9 %flen_cast14, void %for.inc22.split

]]></Node>
<StgValue><ssdm name="phi_ln1510"/></StgValue>
</operation>

<operation id="303" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="13" op_0_bw="9">
<![CDATA[
while.body.i.i:2 %sext_ln1510 = sext i9 %phi_ln1510

]]></Node>
<StgValue><ssdm name="sext_ln1510"/></StgValue>
</operation>

<operation id="304" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.i.i:3 %u_191 = add i9 %phi_ln1510, i9 511

]]></Node>
<StgValue><ssdm name="u_191"/></StgValue>
</operation>

<operation id="305" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
while.body.i.i:6 %add_ln1524_3 = add i13 %add_ln1524, i13 %sext_ln1510

]]></Node>
<StgValue><ssdm name="add_ln1524_3"/></StgValue>
</operation>

<operation id="306" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
while.body.i.i:7 %shl_ln52 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1524_3, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln52"/></StgValue>
</operation>

<operation id="307" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
while.body.i.i:8 %add_ln1524_2 = add i15 %shl_ln52, i15 %f_read

]]></Node>
<StgValue><ssdm name="add_ln1524_2"/></StgValue>
</operation>

<operation id="308" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i.i:9 %lshr_ln53 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1524_2, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln53"/></StgValue>
</operation>

<operation id="309" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="13">
<![CDATA[
while.body.i.i:10 %zext_ln1524 = zext i13 %lshr_ln53

]]></Node>
<StgValue><ssdm name="zext_ln1524"/></StgValue>
</operation>

<operation id="310" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.i:11 %vla18_addr_290 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1524

]]></Node>
<StgValue><ssdm name="vla18_addr_290"/></StgValue>
</operation>

<operation id="311" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="13">
<![CDATA[
while.body.i.i:12 %vla18_load_194 = load i13 %vla18_addr_290

]]></Node>
<StgValue><ssdm name="vla18_load_194"/></StgValue>
</operation>

<operation id="312" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.i.i:28 %icmp_ln1520 = icmp_eq  i9 %u_191, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln1520"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="313" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.body.i.i:1 %x_17 = phi i32 %x_26, void %while.body.i.i, i32 0, void %for.inc22.split

]]></Node>
<StgValue><ssdm name="x_17"/></StgValue>
</operation>

<operation id="314" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.i:4 %specloopname_ln1509 = specloopname void @_ssdm_op_SpecLoopName, void @empty_83

]]></Node>
<StgValue><ssdm name="specloopname_ln1509"/></StgValue>
</operation>

<operation id="315" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
while.body.i.i:5 %x_23 = call i32 @modp_montymul, i32 %x_17, i32 %zext_ln757_9, i32 %zext_ln1324, i32 %zext_ln1324_1

]]></Node>
<StgValue><ssdm name="x_23"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="13">
<![CDATA[
while.body.i.i:12 %vla18_load_194 = load i13 %vla18_addr_290

]]></Node>
<StgValue><ssdm name="vla18_load_194"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.i:13 %w_55 = sub i32 %vla18_load_194, i32 %zext_ln1324

]]></Node>
<StgValue><ssdm name="w_55"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.body.i.i:14 %tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %w_55, i32 31

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="319" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
while.body.i.i:15 %select_ln1525 = select i1 %tmp_175, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln1525"/></StgValue>
</operation>

<operation id="320" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
while.body.i.i:16 %and_ln1525 = and i25 %p, i25 %select_ln1525

]]></Node>
<StgValue><ssdm name="and_ln1525"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="31" op_0_bw="25">
<![CDATA[
while.body.i.i:17 %sext_ln1521 = sext i25 %and_ln1525

]]></Node>
<StgValue><ssdm name="sext_ln1521"/></StgValue>
</operation>

<operation id="322" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="31">
<![CDATA[
while.body.i.i:18 %zext_ln1521 = zext i31 %sext_ln1521

]]></Node>
<StgValue><ssdm name="zext_ln1521"/></StgValue>
</operation>

<operation id="323" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.i:19 %w_57 = sub i32 %x_23, i32 %zext_ln1324

]]></Node>
<StgValue><ssdm name="w_57"/></StgValue>
</operation>

<operation id="324" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.i:20 %add_ln685 = add i32 %w_55, i32 %zext_ln1521

]]></Node>
<StgValue><ssdm name="add_ln685"/></StgValue>
</operation>

<operation id="325" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.i:21 %add_ln685_10 = add i32 %add_ln685, i32 %w_57

]]></Node>
<StgValue><ssdm name="add_ln685_10"/></StgValue>
</operation>

<operation id="326" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.body.i.i:22 %tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln685_10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="327" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
while.body.i.i:23 %select_ln685_7 = select i1 %tmp_176, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln685_7"/></StgValue>
</operation>

<operation id="328" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
while.body.i.i:24 %and_ln685_5 = and i25 %p, i25 %select_ln685_7

]]></Node>
<StgValue><ssdm name="and_ln685_5"/></StgValue>
</operation>

<operation id="329" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="31" op_0_bw="25">
<![CDATA[
while.body.i.i:25 %sext_ln685_5 = sext i25 %and_ln685_5

]]></Node>
<StgValue><ssdm name="sext_ln685_5"/></StgValue>
</operation>

<operation id="330" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="31">
<![CDATA[
while.body.i.i:26 %zext_ln685_7 = zext i31 %sext_ln685_5

]]></Node>
<StgValue><ssdm name="zext_ln685_7"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.i:27 %x_26 = add i32 %zext_ln685_7, i32 %add_ln685_10

]]></Node>
<StgValue><ssdm name="x_26"/></StgValue>
</operation>

<operation id="332" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i.i:29 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 209, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="333" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.i:30 %br_ln1520 = br i1 %icmp_ln1520, void %while.body.i.i, void %zint_mod_small_unsigned.exit.i

]]></Node>
<StgValue><ssdm name="br_ln1520"/></StgValue>
</operation>

<operation id="334" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
zint_mod_small_unsigned.exit.i:0 %add_ln1544 = add i13 %add_ln1524, i13 %zext_ln2474

]]></Node>
<StgValue><ssdm name="add_ln1544"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
zint_mod_small_unsigned.exit.i:1 %shl_ln54 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1544, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln54"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
zint_mod_small_unsigned.exit.i:2 %add_ln1544_2 = add i15 %shl_ln54, i15 %f_read

]]></Node>
<StgValue><ssdm name="add_ln1544_2"/></StgValue>
</operation>

<operation id="337" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit.i:3 %lshr_ln1544_2 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1544_2, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln1544_2"/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="13">
<![CDATA[
zint_mod_small_unsigned.exit.i:4 %zext_ln1544 = zext i13 %lshr_ln1544_2

]]></Node>
<StgValue><ssdm name="zext_ln1544"/></StgValue>
</operation>

<operation id="339" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
zint_mod_small_unsigned.exit.i:5 %vla18_addr_293 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1544

]]></Node>
<StgValue><ssdm name="vla18_addr_293"/></StgValue>
</operation>

<operation id="340" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="13">
<![CDATA[
zint_mod_small_unsigned.exit.i:6 %vla18_load_195 = load i13 %vla18_addr_293

]]></Node>
<StgValue><ssdm name="vla18_load_195"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit.i:19 %lshr_ln55 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %x_22, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln55"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
zint_mod_small_unsigned.exit.i:23 %add_ln2491_1 = add i18 %idx, i18 %fstride_cast

]]></Node>
<StgValue><ssdm name="add_ln2491_1"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
zint_mod_small_unsigned.exit.i:24 %add_ln2491_2 = add i18 %zext_ln1323_3, i18 %idx121

]]></Node>
<StgValue><ssdm name="add_ln2491_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="344" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="13">
<![CDATA[
zint_mod_small_unsigned.exit.i:6 %vla18_load_195 = load i13 %vla18_addr_293

]]></Node>
<StgValue><ssdm name="vla18_load_195"/></StgValue>
</operation>

<operation id="345" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit.i:7 %trunc_ln9 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %vla18_load_195, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="346" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="3" op_0_bw="2">
<![CDATA[
zint_mod_small_unsigned.exit.i:8 %zext_ln1544_3 = zext i2 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln1544_3"/></StgValue>
</operation>

<operation id="347" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
zint_mod_small_unsigned.exit.i:9 %sub_ln1544 = sub i3 0, i3 %zext_ln1544_3

]]></Node>
<StgValue><ssdm name="sub_ln1544"/></StgValue>
</operation>

<operation id="348" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="3">
<![CDATA[
zint_mod_small_unsigned.exit.i:10 %sext_ln1544 = sext i3 %sub_ln1544

]]></Node>
<StgValue><ssdm name="sext_ln1544"/></StgValue>
</operation>

<operation id="349" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit.i:11 %and_ln1544 = and i32 %z_84, i32 %sext_ln1544

]]></Node>
<StgValue><ssdm name="and_ln1544"/></StgValue>
</operation>

<operation id="350" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit.i:12 %sub_ln697 = sub i32 %x_26, i32 %and_ln1544

]]></Node>
<StgValue><ssdm name="sub_ln697"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit.i:13 %tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln697, i32 31

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="352" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
zint_mod_small_unsigned.exit.i:14 %select_ln697 = select i1 %tmp_177, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln697"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
zint_mod_small_unsigned.exit.i:15 %and_ln697 = and i25 %p, i25 %select_ln697

]]></Node>
<StgValue><ssdm name="and_ln697"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="31" op_0_bw="25">
<![CDATA[
zint_mod_small_unsigned.exit.i:16 %sext_ln697 = sext i25 %and_ln697

]]></Node>
<StgValue><ssdm name="sext_ln697"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="31">
<![CDATA[
zint_mod_small_unsigned.exit.i:17 %zext_ln697 = zext i31 %sext_ln697

]]></Node>
<StgValue><ssdm name="zext_ln697"/></StgValue>
</operation>

<operation id="356" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
zint_mod_small_unsigned.exit.i:18 %z_82 = add i32 %zext_ln697, i32 %sub_ln697

]]></Node>
<StgValue><ssdm name="z_82"/></StgValue>
</operation>

<operation id="357" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="13">
<![CDATA[
zint_mod_small_unsigned.exit.i:20 %zext_ln2494 = zext i13 %lshr_ln55

]]></Node>
<StgValue><ssdm name="zext_ln2494"/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
zint_mod_small_unsigned.exit.i:21 %vla18_addr_294 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2494

]]></Node>
<StgValue><ssdm name="vla18_addr_294"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
zint_mod_small_unsigned.exit.i:22 %store_ln2494 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_294, i32 %z_82, i4 15

]]></Node>
<StgValue><ssdm name="store_ln2494"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
zint_mod_small_unsigned.exit.i:25 %br_ln2490 = br void %for.inc22

]]></Node>
<StgValue><ssdm name="br_ln2490"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="361" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="8" op_4_bw="15" op_5_bw="32" op_6_bw="25" op_7_bw="31" op_8_bw="0">
<![CDATA[
VITIS_LOOP_2497_4:3 %call_ln2496 = call void @modp_NTT2_ext.1, i32 %vla18, i15 %x_19, i8 %tlen, i15 %tmp_read, i32 %logn_cast7, i25 %p, i31 %p0i

]]></Node>
<StgValue><ssdm name="call_ln2496"/></StgValue>
</operation>

<operation id="362" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_2497_4:4 %br_ln2497 = br void %for.inc35

]]></Node>
<StgValue><ssdm name="br_ln2497"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="363" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc35:0 %v_28 = phi i11 0, void %VITIS_LOOP_2497_4, i11 %v_29, void %for.inc35.split

]]></Node>
<StgValue><ssdm name="v_28"/></StgValue>
</operation>

<operation id="364" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
for.inc35:1 %idx123 = phi i18 0, void %VITIS_LOOP_2497_4, i18 %add_ln2497_1, void %for.inc35.split

]]></Node>
<StgValue><ssdm name="idx123"/></StgValue>
</operation>

<operation id="365" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc35:2 %icmp_ln2497 = icmp_eq  i11 %v_28, i11 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln2497"/></StgValue>
</operation>

<operation id="366" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc35:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="367" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc35:4 %v_29 = add i11 %v_28, i11 1

]]></Node>
<StgValue><ssdm name="v_29"/></StgValue>
</operation>

<operation id="368" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc35:5 %br_ln2497 = br i1 %icmp_ln2497, void %for.inc35.split, void %for.cond.i74.preheader

]]></Node>
<StgValue><ssdm name="br_ln2497"/></StgValue>
</operation>

<operation id="369" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="13" op_0_bw="18">
<![CDATA[
for.inc35.split:1 %trunc_ln2457_2 = trunc i18 %idx123

]]></Node>
<StgValue><ssdm name="trunc_ln2457_2"/></StgValue>
</operation>

<operation id="370" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc35.split:2 %add_ln2457_2 = add i13 %trunc_ln2457_2, i13 %zext_ln2457

]]></Node>
<StgValue><ssdm name="add_ln2457_2"/></StgValue>
</operation>

<operation id="371" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc35.split:3 %shl_ln2457_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2457_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2457_1"/></StgValue>
</operation>

<operation id="372" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc35.split:4 %x = add i15 %shl_ln2457_1, i15 %tmp_read

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="373" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="11">
<![CDATA[
for.inc35.split:5 %trunc_ln2500 = trunc i11 %v_28

]]></Node>
<StgValue><ssdm name="trunc_ln2500"/></StgValue>
</operation>

<operation id="374" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="13" op_0_bw="10">
<![CDATA[
for.inc35.split:6 %zext_ln2500 = zext i10 %trunc_ln2500

]]></Node>
<StgValue><ssdm name="zext_ln2500"/></StgValue>
</operation>

<operation id="375" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc35.split:7 %add_ln2500 = add i13 %zext_ln2500, i13 %add_ln2467

]]></Node>
<StgValue><ssdm name="add_ln2500"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc35.split:8 %shl_ln53 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2500, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln53"/></StgValue>
</operation>

<operation id="377" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc35.split:9 %add_ln2500_1 = add i15 %shl_ln53, i15 %tmp_read

]]></Node>
<StgValue><ssdm name="add_ln2500_1"/></StgValue>
</operation>

<operation id="378" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc35.split:10 %lshr_ln54 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2500_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln54"/></StgValue>
</operation>

<operation id="379" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="13">
<![CDATA[
for.inc35.split:11 %zext_ln2500_1 = zext i13 %lshr_ln54

]]></Node>
<StgValue><ssdm name="zext_ln2500_1"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35.split:12 %vla18_addr_291 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2500_1

]]></Node>
<StgValue><ssdm name="vla18_addr_291"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="13">
<![CDATA[
for.inc35.split:13 %vla18_load_192 = load i13 %vla18_addr_291

]]></Node>
<StgValue><ssdm name="vla18_load_192"/></StgValue>
</operation>

<operation id="382" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc35.split:14 %lshr_ln2500_1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %x, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln2500_1"/></StgValue>
</operation>

<operation id="383" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="13">
<![CDATA[
for.inc35.split:15 %zext_ln2500_2 = zext i13 %lshr_ln2500_1

]]></Node>
<StgValue><ssdm name="zext_ln2500_2"/></StgValue>
</operation>

<operation id="384" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35.split:16 %vla18_addr_292 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2500_2

]]></Node>
<StgValue><ssdm name="vla18_addr_292"/></StgValue>
</operation>

<operation id="385" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="13">
<![CDATA[
for.inc35.split:17 %vla18_load_193 = load i13 %vla18_addr_292

]]></Node>
<StgValue><ssdm name="vla18_load_193"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc35.split:21 %add_ln2497_1 = add i18 %zext_ln1323_3, i18 %idx123

]]></Node>
<StgValue><ssdm name="add_ln2497_1"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
for.cond.i74.preheader:0 %br_ln1329 = br void %for.cond.i74

]]></Node>
<StgValue><ssdm name="br_ln1329"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="388" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="13">
<![CDATA[
for.inc35.split:13 %vla18_load_192 = load i13 %vla18_addr_291

]]></Node>
<StgValue><ssdm name="vla18_load_192"/></StgValue>
</operation>

<operation id="389" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="13">
<![CDATA[
for.inc35.split:17 %vla18_load_193 = load i13 %vla18_addr_292

]]></Node>
<StgValue><ssdm name="vla18_load_193"/></StgValue>
</operation>

<operation id="390" st_id="28" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc35.split:18 %tmp_s = call i32 @modp_montymul, i32 %vla18_load_192, i32 %vla18_load_193, i32 %zext_ln1324, i32 %zext_ln1324_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="391" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc35.split:0 %specloopname_ln2457 = specloopname void @_ssdm_op_SpecLoopName, void @empty_130

]]></Node>
<StgValue><ssdm name="specloopname_ln2457"/></StgValue>
</operation>

<operation id="392" st_id="29" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc35.split:19 %tmp_73 = call i32 @modp_montymul, i32 %tmp_s, i32 %zext_ln757_9, i32 %zext_ln1324, i32 %zext_ln1324_1

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="393" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc35.split:20 %store_ln2499 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_292, i32 %tmp_73, i4 15

]]></Node>
<StgValue><ssdm name="store_ln2499"/></StgValue>
</operation>

<operation id="394" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
for.inc35.split:22 %br_ln2497 = br void %for.inc35

]]></Node>
<StgValue><ssdm name="br_ln2497"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="395" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.cond.i74:0 %m = phi i11 %zext_ln1343, void %for.inc19.i.loopexit, i11 %m_4, void %for.cond.i74.preheader

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="396" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond.i74:1 %t = phi i64 %dt, void %for.inc19.i.loopexit, i64 1, void %for.cond.i74.preheader

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="397" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond.i74:2 %tmp_178 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %m, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="398" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.cond.i74:3 %icmp_ln1339 = icmp_eq  i10 %tmp_178, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln1339"/></StgValue>
</operation>

<operation id="399" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond.i74:4 %br_ln1339 = br i1 %icmp_ln1339, void %iNTT_loop2.i, void %for.inc27.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln1339"/></StgValue>
</operation>

<operation id="400" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
iNTT_loop2.i:0 %specloopname_ln1343 = specloopname void @_ssdm_op_SpecLoopName, void @empty_73

]]></Node>
<StgValue><ssdm name="specloopname_ln1343"/></StgValue>
</operation>

<operation id="401" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
iNTT_loop2.i:1 %hm = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %m, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="hm"/></StgValue>
</operation>

<operation id="402" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="10">
<![CDATA[
iNTT_loop2.i:2 %zext_ln1343 = zext i10 %hm

]]></Node>
<StgValue><ssdm name="zext_ln1343"/></StgValue>
</operation>

<operation id="403" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
iNTT_loop2.i:3 %dt = shl i64 %t, i64 1

]]></Node>
<StgValue><ssdm name="dt"/></StgValue>
</operation>

<operation id="404" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="10">
<![CDATA[
iNTT_loop2.i:4 %zext_ln1345 = zext i10 %hm

]]></Node>
<StgValue><ssdm name="zext_ln1345"/></StgValue>
</operation>

<operation id="405" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
iNTT_loop2.i:5 %br_ln1345 = br void %iNTT_loop3.i

]]></Node>
<StgValue><ssdm name="br_ln1345"/></StgValue>
</operation>

<operation id="406" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1339" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
for.inc27.i.preheader:0 %br_ln1373 = br void %for.inc27.i

]]></Node>
<StgValue><ssdm name="br_ln1373"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="407" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
iNTT_loop3.i:0 %v1 = phi i64 0, void %iNTT_loop2.i, i64 %v1_1, void %for.inc15.i91.loopexit

]]></Node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>

<operation id="408" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
iNTT_loop3.i:1 %u_193 = phi i10 0, void %iNTT_loop2.i, i10 %u_194, void %for.inc15.i91.loopexit

]]></Node>
<StgValue><ssdm name="u_193"/></StgValue>
</operation>

<operation id="409" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
iNTT_loop3.i:2 %icmp_ln1345 = icmp_eq  i10 %u_193, i10 %hm

]]></Node>
<StgValue><ssdm name="icmp_ln1345"/></StgValue>
</operation>

<operation id="410" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
iNTT_loop3.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="411" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
iNTT_loop3.i:4 %u_194 = add i10 %u_193, i10 1

]]></Node>
<StgValue><ssdm name="u_194"/></StgValue>
</operation>

<operation id="412" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
iNTT_loop3.i:5 %br_ln1345 = br i1 %icmp_ln1345, void %iNTT_loop3.i.split, void %for.inc19.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1345"/></StgValue>
</operation>

<operation id="413" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="10">
<![CDATA[
iNTT_loop3.i.split:1 %zext_ln1351 = zext i10 %u_193

]]></Node>
<StgValue><ssdm name="zext_ln1351"/></StgValue>
</operation>

<operation id="414" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
iNTT_loop3.i.split:2 %add_ln1351 = add i12 %zext_ln1329_1, i12 %zext_ln1351

]]></Node>
<StgValue><ssdm name="add_ln1351"/></StgValue>
</operation>

<operation id="415" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
iNTT_loop3.i.split:3 %add_ln1351_1 = add i12 %add_ln1351, i12 %zext_ln1345

]]></Node>
<StgValue><ssdm name="add_ln1351_1"/></StgValue>
</operation>

<operation id="416" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="13" op_0_bw="64">
<![CDATA[
iNTT_loop3.i.split:11 %trunc_ln1345 = trunc i64 %v1

]]></Node>
<StgValue><ssdm name="trunc_ln1345"/></StgValue>
</operation>

<operation id="417" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
iNTT_loop3.i.split:12 %mul_ln1352 = mul i13 %trunc_ln1345, i13 %zext_ln1323_1

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="418" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="13" op_0_bw="64">
<![CDATA[
iNTT_loop3.i.split:13 %trunc_ln1329_1 = trunc i64 %t

]]></Node>
<StgValue><ssdm name="trunc_ln1329_1"/></StgValue>
</operation>

<operation id="419" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
iNTT_loop3.i.split:14 %add_ln1353 = add i13 %trunc_ln1345, i13 %trunc_ln1329_1

]]></Node>
<StgValue><ssdm name="add_ln1353"/></StgValue>
</operation>

<operation id="420" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
iNTT_loop3.i.split:15 %mul_ln1353 = mul i13 %add_ln1353, i13 %zext_ln1323_1

]]></Node>
<StgValue><ssdm name="mul_ln1353"/></StgValue>
</operation>

<operation id="421" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1345" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
for.inc19.i.loopexit:0 %br_ln1339 = br void %for.cond.i74

]]></Node>
<StgValue><ssdm name="br_ln1339"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="422" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
iNTT_loop3.i.split:12 %mul_ln1352 = mul i13 %trunc_ln1345, i13 %zext_ln1323_1

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="423" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
iNTT_loop3.i.split:15 %mul_ln1353 = mul i13 %add_ln1353, i13 %zext_ln1323_1

]]></Node>
<StgValue><ssdm name="mul_ln1353"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="424" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
iNTT_loop3.i.split:4 %shl_ln56 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %add_ln1351_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln56"/></StgValue>
</operation>

<operation id="425" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="15" op_0_bw="14">
<![CDATA[
iNTT_loop3.i.split:5 %zext_ln1351_1 = zext i14 %shl_ln56

]]></Node>
<StgValue><ssdm name="zext_ln1351_1"/></StgValue>
</operation>

<operation id="426" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
iNTT_loop3.i.split:6 %add_ln1351_2 = add i15 %zext_ln1351_1, i15 %tmp_read

]]></Node>
<StgValue><ssdm name="add_ln1351_2"/></StgValue>
</operation>

<operation id="427" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
iNTT_loop3.i.split:7 %lshr_ln57 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1351_2, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln57"/></StgValue>
</operation>

<operation id="428" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="13">
<![CDATA[
iNTT_loop3.i.split:8 %zext_ln1351_2 = zext i13 %lshr_ln57

]]></Node>
<StgValue><ssdm name="zext_ln1351_2"/></StgValue>
</operation>

<operation id="429" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
iNTT_loop3.i.split:9 %vla18_addr_295 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1351_2

]]></Node>
<StgValue><ssdm name="vla18_addr_295"/></StgValue>
</operation>

<operation id="430" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="13">
<![CDATA[
iNTT_loop3.i.split:10 %s = load i13 %vla18_addr_295

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="431" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
iNTT_loop3.i.split:12 %mul_ln1352 = mul i13 %trunc_ln1345, i13 %zext_ln1323_1

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="432" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
iNTT_loop3.i.split:15 %mul_ln1353 = mul i13 %add_ln1353, i13 %zext_ln1323_1

]]></Node>
<StgValue><ssdm name="mul_ln1353"/></StgValue>
</operation>

<operation id="433" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
iNTT_loop3.i.split:16 %add_ln1348_1 = add i13 %mul_ln1352, i13 %zext_ln2457

]]></Node>
<StgValue><ssdm name="add_ln1348_1"/></StgValue>
</operation>

<operation id="434" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
iNTT_loop3.i.split:17 %add_ln1348_3 = add i13 %mul_ln1353, i13 %zext_ln2457

]]></Node>
<StgValue><ssdm name="add_ln1348_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="435" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
iNTT_loop3.i.split:0 %specloopname_ln1341 = specloopname void @_ssdm_op_SpecLoopName, void @empty_92

]]></Node>
<StgValue><ssdm name="specloopname_ln1341"/></StgValue>
</operation>

<operation id="436" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="13">
<![CDATA[
iNTT_loop3.i.split:10 %s = load i13 %vla18_addr_295

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="437" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
iNTT_loop3.i.split:16 %add_ln1348_1 = add i13 %mul_ln1352, i13 %zext_ln2457

]]></Node>
<StgValue><ssdm name="add_ln1348_1"/></StgValue>
</operation>

<operation id="438" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
iNTT_loop3.i.split:17 %add_ln1348_3 = add i13 %mul_ln1353, i13 %zext_ln2457

]]></Node>
<StgValue><ssdm name="add_ln1348_3"/></StgValue>
</operation>

<operation id="439" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
iNTT_loop3.i.split:18 %br_ln1354 = br void %for.inc.i88

]]></Node>
<StgValue><ssdm name="br_ln1354"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="440" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.i88:0 %v_31 = phi i64 0, void %iNTT_loop3.i.split, i64 %v_32, void %for.inc.i88.split

]]></Node>
<StgValue><ssdm name="v_31"/></StgValue>
</operation>

<operation id="441" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.i88:1 %idx127 = phi i64 0, void %iNTT_loop3.i.split, i64 %add_ln1354_1, void %for.inc.i88.split

]]></Node>
<StgValue><ssdm name="idx127"/></StgValue>
</operation>

<operation id="442" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88:2 %icmp_ln1354 = icmp_eq  i64 %v_31, i64 %t

]]></Node>
<StgValue><ssdm name="icmp_ln1354"/></StgValue>
</operation>

<operation id="443" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88:3 %v_32 = add i64 %v_31, i64 1

]]></Node>
<StgValue><ssdm name="v_32"/></StgValue>
</operation>

<operation id="444" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i88:4 %br_ln1354 = br i1 %icmp_ln1354, void %for.inc.i88.split, void %for.inc15.i91.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1354"/></StgValue>
</operation>

<operation id="445" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="13" op_0_bw="64">
<![CDATA[
for.inc.i88.split:1 %trunc_ln1348 = trunc i64 %idx127

]]></Node>
<StgValue><ssdm name="trunc_ln1348"/></StgValue>
</operation>

<operation id="446" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i88.split:2 %add_ln1348 = add i13 %add_ln1348_1, i13 %trunc_ln1348

]]></Node>
<StgValue><ssdm name="add_ln1348"/></StgValue>
</operation>

<operation id="447" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc.i88.split:3 %shl_ln57 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1348, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln57"/></StgValue>
</operation>

<operation id="448" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i88.split:4 %r1 = add i15 %shl_ln57, i15 %tmp_read

]]></Node>
<StgValue><ssdm name="r1"/></StgValue>
</operation>

<operation id="449" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i88.split:5 %add_ln1348_2 = add i13 %add_ln1348_3, i13 %trunc_ln1348

]]></Node>
<StgValue><ssdm name="add_ln1348_2"/></StgValue>
</operation>

<operation id="450" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc.i88.split:6 %shl_ln1348_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1348_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1348_1"/></StgValue>
</operation>

<operation id="451" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i88.split:7 %r2 = add i15 %shl_ln1348_1, i15 %tmp_read

]]></Node>
<StgValue><ssdm name="r2"/></StgValue>
</operation>

<operation id="452" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i88.split:8 %lshr_ln58 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln58"/></StgValue>
</operation>

<operation id="453" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i88.split:9 %zext_ln1358 = zext i13 %lshr_ln58

]]></Node>
<StgValue><ssdm name="zext_ln1358"/></StgValue>
</operation>

<operation id="454" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i88.split:10 %vla18_addr_297 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1358

]]></Node>
<StgValue><ssdm name="vla18_addr_297"/></StgValue>
</operation>

<operation id="455" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i88.split:11 %x_25 = load i13 %vla18_addr_297

]]></Node>
<StgValue><ssdm name="x_25"/></StgValue>
</operation>

<operation id="456" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i88.split:12 %lshr_ln59 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r2, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln59"/></StgValue>
</operation>

<operation id="457" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i88.split:13 %zext_ln1359 = zext i13 %lshr_ln59

]]></Node>
<StgValue><ssdm name="zext_ln1359"/></StgValue>
</operation>

<operation id="458" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i88.split:14 %vla18_addr_298 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1359

]]></Node>
<StgValue><ssdm name="vla18_addr_298"/></StgValue>
</operation>

<operation id="459" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i88.split:15 %y = load i13 %vla18_addr_298

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="460" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1354" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:34 %add_ln1354_1 = add i64 %zext_ln1323, i64 %idx127

]]></Node>
<StgValue><ssdm name="add_ln1354_1"/></StgValue>
</operation>

<operation id="461" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1354" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc15.i91.loopexit:0 %v1_1 = add i64 %dt, i64 %v1

]]></Node>
<StgValue><ssdm name="v1_1"/></StgValue>
</operation>

<operation id="462" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1354" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
for.inc15.i91.loopexit:1 %br_ln1345 = br void %iNTT_loop3.i

]]></Node>
<StgValue><ssdm name="br_ln1345"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="463" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i88.split:11 %x_25 = load i13 %vla18_addr_297

]]></Node>
<StgValue><ssdm name="x_25"/></StgValue>
</operation>

<operation id="464" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i88.split:15 %y = load i13 %vla18_addr_298

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="465" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i88.split:16 %sub_ln685_4 = sub i32 %x_25, i32 %zext_ln1324

]]></Node>
<StgValue><ssdm name="sub_ln685_4"/></StgValue>
</operation>

<operation id="466" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i88.split:17 %add_ln685_12 = add i32 %y, i32 %sub_ln685_4

]]></Node>
<StgValue><ssdm name="add_ln685_12"/></StgValue>
</operation>

<operation id="467" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i88.split:18 %tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln685_12, i32 31

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="468" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
for.inc.i88.split:19 %select_ln685_8 = select i1 %tmp_179, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln685_8"/></StgValue>
</operation>

<operation id="469" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc.i88.split:20 %and_ln685_6 = and i25 %p, i25 %select_ln685_8

]]></Node>
<StgValue><ssdm name="and_ln685_6"/></StgValue>
</operation>

<operation id="470" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="31" op_0_bw="25">
<![CDATA[
for.inc.i88.split:21 %sext_ln685_6 = sext i25 %and_ln685_6

]]></Node>
<StgValue><ssdm name="sext_ln685_6"/></StgValue>
</operation>

<operation id="471" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="31">
<![CDATA[
for.inc.i88.split:22 %zext_ln685_8 = zext i31 %sext_ln685_6

]]></Node>
<StgValue><ssdm name="zext_ln685_8"/></StgValue>
</operation>

<operation id="472" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i88.split:23 %add_ln685_13 = add i32 %zext_ln685_8, i32 %add_ln685_12

]]></Node>
<StgValue><ssdm name="add_ln685_13"/></StgValue>
</operation>

<operation id="473" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.i88.split:24 %store_ln1360 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_297, i32 %add_ln685_13, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1360"/></StgValue>
</operation>

<operation id="474" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i88.split:25 %sub_ln697_2 = sub i32 %x_25, i32 %y

]]></Node>
<StgValue><ssdm name="sub_ln697_2"/></StgValue>
</operation>

<operation id="475" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i88.split:26 %tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln697_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="476" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
for.inc.i88.split:27 %select_ln697_2 = select i1 %tmp_180, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln697_2"/></StgValue>
</operation>

<operation id="477" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.inc.i88.split:28 %and_ln697_1 = and i25 %p, i25 %select_ln697_2

]]></Node>
<StgValue><ssdm name="and_ln697_1"/></StgValue>
</operation>

<operation id="478" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="31" op_0_bw="25">
<![CDATA[
for.inc.i88.split:29 %sext_ln697_1 = sext i25 %and_ln697_1

]]></Node>
<StgValue><ssdm name="sext_ln697_1"/></StgValue>
</operation>

<operation id="479" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="31">
<![CDATA[
for.inc.i88.split:30 %zext_ln697_1 = zext i31 %sext_ln697_1

]]></Node>
<StgValue><ssdm name="zext_ln697_1"/></StgValue>
</operation>

<operation id="480" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i88.split:31 %add_ln697 = add i32 %zext_ln697_1, i32 %sub_ln697_2

]]></Node>
<StgValue><ssdm name="add_ln697"/></StgValue>
</operation>

<operation id="481" st_id="36" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc.i88.split:32 %tmp_75 = call i32 @modp_montymul, i32 %add_ln697, i32 %s, i32 %zext_ln1324, i32 %zext_ln1324_1

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="482" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i88.split:0 %specloopname_ln1348 = specloopname void @_ssdm_op_SpecLoopName, void @empty_101

]]></Node>
<StgValue><ssdm name="specloopname_ln1348"/></StgValue>
</operation>

<operation id="483" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.i88.split:33 %store_ln1361 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_298, i32 %tmp_75, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1361"/></StgValue>
</operation>

<operation id="484" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i88.split:35 %br_ln1354 = br void %for.inc.i88

]]></Node>
<StgValue><ssdm name="br_ln1354"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="485" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
for.inc27.i:0 %k_10 = phi i11 %k_13, void %for.inc27.i.split, i11 0, void %for.inc27.i.preheader

]]></Node>
<StgValue><ssdm name="k_10"/></StgValue>
</operation>

<operation id="486" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
for.inc27.i:1 %idx125 = phi i18 %add_ln1373_1, void %for.inc27.i.split, i18 0, void %for.inc27.i.preheader

]]></Node>
<StgValue><ssdm name="idx125"/></StgValue>
</operation>

<operation id="487" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc27.i:2 %icmp_ln1373 = icmp_eq  i11 %k_10, i11 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln1373"/></StgValue>
</operation>

<operation id="488" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc27.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="489" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc27.i:4 %k_13 = add i11 %k_10, i11 1

]]></Node>
<StgValue><ssdm name="k_13"/></StgValue>
</operation>

<operation id="490" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc27.i:5 %br_ln1373 = br i1 %icmp_ln1373, void %for.inc27.i.split, void %modp_iNTT2_ext.exit

]]></Node>
<StgValue><ssdm name="br_ln1373"/></StgValue>
</operation>

<operation id="491" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="13" op_0_bw="18">
<![CDATA[
for.inc27.i.split:1 %trunc_ln1329 = trunc i18 %idx125

]]></Node>
<StgValue><ssdm name="trunc_ln1329"/></StgValue>
</operation>

<operation id="492" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc27.i.split:2 %add_ln1329 = add i13 %trunc_ln1329, i13 %zext_ln2457

]]></Node>
<StgValue><ssdm name="add_ln1329"/></StgValue>
</operation>

<operation id="493" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc27.i.split:3 %shl_ln55 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1329, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln55"/></StgValue>
</operation>

<operation id="494" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc27.i.split:4 %r_13 = add i15 %shl_ln55, i15 %tmp_read

]]></Node>
<StgValue><ssdm name="r_13"/></StgValue>
</operation>

<operation id="495" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc27.i.split:5 %lshr_ln56 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_13, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln56"/></StgValue>
</operation>

<operation id="496" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="13">
<![CDATA[
for.inc27.i.split:6 %zext_ln1374 = zext i13 %lshr_ln56

]]></Node>
<StgValue><ssdm name="zext_ln1374"/></StgValue>
</operation>

<operation id="497" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.i.split:7 %vla18_addr_296 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1374

]]></Node>
<StgValue><ssdm name="vla18_addr_296"/></StgValue>
</operation>

<operation id="498" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="13">
<![CDATA[
for.inc27.i.split:8 %vla18_load_196 = load i13 %vla18_addr_296

]]></Node>
<StgValue><ssdm name="vla18_load_196"/></StgValue>
</operation>

<operation id="499" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc27.i.split:11 %add_ln1373_1 = add i18 %zext_ln1323_3, i18 %idx125

]]></Node>
<StgValue><ssdm name="add_ln1373_1"/></StgValue>
</operation>

<operation id="500" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
modp_iNTT2_ext.exit:0 %store_ln2474 = store i8 %u_192, i8 %u_112

]]></Node>
<StgValue><ssdm name="store_ln2474"/></StgValue>
</operation>

<operation id="501" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
modp_iNTT2_ext.exit:1 %br_ln2474 = br void %VITIS_LOOP_2485_2

]]></Node>
<StgValue><ssdm name="br_ln2474"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="502" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc27.i.split:0 %specloopname_ln1329 = specloopname void @_ssdm_op_SpecLoopName, void @empty_100

]]></Node>
<StgValue><ssdm name="specloopname_ln1329"/></StgValue>
</operation>

<operation id="503" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="13">
<![CDATA[
for.inc27.i.split:8 %vla18_load_196 = load i13 %vla18_addr_296

]]></Node>
<StgValue><ssdm name="vla18_load_196"/></StgValue>
</operation>

<operation id="504" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc27.i.split:9 %tmp_74 = call i32 @modp_montymul, i32 %vla18_load_196, i32 %zext_ln1330, i32 %zext_ln1324, i32 %zext_ln1324_1

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="505" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc27.i.split:10 %store_ln1374 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_296, i32 %tmp_74, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1374"/></StgValue>
</operation>

<operation id="506" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
for.inc27.i.split:12 %br_ln1373 = br void %for.inc27.i

]]></Node>
<StgValue><ssdm name="br_ln1373"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="507" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="9" op_4_bw="9" op_5_bw="64" op_6_bw="1" op_7_bw="15" op_8_bw="25" op_9_bw="31">
<![CDATA[
for.end42.loopexit:3 %call_ln2508 = call void @zint_rebuild_CRT.1, i32 %vla18, i15 %fk, i9 %zext_ln1323_2, i9 %zext_ln1323_2, i64 %zext_ln1329, i1 1, i15 %t1, i25 %PRIMES_p, i31 %PRIMES_s

]]></Node>
<StgValue><ssdm name="call_ln2508"/></StgValue>
</operation>

<operation id="508" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="28">
<![CDATA[
for.end42.loopexit:4 %u_112_cast_cast_cast = sext i28 %sch_read

]]></Node>
<StgValue><ssdm name="u_112_cast_cast_cast"/></StgValue>
</operation>

<operation id="509" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="32">
<![CDATA[
for.end42.loopexit:5 %u_112_cast_cast_cast_cast = zext i32 %u_112_cast_cast_cast

]]></Node>
<StgValue><ssdm name="u_112_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="510" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end42.loopexit:6 %sub9_i = sub i6 31, i6 %scl_read

]]></Node>
<StgValue><ssdm name="sub9_i"/></StgValue>
</operation>

<operation id="511" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="6">
<![CDATA[
for.end42.loopexit:7 %zext_ln2513 = zext i6 %sub9_i

]]></Node>
<StgValue><ssdm name="zext_ln2513"/></StgValue>
</operation>

<operation id="512" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
for.end42.loopexit:11 %br_ln2513 = br void %for.inc46

]]></Node>
<StgValue><ssdm name="br_ln2513"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="513" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc46:0 %u_187 = load i11 %u

]]></Node>
<StgValue><ssdm name="u_187"/></StgValue>
</operation>

<operation id="514" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc46:1 %icmp_ln2513 = icmp_eq  i11 %u_187, i11 %m_4

]]></Node>
<StgValue><ssdm name="icmp_ln2513"/></StgValue>
</operation>

<operation id="515" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc46:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 1024, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="516" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc46:3 %u_189 = add i11 %u_187, i11 1

]]></Node>
<StgValue><ssdm name="u_189"/></StgValue>
</operation>

<operation id="517" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc46:4 %br_ln2513 = br i1 %icmp_ln2513, void %for.inc46.split, void %for.end50

]]></Node>
<StgValue><ssdm name="br_ln2513"/></StgValue>
</operation>

<operation id="518" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
for.inc46.split:1 %idx131_load = load i18 %idx131

]]></Node>
<StgValue><ssdm name="idx131_load"/></StgValue>
</operation>

<operation id="519" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="13" op_0_bw="18">
<![CDATA[
for.inc46.split:3 %trunc_ln2457 = trunc i18 %idx131_load

]]></Node>
<StgValue><ssdm name="trunc_ln2457"/></StgValue>
</operation>

<operation id="520" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc46.split:4 %add_ln2281 = add i13 %trunc_ln2457, i13 %zext_ln2467

]]></Node>
<StgValue><ssdm name="add_ln2281"/></StgValue>
</operation>

<operation id="521" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc46.split:5 %add_ln2281_2 = add i13 %add_ln2281, i13 %zext_ln2474

]]></Node>
<StgValue><ssdm name="add_ln2281_2"/></StgValue>
</operation>

<operation id="522" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc46.split:6 %shl_ln44 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2281_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln44"/></StgValue>
</operation>

<operation id="523" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc46.split:7 %add_ln2281_1 = add i15 %shl_ln44, i15 %tmp_read

]]></Node>
<StgValue><ssdm name="add_ln2281_1"/></StgValue>
</operation>

<operation id="524" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46.split:8 %lshr_ln2281_1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2281_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln2281_1"/></StgValue>
</operation>

<operation id="525" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="13">
<![CDATA[
for.inc46.split:9 %zext_ln2281 = zext i13 %lshr_ln2281_1

]]></Node>
<StgValue><ssdm name="zext_ln2281"/></StgValue>
</operation>

<operation id="526" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.split:10 %vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln2281

]]></Node>
<StgValue><ssdm name="vla18_addr"/></StgValue>
</operation>

<operation id="527" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="13">
<![CDATA[
for.inc46.split:11 %vla18_load = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="528" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2513" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0">
<![CDATA[
for.end50:0 %ret_ln2517 = ret

]]></Node>
<StgValue><ssdm name="ret_ln2517"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="529" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
for.inc46.split:0 %idx133_load = load i19 %idx133

]]></Node>
<StgValue><ssdm name="idx133_load"/></StgValue>
</operation>

<operation id="530" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc46.split:2 %specloopname_ln2457 = specloopname void @_ssdm_op_SpecLoopName, void @empty_127

]]></Node>
<StgValue><ssdm name="specloopname_ln2457"/></StgValue>
</operation>

<operation id="531" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="13">
<![CDATA[
for.inc46.split:11 %vla18_load = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="532" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46.split:12 %trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %vla18_load, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="533" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="3" op_0_bw="2">
<![CDATA[
for.inc46.split:13 %zext_ln2281_1 = zext i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln2281_1"/></StgValue>
</operation>

<operation id="534" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc46.split:14 %sub_ln2281 = sub i3 0, i3 %zext_ln2281_1

]]></Node>
<StgValue><ssdm name="sub_ln2281"/></StgValue>
</operation>

<operation id="535" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc46.split:15 %ysign = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %sub_ln2281, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="ysign"/></StgValue>
</operation>

<operation id="536" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="31" op_0_bw="2">
<![CDATA[
for.inc46.split:16 %sext_ln2281 = sext i2 %ysign

]]></Node>
<StgValue><ssdm name="sext_ln2281"/></StgValue>
</operation>

<operation id="537" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="31">
<![CDATA[
for.inc46.split:17 %zext_ln2281_2 = zext i31 %sext_ln2281

]]></Node>
<StgValue><ssdm name="zext_ln2281_2"/></StgValue>
</operation>

<operation id="538" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="13" op_0_bw="19">
<![CDATA[
for.inc46.split:18 %trunc_ln2297 = trunc i19 %idx133_load

]]></Node>
<StgValue><ssdm name="trunc_ln2297"/></StgValue>
</operation>

<operation id="539" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0">
<![CDATA[
for.inc46.split:19 %br_ln2284 = br void %for.body.i100

]]></Node>
<StgValue><ssdm name="br_ln2284"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="540" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.i100:0 %cc = phi i1 0, void %for.inc46.split, i1 %tmp_172, void %for.body.i100.split_ifconv

]]></Node>
<StgValue><ssdm name="cc"/></StgValue>
</operation>

<operation id="541" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
for.body.i100:1 %tw = phi i31 0, void %for.inc46.split, i31 %trunc_ln2297_1, void %for.body.i100.split_ifconv

]]></Node>
<StgValue><ssdm name="tw"/></StgValue>
</operation>

<operation id="542" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.body.i100:2 %u_113 = phi i64 %u_112_cast_cast_cast_cast, void %for.inc46.split, i64 %u_188, void %for.body.i100.split_ifconv

]]></Node>
<StgValue><ssdm name="u_113"/></StgValue>
</operation>

<operation id="543" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i100:3 %icmp_ln2284 = icmp_ult  i64 %u_113, i64 %Flen_read

]]></Node>
<StgValue><ssdm name="icmp_ln2284"/></StgValue>
</operation>

<operation id="544" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i100:4 %br_ln2284 = br i1 %icmp_ln2284, void %zint_sub_scaled.exit, void %for.body.i100.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln2284"/></StgValue>
</operation>

<operation id="545" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i100.split_ifconv:1 %v = sub i64 %u_113, i64 %u_112_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="546" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i100.split_ifconv:2 %icmp_ln2293 = icmp_ult  i64 %v, i64 %zext_ln1323

]]></Node>
<StgValue><ssdm name="icmp_ln2293"/></StgValue>
</operation>

<operation id="547" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="13" op_0_bw="64">
<![CDATA[
for.body.i100.split_ifconv:3 %trunc_ln2293 = trunc i64 %v

]]></Node>
<StgValue><ssdm name="trunc_ln2293"/></StgValue>
</operation>

<operation id="548" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.i100.split_ifconv:4 %add_ln2293 = add i13 %trunc_ln2293, i13 %add_ln2281

]]></Node>
<StgValue><ssdm name="add_ln2293"/></StgValue>
</operation>

<operation id="549" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.body.i100.split_ifconv:5 %shl_ln45 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2293, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln45"/></StgValue>
</operation>

<operation id="550" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body.i100.split_ifconv:6 %add_ln2293_1 = add i15 %shl_ln45, i15 %tmp_read

]]></Node>
<StgValue><ssdm name="add_ln2293_1"/></StgValue>
</operation>

<operation id="551" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i100.split_ifconv:7 %lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2293_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="552" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="13">
<![CDATA[
for.body.i100.split_ifconv:8 %zext_ln2293 = zext i13 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln2293"/></StgValue>
</operation>

<operation id="553" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i100.split_ifconv:9 %vla18_addr_284 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2293

]]></Node>
<StgValue><ssdm name="vla18_addr_284"/></StgValue>
</operation>

<operation id="554" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="13">
<![CDATA[
for.body.i100.split_ifconv:10 %vla18_load_189 = load i13 %vla18_addr_284

]]></Node>
<StgValue><ssdm name="vla18_load_189"/></StgValue>
</operation>

<operation id="555" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="13" op_0_bw="64">
<![CDATA[
for.body.i100.split_ifconv:18 %trunc_ln2297_2 = trunc i64 %u_113

]]></Node>
<StgValue><ssdm name="trunc_ln2297_2"/></StgValue>
</operation>

<operation id="556" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.i100.split_ifconv:19 %add_ln2297 = add i13 %trunc_ln2297_2, i13 %trunc_ln2297

]]></Node>
<StgValue><ssdm name="add_ln2297"/></StgValue>
</operation>

<operation id="557" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.body.i100.split_ifconv:20 %shl_ln46 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2297, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln46"/></StgValue>
</operation>

<operation id="558" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body.i100.split_ifconv:21 %add_ln2297_1 = add i15 %shl_ln46, i15 %F_read

]]></Node>
<StgValue><ssdm name="add_ln2297_1"/></StgValue>
</operation>

<operation id="559" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i100.split_ifconv:22 %lshr_ln49 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2297_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln49"/></StgValue>
</operation>

<operation id="560" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="13">
<![CDATA[
for.body.i100.split_ifconv:23 %zext_ln2297 = zext i13 %lshr_ln49

]]></Node>
<StgValue><ssdm name="zext_ln2297"/></StgValue>
</operation>

<operation id="561" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i100.split_ifconv:24 %vla18_addr_285 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2297

]]></Node>
<StgValue><ssdm name="vla18_addr_285"/></StgValue>
</operation>

<operation id="562" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="13">
<![CDATA[
for.body.i100.split_ifconv:25 %vla18_load_190 = load i13 %vla18_addr_285

]]></Node>
<StgValue><ssdm name="vla18_load_190"/></StgValue>
</operation>

<operation id="563" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i100.split_ifconv:33 %u_188 = add i64 %u_113, i64 1

]]></Node>
<StgValue><ssdm name="u_188"/></StgValue>
</operation>

<operation id="564" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
zint_sub_scaled.exit:0 %idx133_load_1 = load i19 %idx133

]]></Node>
<StgValue><ssdm name="idx133_load_1"/></StgValue>
</operation>

<operation id="565" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
zint_sub_scaled.exit:1 %idx131_load_1 = load i18 %idx131

]]></Node>
<StgValue><ssdm name="idx131_load_1"/></StgValue>
</operation>

<operation id="566" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
zint_sub_scaled.exit:2 %add_ln2513_1 = add i19 %idx133_load_1, i19 %Fstride_cast

]]></Node>
<StgValue><ssdm name="add_ln2513_1"/></StgValue>
</operation>

<operation id="567" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
zint_sub_scaled.exit:3 %add_ln2513_2 = add i18 %zext_ln1323_3, i18 %idx131_load_1

]]></Node>
<StgValue><ssdm name="add_ln2513_2"/></StgValue>
</operation>

<operation id="568" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
zint_sub_scaled.exit:4 %store_ln2513 = store i11 %u_189, i11 %u

]]></Node>
<StgValue><ssdm name="store_ln2513"/></StgValue>
</operation>

<operation id="569" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
zint_sub_scaled.exit:5 %store_ln2513 = store i18 %add_ln2513_2, i18 %idx131

]]></Node>
<StgValue><ssdm name="store_ln2513"/></StgValue>
</operation>

<operation id="570" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
zint_sub_scaled.exit:6 %store_ln2513 = store i19 %add_ln2513_1, i19 %idx133

]]></Node>
<StgValue><ssdm name="store_ln2513"/></StgValue>
</operation>

<operation id="571" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2284" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
zint_sub_scaled.exit:7 %br_ln2513 = br void %for.inc46

]]></Node>
<StgValue><ssdm name="br_ln2513"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="572" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i100.split_ifconv:0 %specloopname_ln2273 = specloopname void @_ssdm_op_SpecLoopName, void @empty_126

]]></Node>
<StgValue><ssdm name="specloopname_ln2273"/></StgValue>
</operation>

<operation id="573" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="13">
<![CDATA[
for.body.i100.split_ifconv:10 %vla18_load_189 = load i13 %vla18_addr_284

]]></Node>
<StgValue><ssdm name="vla18_load_189"/></StgValue>
</operation>

<operation id="574" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i100.split_ifconv:11 %wy = select i1 %icmp_ln2293, i32 %vla18_load_189, i32 %zext_ln2281_2

]]></Node>
<StgValue><ssdm name="wy"/></StgValue>
</operation>

<operation id="575" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i100.split_ifconv:12 %shl_ln2294 = shl i32 %wy, i32 %scl_cast

]]></Node>
<StgValue><ssdm name="shl_ln2294"/></StgValue>
</operation>

<operation id="576" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="31" op_0_bw="32">
<![CDATA[
for.body.i100.split_ifconv:13 %trunc_ln2294 = trunc i32 %shl_ln2294

]]></Node>
<StgValue><ssdm name="trunc_ln2294"/></StgValue>
</operation>

<operation id="577" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i100.split_ifconv:14 %wys = or i31 %trunc_ln2294, i31 %tw

]]></Node>
<StgValue><ssdm name="wys"/></StgValue>
</operation>

<operation id="578" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="31">
<![CDATA[
for.body.i100.split_ifconv:15 %zext_ln2287 = zext i31 %wys

]]></Node>
<StgValue><ssdm name="zext_ln2287"/></StgValue>
</operation>

<operation id="579" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i100.split_ifconv:16 %tw_1 = lshr i32 %wy, i32 %zext_ln2513

]]></Node>
<StgValue><ssdm name="tw_1"/></StgValue>
</operation>

<operation id="580" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="31" op_0_bw="32">
<![CDATA[
for.body.i100.split_ifconv:17 %trunc_ln2297_1 = trunc i32 %tw_1

]]></Node>
<StgValue><ssdm name="trunc_ln2297_1"/></StgValue>
</operation>

<operation id="581" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="13">
<![CDATA[
for.body.i100.split_ifconv:25 %vla18_load_190 = load i13 %vla18_addr_285

]]></Node>
<StgValue><ssdm name="vla18_load_190"/></StgValue>
</operation>

<operation id="582" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i100.split_ifconv:26 %sub_ln2297 = sub i32 %vla18_load_190, i32 %zext_ln2287

]]></Node>
<StgValue><ssdm name="sub_ln2297"/></StgValue>
</operation>

<operation id="583" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="1">
<![CDATA[
for.body.i100.split_ifconv:27 %zext_ln2284 = zext i1 %cc

]]></Node>
<StgValue><ssdm name="zext_ln2284"/></StgValue>
</operation>

<operation id="584" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i100.split_ifconv:28 %w = sub i32 %sub_ln2297, i32 %zext_ln2284

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="585" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="31" op_0_bw="32">
<![CDATA[
for.body.i100.split_ifconv:29 %trunc_ln2287 = trunc i32 %w

]]></Node>
<StgValue><ssdm name="trunc_ln2287"/></StgValue>
</operation>

<operation id="586" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="31">
<![CDATA[
for.body.i100.split_ifconv:30 %zext_ln2298 = zext i31 %trunc_ln2287

]]></Node>
<StgValue><ssdm name="zext_ln2298"/></StgValue>
</operation>

<operation id="587" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body.i100.split_ifconv:31 %store_ln2298 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_285, i32 %zext_ln2298, i4 15

]]></Node>
<StgValue><ssdm name="store_ln2298"/></StgValue>
</operation>

<operation id="588" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i100.split_ifconv:32 %tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %w, i32 31

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="589" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
for.body.i100.split_ifconv:34 %br_ln2284 = br void %for.body.i100

]]></Node>
<StgValue><ssdm name="br_ln2284"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
