
Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018648  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002228  080187d8  080187d8  000287d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801aa00  0801aa00  00030374  2**0
                  CONTENTS
  4 .ARM          00000008  0801aa00  0801aa00  0002aa00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801aa08  0801aa08  00030374  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801aa08  0801aa08  0002aa08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801aa0c  0801aa0c  0002aa0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000374  20000000  0801aa10  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003008  20000378  0801ad84  00030378  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20003380  0801ad84  00033380  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030374  2**0
                  CONTENTS, READONLY
 12 .debug_info   00095828  00000000  00000000  000303a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000855c  00000000  00000000  000c5bcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003b70  00000000  00000000  000ce128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000037f0  00000000  00000000  000d1c98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b2e7  00000000  00000000  000d5488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000393de  00000000  00000000  0010076f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eaa0b  00000000  00000000  00139b4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00224558  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00011700  00000000  00000000  002245ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000378 	.word	0x20000378
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080187c0 	.word	0x080187c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000037c 	.word	0x2000037c
 80001cc:	080187c0 	.word	0x080187c0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	0000      	movs	r0, r0
	...

08000ff0 <convertDegMinToDecDeg>:
#include <math.h>

GPS_t GPS;
//##################################################################################################################
double convertDegMinToDecDeg (float degMin)
{
 8000ff0:	b5b0      	push	{r4, r5, r7, lr}
 8000ff2:	b086      	sub	sp, #24
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	ed87 0a01 	vstr	s0, [r7, #4]
  double min = 0.0;
 8000ffa:	f04f 0200 	mov.w	r2, #0
 8000ffe:	f04f 0300 	mov.w	r3, #0
 8001002:	e9c7 2304 	strd	r2, r3, [r7, #16]
  double decDeg = 0.0;
 8001006:	f04f 0200 	mov.w	r2, #0
 800100a:	f04f 0300 	mov.w	r3, #0
 800100e:	e9c7 2302 	strd	r2, r3, [r7, #8]
 
  //get the minutes, fmod() requires double
  min = fmod((double)degMin, 100.0);
 8001012:	6878      	ldr	r0, [r7, #4]
 8001014:	f7ff fa98 	bl	8000548 <__aeabi_f2d>
 8001018:	4602      	mov	r2, r0
 800101a:	460b      	mov	r3, r1
 800101c:	ed9f 1b1a 	vldr	d1, [pc, #104]	; 8001088 <convertDegMinToDecDeg+0x98>
 8001020:	ec43 2b10 	vmov	d0, r2, r3
 8001024:	f017 f8f6 	bl	8018214 <fmod>
 8001028:	ed87 0b04 	vstr	d0, [r7, #16]
 
  //rebuild coordinates in decimal degrees
  degMin = (int) ( degMin / 100 );
 800102c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001030:	eddf 6a17 	vldr	s13, [pc, #92]	; 8001090 <convertDegMinToDecDeg+0xa0>
 8001034:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001038:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800103c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001040:	edc7 7a01 	vstr	s15, [r7, #4]
  decDeg = degMin + ( min / 60 );
 8001044:	6878      	ldr	r0, [r7, #4]
 8001046:	f7ff fa7f 	bl	8000548 <__aeabi_f2d>
 800104a:	4604      	mov	r4, r0
 800104c:	460d      	mov	r5, r1
 800104e:	f04f 0200 	mov.w	r2, #0
 8001052:	4b10      	ldr	r3, [pc, #64]	; (8001094 <convertDegMinToDecDeg+0xa4>)
 8001054:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001058:	f7ff fbf8 	bl	800084c <__aeabi_ddiv>
 800105c:	4602      	mov	r2, r0
 800105e:	460b      	mov	r3, r1
 8001060:	4620      	mov	r0, r4
 8001062:	4629      	mov	r1, r5
 8001064:	f7ff f912 	bl	800028c <__adddf3>
 8001068:	4602      	mov	r2, r0
 800106a:	460b      	mov	r3, r1
 800106c:	e9c7 2302 	strd	r2, r3, [r7, #8]
 
  return decDeg;
 8001070:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001074:	ec43 2b17 	vmov	d7, r2, r3
}
 8001078:	eeb0 0a47 	vmov.f32	s0, s14
 800107c:	eef0 0a67 	vmov.f32	s1, s15
 8001080:	3718      	adds	r7, #24
 8001082:	46bd      	mov	sp, r7
 8001084:	bdb0      	pop	{r4, r5, r7, pc}
 8001086:	bf00      	nop
 8001088:	00000000 	.word	0x00000000
 800108c:	40590000 	.word	0x40590000
 8001090:	42c80000 	.word	0x42c80000
 8001094:	404e0000 	.word	0x404e0000

08001098 <GPS_Init>:
//##################################################################################################################
void	GPS_Init(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
	// Note: GPS_NRST sets the GPS LED, not the reset apparently
	memset(&GPS.GPGGA,0,sizeof(GPS.GPGGA));  // resets GPGGA to 0
 800109c:	2268      	movs	r2, #104	; 0x68
 800109e:	2100      	movs	r1, #0
 80010a0:	4806      	ldr	r0, [pc, #24]	; (80010bc <GPS_Init+0x24>)
 80010a2:	f011 ff83 	bl	8012fac <memset>
	GPS.rxIndex=0;
 80010a6:	4b06      	ldr	r3, [pc, #24]	; (80010c0 <GPS_Init+0x28>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
	HAL_UART_Receive_IT(&_GPS_USART,&GPS.rxTmp,1);	
 80010ae:	2201      	movs	r2, #1
 80010b0:	4904      	ldr	r1, [pc, #16]	; (80010c4 <GPS_Init+0x2c>)
 80010b2:	4805      	ldr	r0, [pc, #20]	; (80010c8 <GPS_Init+0x30>)
 80010b4:	f00a fb03 	bl	800b6be <HAL_UART_Receive_IT>
}
 80010b8:	bf00      	nop
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	20000cb8 	.word	0x20000cb8
 80010c0:	200008b0 	.word	0x200008b0
 80010c4:	20000cb2 	.word	0x20000cb2
 80010c8:	200015e0 	.word	0x200015e0

080010cc <GPS_CallBack>:
//##################################################################################################################
void	GPS_CallBack(void) /* Receiving GPS UART buffer byte by byte until it starts repeating */
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&_GPS_USART,&GPS.rxTmp,1);
 80010d0:	2201      	movs	r2, #1
 80010d2:	4915      	ldr	r1, [pc, #84]	; (8001128 <GPS_CallBack+0x5c>)
 80010d4:	4815      	ldr	r0, [pc, #84]	; (800112c <GPS_CallBack+0x60>)
 80010d6:	f00a faf2 	bl	800b6be <HAL_UART_Receive_IT>

	/* We expect 14 NMEA sentences separated by a $ symbol */
	GPS.rxBuffer[GPS.rxIndex] = GPS.rxTmp;
 80010da:	4b15      	ldr	r3, [pc, #84]	; (8001130 <GPS_CallBack+0x64>)
 80010dc:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80010e0:	461a      	mov	r2, r3
 80010e2:	4b13      	ldr	r3, [pc, #76]	; (8001130 <GPS_CallBack+0x64>)
 80010e4:	f893 1402 	ldrb.w	r1, [r3, #1026]	; 0x402
 80010e8:	4b11      	ldr	r3, [pc, #68]	; (8001130 <GPS_CallBack+0x64>)
 80010ea:	5499      	strb	r1, [r3, r2]
	if (GPS.rxTmp == 36) GPS.nmeaCounter++; // 36 is '$' in UTF8
 80010ec:	4b10      	ldr	r3, [pc, #64]	; (8001130 <GPS_CallBack+0x64>)
 80010ee:	f893 3402 	ldrb.w	r3, [r3, #1026]	; 0x402
 80010f2:	2b24      	cmp	r3, #36	; 0x24
 80010f4:	d107      	bne.n	8001106 <GPS_CallBack+0x3a>
 80010f6:	4b0e      	ldr	r3, [pc, #56]	; (8001130 <GPS_CallBack+0x64>)
 80010f8:	f893 3403 	ldrb.w	r3, [r3, #1027]	; 0x403
 80010fc:	3301      	adds	r3, #1
 80010fe:	b2da      	uxtb	r2, r3
 8001100:	4b0b      	ldr	r3, [pc, #44]	; (8001130 <GPS_CallBack+0x64>)
 8001102:	f883 2403 	strb.w	r2, [r3, #1027]	; 0x403
	GPS.rxIndex++;
 8001106:	4b0a      	ldr	r3, [pc, #40]	; (8001130 <GPS_CallBack+0x64>)
 8001108:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 800110c:	3301      	adds	r3, #1
 800110e:	b29a      	uxth	r2, r3
 8001110:	4b07      	ldr	r3, [pc, #28]	; (8001130 <GPS_CallBack+0x64>)
 8001112:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
	if (GPS.nmeaCounter >= 13) GPS_Process();
 8001116:	4b06      	ldr	r3, [pc, #24]	; (8001130 <GPS_CallBack+0x64>)
 8001118:	f893 3403 	ldrb.w	r3, [r3, #1027]	; 0x403
 800111c:	2b0c      	cmp	r3, #12
 800111e:	d901      	bls.n	8001124 <GPS_CallBack+0x58>
 8001120:	f000 f808 	bl	8001134 <GPS_Process>
}
 8001124:	bf00      	nop
 8001126:	bd80      	pop	{r7, pc}
 8001128:	20000cb2 	.word	0x20000cb2
 800112c:	200015e0 	.word	0x200015e0
 8001130:	200008b0 	.word	0x200008b0

08001134 <GPS_Process>:
//##################################################################################################################
void	GPS_Process(void)
{
 8001134:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001138:	b090      	sub	sp, #64	; 0x40
 800113a:	af08      	add	r7, sp, #32
	char	*str2;
	char	*str3;
	#if (_GPS_DEBUG==1)
	printf("%s",GPS.rxBuffer);
	#endif
	GPS.GPGGA.Buffer_Size = strlen(GPS.rxBuffer);
 800113c:	48bb      	ldr	r0, [pc, #748]	; (800142c <GPS_Process+0x2f8>)
 800113e:	f7ff f847 	bl	80001d0 <strlen>
 8001142:	4603      	mov	r3, r0
 8001144:	b29a      	uxth	r2, r3
 8001146:	4bb9      	ldr	r3, [pc, #740]	; (800142c <GPS_Process+0x2f8>)
 8001148:	f8a3 246c 	strh.w	r2, [r3, #1132]	; 0x46c
	str=strstr((char*)GPS.rxBuffer,"GNGGA,");
 800114c:	49b8      	ldr	r1, [pc, #736]	; (8001430 <GPS_Process+0x2fc>)
 800114e:	48b7      	ldr	r0, [pc, #732]	; (800142c <GPS_Process+0x2f8>)
 8001150:	f012 fe54 	bl	8013dfc <strstr>
 8001154:	61f8      	str	r0, [r7, #28]
	if(str!=NULL)
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	2b00      	cmp	r3, #0
 800115a:	f000 81a5 	beq.w	80014a8 <GPS_Process+0x374>
	{
		memset(&GPS.GPGGA,0,sizeof(GPS.GPGGA));  // resets GPGGA to 0
 800115e:	2268      	movs	r2, #104	; 0x68
 8001160:	2100      	movs	r1, #0
 8001162:	48b4      	ldr	r0, [pc, #720]	; (8001434 <GPS_Process+0x300>)
 8001164:	f011 ff22 	bl	8012fac <memset>
		// GNGGA for where the position is in the buffer
		sscanf(str,"GNGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f",&GPS.GPGGA.HHMMSS,&GPS.GPGGA.Latitude,&GPS.GPGGA.NS_Indicator,&GPS.GPGGA.Longitude,&GPS.GPGGA.EW_Indicator,&GPS.GPGGA.PositionFixIndicator,&GPS.GPGGA.SatellitesUsed,&GPS.GPGGA.HDOP,&GPS.GPGGA.MSL_Altitude);  // GNGGA instead of GPGGA
 8001168:	4bb3      	ldr	r3, [pc, #716]	; (8001438 <GPS_Process+0x304>)
 800116a:	9306      	str	r3, [sp, #24]
 800116c:	4bb3      	ldr	r3, [pc, #716]	; (800143c <GPS_Process+0x308>)
 800116e:	9305      	str	r3, [sp, #20]
 8001170:	4bb3      	ldr	r3, [pc, #716]	; (8001440 <GPS_Process+0x30c>)
 8001172:	9304      	str	r3, [sp, #16]
 8001174:	4bb3      	ldr	r3, [pc, #716]	; (8001444 <GPS_Process+0x310>)
 8001176:	9303      	str	r3, [sp, #12]
 8001178:	4bb3      	ldr	r3, [pc, #716]	; (8001448 <GPS_Process+0x314>)
 800117a:	9302      	str	r3, [sp, #8]
 800117c:	4bb3      	ldr	r3, [pc, #716]	; (800144c <GPS_Process+0x318>)
 800117e:	9301      	str	r3, [sp, #4]
 8001180:	4bb3      	ldr	r3, [pc, #716]	; (8001450 <GPS_Process+0x31c>)
 8001182:	9300      	str	r3, [sp, #0]
 8001184:	4bb3      	ldr	r3, [pc, #716]	; (8001454 <GPS_Process+0x320>)
 8001186:	4ab4      	ldr	r2, [pc, #720]	; (8001458 <GPS_Process+0x324>)
 8001188:	49b4      	ldr	r1, [pc, #720]	; (800145c <GPS_Process+0x328>)
 800118a:	69f8      	ldr	r0, [r7, #28]
 800118c:	f012 fdb6 	bl	8013cfc <siscanf>
		if(GPS.GPGGA.PositionFixIndicator>0)
 8001190:	4ba6      	ldr	r3, [pc, #664]	; (800142c <GPS_Process+0x2f8>)
 8001192:	f8d3 3434 	ldr.w	r3, [r3, #1076]	; 0x434
 8001196:	2b00      	cmp	r3, #0
 8001198:	dd03      	ble.n	80011a2 <GPS_Process+0x6e>
			GPS.GPGGA.PositionFixIndicator=1;
 800119a:	4ba4      	ldr	r3, [pc, #656]	; (800142c <GPS_Process+0x2f8>)
 800119c:	2201      	movs	r2, #1
 800119e:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
		if(GPS.GPGGA.NS_Indicator==0)
 80011a2:	4ba2      	ldr	r3, [pc, #648]	; (800142c <GPS_Process+0x2f8>)
 80011a4:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d103      	bne.n	80011b4 <GPS_Process+0x80>
			GPS.GPGGA.NS_Indicator='-';
 80011ac:	4b9f      	ldr	r3, [pc, #636]	; (800142c <GPS_Process+0x2f8>)
 80011ae:	222d      	movs	r2, #45	; 0x2d
 80011b0:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
		if(GPS.GPGGA.EW_Indicator==0)
 80011b4:	4b9d      	ldr	r3, [pc, #628]	; (800142c <GPS_Process+0x2f8>)
 80011b6:	f893 3430 	ldrb.w	r3, [r3, #1072]	; 0x430
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d103      	bne.n	80011c6 <GPS_Process+0x92>
			GPS.GPGGA.EW_Indicator='-';
 80011be:	4b9b      	ldr	r3, [pc, #620]	; (800142c <GPS_Process+0x2f8>)
 80011c0:	222d      	movs	r2, #45	; 0x2d
 80011c2:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430
		if(GPS.GPGGA.Geoid_Units==0)
 80011c6:	4b99      	ldr	r3, [pc, #612]	; (800142c <GPS_Process+0x2f8>)
 80011c8:	f893 344c 	ldrb.w	r3, [r3, #1100]	; 0x44c
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d103      	bne.n	80011d8 <GPS_Process+0xa4>
			GPS.GPGGA.Geoid_Units='-';
 80011d0:	4b96      	ldr	r3, [pc, #600]	; (800142c <GPS_Process+0x2f8>)
 80011d2:	222d      	movs	r2, #45	; 0x2d
 80011d4:	f883 244c 	strb.w	r2, [r3, #1100]	; 0x44c
		if(GPS.GPGGA.MSL_Units==0)
 80011d8:	4b94      	ldr	r3, [pc, #592]	; (800142c <GPS_Process+0x2f8>)
 80011da:	f893 3444 	ldrb.w	r3, [r3, #1092]	; 0x444
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d103      	bne.n	80011ea <GPS_Process+0xb6>
			GPS.GPGGA.MSL_Units='-';
 80011e2:	4b92      	ldr	r3, [pc, #584]	; (800142c <GPS_Process+0x2f8>)
 80011e4:	222d      	movs	r2, #45	; 0x2d
 80011e6:	f883 2444 	strb.w	r2, [r3, #1092]	; 0x444
		if (GPS.GPGGA.Latitude == 0.0f || GPS.GPGGA.Longitude == 0.0f) {
 80011ea:	4b90      	ldr	r3, [pc, #576]	; (800142c <GPS_Process+0x2f8>)
 80011ec:	f503 6382 	add.w	r3, r3, #1040	; 0x410
 80011f0:	edd3 7a00 	vldr	s15, [r3]
 80011f4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80011f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011fc:	d009      	beq.n	8001212 <GPS_Process+0xde>
 80011fe:	4b8b      	ldr	r3, [pc, #556]	; (800142c <GPS_Process+0x2f8>)
 8001200:	f203 4324 	addw	r3, r3, #1060	; 0x424
 8001204:	edd3 7a00 	vldr	s15, [r3]
 8001208:	eef5 7a40 	vcmp.f32	s15, #0.0
 800120c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001210:	d112      	bne.n	8001238 <GPS_Process+0x104>
			GPS.GPGGA.LatitudeDecimal = 0.0f;
 8001212:	4b86      	ldr	r3, [pc, #536]	; (800142c <GPS_Process+0x2f8>)
 8001214:	f503 6183 	add.w	r1, r3, #1048	; 0x418
 8001218:	f04f 0200 	mov.w	r2, #0
 800121c:	f04f 0300 	mov.w	r3, #0
 8001220:	e9c1 2300 	strd	r2, r3, [r1]
			GPS.GPGGA.LongitudeDecimal = 0.0f;
 8001224:	4b81      	ldr	r3, [pc, #516]	; (800142c <GPS_Process+0x2f8>)
 8001226:	f503 6185 	add.w	r1, r3, #1064	; 0x428
 800122a:	f04f 0200 	mov.w	r2, #0
 800122e:	f04f 0300 	mov.w	r3, #0
 8001232:	e9c1 2300 	strd	r2, r3, [r1]
 8001236:	e047      	b.n	80012c8 <GPS_Process+0x194>
		} else {
			GPS.GPGGA.LatitudeDecimal=convertDegMinToDecDeg(GPS.GPGGA.Latitude);
 8001238:	4b7c      	ldr	r3, [pc, #496]	; (800142c <GPS_Process+0x2f8>)
 800123a:	f503 6382 	add.w	r3, r3, #1040	; 0x410
 800123e:	edd3 7a00 	vldr	s15, [r3]
 8001242:	eeb0 0a67 	vmov.f32	s0, s15
 8001246:	f7ff fed3 	bl	8000ff0 <convertDegMinToDecDeg>
 800124a:	eeb0 7a40 	vmov.f32	s14, s0
 800124e:	eef0 7a60 	vmov.f32	s15, s1
 8001252:	4b76      	ldr	r3, [pc, #472]	; (800142c <GPS_Process+0x2f8>)
 8001254:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8001258:	ed83 7b00 	vstr	d7, [r3]
			if (GPS.GPGGA.NS_Indicator!=78) { // 78 equals "N"
 800125c:	4b73      	ldr	r3, [pc, #460]	; (800142c <GPS_Process+0x2f8>)
 800125e:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 8001262:	2b4e      	cmp	r3, #78	; 0x4e
 8001264:	d00c      	beq.n	8001280 <GPS_Process+0x14c>
				GPS.GPGGA.LatitudeDecimal *= -1;
 8001266:	4b71      	ldr	r3, [pc, #452]	; (800142c <GPS_Process+0x2f8>)
 8001268:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 800126c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001270:	4690      	mov	r8, r2
 8001272:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8001276:	4b6d      	ldr	r3, [pc, #436]	; (800142c <GPS_Process+0x2f8>)
 8001278:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 800127c:	e9c3 8900 	strd	r8, r9, [r3]
			}
			GPS.GPGGA.LongitudeDecimal=convertDegMinToDecDeg(GPS.GPGGA.Longitude);
 8001280:	4b6a      	ldr	r3, [pc, #424]	; (800142c <GPS_Process+0x2f8>)
 8001282:	f203 4324 	addw	r3, r3, #1060	; 0x424
 8001286:	edd3 7a00 	vldr	s15, [r3]
 800128a:	eeb0 0a67 	vmov.f32	s0, s15
 800128e:	f7ff feaf 	bl	8000ff0 <convertDegMinToDecDeg>
 8001292:	eeb0 7a40 	vmov.f32	s14, s0
 8001296:	eef0 7a60 	vmov.f32	s15, s1
 800129a:	4b64      	ldr	r3, [pc, #400]	; (800142c <GPS_Process+0x2f8>)
 800129c:	f503 6385 	add.w	r3, r3, #1064	; 0x428
 80012a0:	ed83 7b00 	vstr	d7, [r3]
			if (GPS.GPGGA.EW_Indicator!=69) { // 69 equals "E"
 80012a4:	4b61      	ldr	r3, [pc, #388]	; (800142c <GPS_Process+0x2f8>)
 80012a6:	f893 3430 	ldrb.w	r3, [r3, #1072]	; 0x430
 80012aa:	2b45      	cmp	r3, #69	; 0x45
 80012ac:	d00c      	beq.n	80012c8 <GPS_Process+0x194>
				GPS.GPGGA.LongitudeDecimal *= -1;
 80012ae:	4b5f      	ldr	r3, [pc, #380]	; (800142c <GPS_Process+0x2f8>)
 80012b0:	f503 6385 	add.w	r3, r3, #1064	; 0x428
 80012b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b8:	4614      	mov	r4, r2
 80012ba:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80012be:	4b5b      	ldr	r3, [pc, #364]	; (800142c <GPS_Process+0x2f8>)
 80012c0:	f503 6385 	add.w	r3, r3, #1064	; 0x428
 80012c4:	e9c3 4500 	strd	r4, r5, [r3]
			}
		}
		str2=strstr((char*)GPS.rxBuffer,"GNZDA,"); // GNZDA for where the date is in the buffer
 80012c8:	4965      	ldr	r1, [pc, #404]	; (8001460 <GPS_Process+0x32c>)
 80012ca:	4858      	ldr	r0, [pc, #352]	; (800142c <GPS_Process+0x2f8>)
 80012cc:	f012 fd96 	bl	8013dfc <strstr>
 80012d0:	61b8      	str	r0, [r7, #24]
		if(str2!=NULL) {
 80012d2:	69bb      	ldr	r3, [r7, #24]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d078      	beq.n	80013ca <GPS_Process+0x296>
			// format: GNZDA,181815.000,03,02,2021
			sscanf(str2,"GNZDA,%f,%d,%d,%d",&GPS.GPGGA.HHMMSS,&GPS.GPGGA.UTC_Day,&GPS.GPGGA.UTC_Month,&GPS.GPGGA.UTC_Year);
 80012d8:	4b62      	ldr	r3, [pc, #392]	; (8001464 <GPS_Process+0x330>)
 80012da:	9301      	str	r3, [sp, #4]
 80012dc:	4b62      	ldr	r3, [pc, #392]	; (8001468 <GPS_Process+0x334>)
 80012de:	9300      	str	r3, [sp, #0]
 80012e0:	4b62      	ldr	r3, [pc, #392]	; (800146c <GPS_Process+0x338>)
 80012e2:	4a5d      	ldr	r2, [pc, #372]	; (8001458 <GPS_Process+0x324>)
 80012e4:	4962      	ldr	r1, [pc, #392]	; (8001470 <GPS_Process+0x33c>)
 80012e6:	69b8      	ldr	r0, [r7, #24]
 80012e8:	f012 fd08 	bl	8013cfc <siscanf>
			GPS.GPGGA.UTC_Hour = (int)(GPS.GPGGA.HHMMSS/10000.f);
 80012ec:	4b4f      	ldr	r3, [pc, #316]	; (800142c <GPS_Process+0x2f8>)
 80012ee:	f503 638c 	add.w	r3, r3, #1120	; 0x460
 80012f2:	ed93 7a00 	vldr	s14, [r3]
 80012f6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8001474 <GPS_Process+0x340>
 80012fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001302:	edc7 7a01 	vstr	s15, [r7, #4]
 8001306:	793a      	ldrb	r2, [r7, #4]
 8001308:	4b48      	ldr	r3, [pc, #288]	; (800142c <GPS_Process+0x2f8>)
 800130a:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
			GPS.GPGGA.UTC_Min = (int)GPS.GPGGA.HHMMSS%10000/100.f;
 800130e:	4b47      	ldr	r3, [pc, #284]	; (800142c <GPS_Process+0x2f8>)
 8001310:	f503 638c 	add.w	r3, r3, #1120	; 0x460
 8001314:	edd3 7a00 	vldr	s15, [r3]
 8001318:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800131c:	ee17 2a90 	vmov	r2, s15
 8001320:	4b55      	ldr	r3, [pc, #340]	; (8001478 <GPS_Process+0x344>)
 8001322:	fb83 1302 	smull	r1, r3, r3, r2
 8001326:	1319      	asrs	r1, r3, #12
 8001328:	17d3      	asrs	r3, r2, #31
 800132a:	1acb      	subs	r3, r1, r3
 800132c:	f242 7110 	movw	r1, #10000	; 0x2710
 8001330:	fb01 f303 	mul.w	r3, r1, r3
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	ee07 3a90 	vmov	s15, r3
 800133a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800133e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800147c <GPS_Process+0x348>
 8001342:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001346:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800134a:	edc7 7a01 	vstr	s15, [r7, #4]
 800134e:	793b      	ldrb	r3, [r7, #4]
 8001350:	b2da      	uxtb	r2, r3
 8001352:	4b36      	ldr	r3, [pc, #216]	; (800142c <GPS_Process+0x2f8>)
 8001354:	f883 2409 	strb.w	r2, [r3, #1033]	; 0x409
			GPS.GPGGA.UTC_Sec = (int)GPS.GPGGA.HHMMSS%100;
 8001358:	4b34      	ldr	r3, [pc, #208]	; (800142c <GPS_Process+0x2f8>)
 800135a:	f503 638c 	add.w	r3, r3, #1120	; 0x460
 800135e:	edd3 7a00 	vldr	s15, [r3]
 8001362:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001366:	ee17 2a90 	vmov	r2, s15
 800136a:	4b45      	ldr	r3, [pc, #276]	; (8001480 <GPS_Process+0x34c>)
 800136c:	fb83 1302 	smull	r1, r3, r3, r2
 8001370:	1159      	asrs	r1, r3, #5
 8001372:	17d3      	asrs	r3, r2, #31
 8001374:	1acb      	subs	r3, r1, r3
 8001376:	2164      	movs	r1, #100	; 0x64
 8001378:	fb01 f303 	mul.w	r3, r1, r3
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	b2da      	uxtb	r2, r3
 8001380:	4b2a      	ldr	r3, [pc, #168]	; (800142c <GPS_Process+0x2f8>)
 8001382:	f883 240a 	strb.w	r2, [r3, #1034]	; 0x40a
			GPS.GPGGA.YYYYMMDD = 10000*GPS.GPGGA.UTC_Year+100*GPS.GPGGA.UTC_Month+GPS.GPGGA.UTC_Day;
 8001386:	4b29      	ldr	r3, [pc, #164]	; (800142c <GPS_Process+0x2f8>)
 8001388:	f8b3 3466 	ldrh.w	r3, [r3, #1126]	; 0x466
 800138c:	461a      	mov	r2, r3
 800138e:	f242 7310 	movw	r3, #10000	; 0x2710
 8001392:	fb03 f202 	mul.w	r2, r3, r2
 8001396:	4b25      	ldr	r3, [pc, #148]	; (800142c <GPS_Process+0x2f8>)
 8001398:	f893 3465 	ldrb.w	r3, [r3, #1125]	; 0x465
 800139c:	4619      	mov	r1, r3
 800139e:	2364      	movs	r3, #100	; 0x64
 80013a0:	fb03 f301 	mul.w	r3, r3, r1
 80013a4:	4413      	add	r3, r2
 80013a6:	4a21      	ldr	r2, [pc, #132]	; (800142c <GPS_Process+0x2f8>)
 80013a8:	f892 2464 	ldrb.w	r2, [r2, #1124]	; 0x464
 80013ac:	4413      	add	r3, r2
 80013ae:	461a      	mov	r2, r3
 80013b0:	4b1e      	ldr	r3, [pc, #120]	; (800142c <GPS_Process+0x2f8>)
 80013b2:	f8c3 2468 	str.w	r2, [r3, #1128]	; 0x468
			if (GPS.GPGGA.YYYYMMDD < 19700000) GPS.GPGGA.YYYYMMDD = 0;
 80013b6:	4b1d      	ldr	r3, [pc, #116]	; (800142c <GPS_Process+0x2f8>)
 80013b8:	f8d3 3468 	ldr.w	r3, [r3, #1128]	; 0x468
 80013bc:	4a31      	ldr	r2, [pc, #196]	; (8001484 <GPS_Process+0x350>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d803      	bhi.n	80013ca <GPS_Process+0x296>
 80013c2:	4b1a      	ldr	r3, [pc, #104]	; (800142c <GPS_Process+0x2f8>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	f8c3 2468 	str.w	r2, [r3, #1128]	; 0x468
		}
		str3=strstr((char*)GPS.rxBuffer,"GNRMC,"); // GNRMC for where the speed is in the buffer
 80013ca:	492f      	ldr	r1, [pc, #188]	; (8001488 <GPS_Process+0x354>)
 80013cc:	4817      	ldr	r0, [pc, #92]	; (800142c <GPS_Process+0x2f8>)
 80013ce:	f012 fd15 	bl	8013dfc <strstr>
 80013d2:	6178      	str	r0, [r7, #20]
		if(str3!=NULL) {
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d066      	beq.n	80014a8 <GPS_Process+0x374>
			uint8_t speed[5];
			if (sscanf(str3,"GNRMC,%*f,%*c,%*f,%*c,%*f,%*c,%4s,",&speed) > 0) {
 80013da:	f107 030c 	add.w	r3, r7, #12
 80013de:	461a      	mov	r2, r3
 80013e0:	492a      	ldr	r1, [pc, #168]	; (800148c <GPS_Process+0x358>)
 80013e2:	6978      	ldr	r0, [r7, #20]
 80013e4:	f012 fc8a 	bl	8013cfc <siscanf>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	dd52      	ble.n	8001494 <GPS_Process+0x360>
				GPS.GPGGA.Speed_KTS = atof(speed);
 80013ee:	f107 030c 	add.w	r3, r7, #12
 80013f2:	4618      	mov	r0, r3
 80013f4:	f011 fdac 	bl	8012f50 <atof>
 80013f8:	ec53 2b10 	vmov	r2, r3, d0
 80013fc:	4610      	mov	r0, r2
 80013fe:	4619      	mov	r1, r3
 8001400:	f7ff fbf2 	bl	8000be8 <__aeabi_d2f>
 8001404:	4602      	mov	r2, r0
 8001406:	4b09      	ldr	r3, [pc, #36]	; (800142c <GPS_Process+0x2f8>)
 8001408:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 800140c:	601a      	str	r2, [r3, #0]
				GPS.GPGGA.Speed_KMH = 1.852f * GPS.GPGGA.Speed_KTS; // conversion from knots to km/h
 800140e:	4b07      	ldr	r3, [pc, #28]	; (800142c <GPS_Process+0x2f8>)
 8001410:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 8001414:	edd3 7a00 	vldr	s15, [r3]
 8001418:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001490 <GPS_Process+0x35c>
 800141c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001420:	4b02      	ldr	r3, [pc, #8]	; (800142c <GPS_Process+0x2f8>)
 8001422:	f203 4354 	addw	r3, r3, #1108	; 0x454
 8001426:	edc3 7a00 	vstr	s15, [r3]
 800142a:	e03d      	b.n	80014a8 <GPS_Process+0x374>
 800142c:	200008b0 	.word	0x200008b0
 8001430:	080187d8 	.word	0x080187d8
 8001434:	20000cb8 	.word	0x20000cb8
 8001438:	20000cf0 	.word	0x20000cf0
 800143c:	20000cec 	.word	0x20000cec
 8001440:	20000ce8 	.word	0x20000ce8
 8001444:	20000ce4 	.word	0x20000ce4
 8001448:	20000ce0 	.word	0x20000ce0
 800144c:	20000cd4 	.word	0x20000cd4
 8001450:	20000cd0 	.word	0x20000cd0
 8001454:	20000cc0 	.word	0x20000cc0
 8001458:	20000d10 	.word	0x20000d10
 800145c:	080187e0 	.word	0x080187e0
 8001460:	08018804 	.word	0x08018804
 8001464:	20000d16 	.word	0x20000d16
 8001468:	20000d15 	.word	0x20000d15
 800146c:	20000d14 	.word	0x20000d14
 8001470:	0801880c 	.word	0x0801880c
 8001474:	461c4000 	.word	0x461c4000
 8001478:	68db8bad 	.word	0x68db8bad
 800147c:	42c80000 	.word	0x42c80000
 8001480:	51eb851f 	.word	0x51eb851f
 8001484:	012c991f 	.word	0x012c991f
 8001488:	08018820 	.word	0x08018820
 800148c:	08018828 	.word	0x08018828
 8001490:	3fed0e56 	.word	0x3fed0e56
			}
			else {
				GPS.GPGGA.Speed_KTS = -1;
 8001494:	4b11      	ldr	r3, [pc, #68]	; (80014dc <GPS_Process+0x3a8>)
 8001496:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 800149a:	4a11      	ldr	r2, [pc, #68]	; (80014e0 <GPS_Process+0x3ac>)
 800149c:	601a      	str	r2, [r3, #0]
				GPS.GPGGA.Speed_KMH = -1;
 800149e:	4b0f      	ldr	r3, [pc, #60]	; (80014dc <GPS_Process+0x3a8>)
 80014a0:	f203 4354 	addw	r3, r3, #1108	; 0x454
 80014a4:	4a0e      	ldr	r2, [pc, #56]	; (80014e0 <GPS_Process+0x3ac>)
 80014a6:	601a      	str	r2, [r3, #0]
			}
		}
	}
	memset(GPS.rxBuffer,0,sizeof(GPS.rxBuffer)); // resets rxBuffer
 80014a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014ac:	2100      	movs	r1, #0
 80014ae:	480b      	ldr	r0, [pc, #44]	; (80014dc <GPS_Process+0x3a8>)
 80014b0:	f011 fd7c 	bl	8012fac <memset>
	GPS.rxIndex=0;
 80014b4:	4b09      	ldr	r3, [pc, #36]	; (80014dc <GPS_Process+0x3a8>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
	GPS.nmeaCounter=0;
 80014bc:	4b07      	ldr	r3, [pc, #28]	; (80014dc <GPS_Process+0x3a8>)
 80014be:	2200      	movs	r2, #0
 80014c0:	f883 2403 	strb.w	r2, [r3, #1027]	; 0x403
	GPS.LastTime=HAL_GetTick();
 80014c4:	f004 fe62 	bl	800618c <HAL_GetTick>
 80014c8:	4603      	mov	r3, r0
 80014ca:	4a04      	ldr	r2, [pc, #16]	; (80014dc <GPS_Process+0x3a8>)
 80014cc:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
}
 80014d0:	bf00      	nop
 80014d2:	3720      	adds	r7, #32
 80014d4:	46bd      	mov	sp, r7
 80014d6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80014da:	bf00      	nop
 80014dc:	200008b0 	.word	0x200008b0
 80014e0:	bf800000 	.word	0xbf800000

080014e4 <CalcCrc>:

SPS30_t SPS30;

//##################################################################################################################
// Calculating checksum. Function provided in SPS30 datasheet
uint8_t CalcCrc(uint8_t data[2]) {
 80014e4:	b480      	push	{r7}
 80014e6:	b087      	sub	sp, #28
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
	uint8_t crc = 0xFF;
 80014ec:	23ff      	movs	r3, #255	; 0xff
 80014ee:	75fb      	strb	r3, [r7, #23]
	for(int i = 0; i < 2; i++) {
 80014f0:	2300      	movs	r3, #0
 80014f2:	613b      	str	r3, [r7, #16]
 80014f4:	e020      	b.n	8001538 <CalcCrc+0x54>
	crc ^= data[i];
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	687a      	ldr	r2, [r7, #4]
 80014fa:	4413      	add	r3, r2
 80014fc:	781a      	ldrb	r2, [r3, #0]
 80014fe:	7dfb      	ldrb	r3, [r7, #23]
 8001500:	4053      	eors	r3, r2
 8001502:	75fb      	strb	r3, [r7, #23]
	for(uint8_t bit = 8; bit > 0; --bit) {
 8001504:	2308      	movs	r3, #8
 8001506:	73fb      	strb	r3, [r7, #15]
 8001508:	e010      	b.n	800152c <CalcCrc+0x48>
	  if(crc & 0x80) {
 800150a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800150e:	2b00      	cmp	r3, #0
 8001510:	da06      	bge.n	8001520 <CalcCrc+0x3c>
	  crc = (crc << 1) ^ 0x31u;
 8001512:	7dfb      	ldrb	r3, [r7, #23]
 8001514:	005b      	lsls	r3, r3, #1
 8001516:	b2db      	uxtb	r3, r3
 8001518:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 800151c:	75fb      	strb	r3, [r7, #23]
 800151e:	e002      	b.n	8001526 <CalcCrc+0x42>
	  } else {
		crc = (crc << 1);
 8001520:	7dfb      	ldrb	r3, [r7, #23]
 8001522:	005b      	lsls	r3, r3, #1
 8001524:	75fb      	strb	r3, [r7, #23]
	for(uint8_t bit = 8; bit > 0; --bit) {
 8001526:	7bfb      	ldrb	r3, [r7, #15]
 8001528:	3b01      	subs	r3, #1
 800152a:	73fb      	strb	r3, [r7, #15]
 800152c:	7bfb      	ldrb	r3, [r7, #15]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d1eb      	bne.n	800150a <CalcCrc+0x26>
	for(int i = 0; i < 2; i++) {
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	3301      	adds	r3, #1
 8001536:	613b      	str	r3, [r7, #16]
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	2b01      	cmp	r3, #1
 800153c:	dddb      	ble.n	80014f6 <CalcCrc+0x12>
	   }
	 }
	}
	return crc;
 800153e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001540:	4618      	mov	r0, r3
 8001542:	371c      	adds	r7, #28
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr

0800154c <SPS30_start_measurement>:

//##################################################################################################################
void SPS30_start_measurement(void){
 800154c:	b580      	push	{r7, lr}
 800154e:	b086      	sub	sp, #24
 8001550:	af02      	add	r7, sp, #8
	uint8_t arg[2] = {0x03, 0x00};
 8001552:	2303      	movs	r3, #3
 8001554:	81bb      	strh	r3, [r7, #12]
	uint8_t txBuf[5] = {0x00, 0x10, 0x03, 0x00, CalcCrc(arg)};
 8001556:	2300      	movs	r3, #0
 8001558:	713b      	strb	r3, [r7, #4]
 800155a:	2310      	movs	r3, #16
 800155c:	717b      	strb	r3, [r7, #5]
 800155e:	2303      	movs	r3, #3
 8001560:	71bb      	strb	r3, [r7, #6]
 8001562:	2300      	movs	r3, #0
 8001564:	71fb      	strb	r3, [r7, #7]
 8001566:	f107 030c 	add.w	r3, r7, #12
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff ffba 	bl	80014e4 <CalcCrc>
 8001570:	4603      	mov	r3, r0
 8001572:	723b      	strb	r3, [r7, #8]
	memset(&SPS30.spsData,0,sizeof(SPS30.spsData));
 8001574:	2228      	movs	r2, #40	; 0x28
 8001576:	2100      	movs	r1, #0
 8001578:	4808      	ldr	r0, [pc, #32]	; (800159c <SPS30_start_measurement+0x50>)
 800157a:	f011 fd17 	bl	8012fac <memset>
	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&_SPS30_I2C, (_SPS30_addr<<1), &txBuf, 5, HAL_MAX_DELAY);
 800157e:	1d3a      	adds	r2, r7, #4
 8001580:	f04f 33ff 	mov.w	r3, #4294967295
 8001584:	9300      	str	r3, [sp, #0]
 8001586:	2305      	movs	r3, #5
 8001588:	21d2      	movs	r1, #210	; 0xd2
 800158a:	4805      	ldr	r0, [pc, #20]	; (80015a0 <SPS30_start_measurement+0x54>)
 800158c:	f006 fa08 	bl	80079a0 <HAL_I2C_Master_Transmit>
 8001590:	4603      	mov	r3, r0
 8001592:	73fb      	strb	r3, [r7, #15]

}
 8001594:	bf00      	nop
 8001596:	3710      	adds	r7, #16
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	20000d20 	.word	0x20000d20
 80015a0:	20000db0 	.word	0x20000db0

080015a4 <SPS30_read_data>:
	uint8_t txBuf[2] = {0x01, 0x04};
	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&_SPS30_I2C, (_SPS30_addr<<1), &txBuf, 2, HAL_MAX_DELAY);
}

//##################################################################################################################
uint8_t SPS30_read_data(){
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b096      	sub	sp, #88	; 0x58
 80015a8:	af02      	add	r7, sp, #8
	uint8_t txBuf[2] = {0x03, 0x00};
 80015aa:	2303      	movs	r3, #3
 80015ac:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	uint8_t rxBuf[60];
	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&_SPS30_I2C, (_SPS30_addr<<1), &txBuf, 2, HAL_MAX_DELAY);
 80015b0:	f107 0244 	add.w	r2, r7, #68	; 0x44
 80015b4:	f04f 33ff 	mov.w	r3, #4294967295
 80015b8:	9300      	str	r3, [sp, #0]
 80015ba:	2302      	movs	r3, #2
 80015bc:	21d2      	movs	r1, #210	; 0xd2
 80015be:	483c      	ldr	r0, [pc, #240]	; (80016b0 <SPS30_read_data+0x10c>)
 80015c0:	f006 f9ee 	bl	80079a0 <HAL_I2C_Master_Transmit>
 80015c4:	4603      	mov	r3, r0
 80015c6:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	status = HAL_I2C_Master_Receive(&_SPS30_I2C, (_SPS30_addr<<1), &rxBuf, sizeof(rxBuf), HAL_MAX_DELAY);
 80015ca:	f107 0208 	add.w	r2, r7, #8
 80015ce:	f04f 33ff 	mov.w	r3, #4294967295
 80015d2:	9300      	str	r3, [sp, #0]
 80015d4:	233c      	movs	r3, #60	; 0x3c
 80015d6:	21d2      	movs	r1, #210	; 0xd2
 80015d8:	4835      	ldr	r0, [pc, #212]	; (80016b0 <SPS30_read_data+0x10c>)
 80015da:	f006 fadf 	bl	8007b9c <HAL_I2C_Master_Receive>
 80015de:	4603      	mov	r3, r0
 80015e0:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	for (int i=0; i<10; i++) { // 60 register buffer with 6 registers per float value
 80015e4:	2300      	movs	r3, #0
 80015e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80015e8:	e04b      	b.n	8001682 <SPS30_read_data+0xde>
		uint8_t b1 = rxBuf[i*6];
 80015ea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80015ec:	4613      	mov	r3, r2
 80015ee:	005b      	lsls	r3, r3, #1
 80015f0:	4413      	add	r3, r2
 80015f2:	005b      	lsls	r3, r3, #1
 80015f4:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80015f8:	4413      	add	r3, r2
 80015fa:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 80015fe:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
		uint8_t b2 = rxBuf[i*6+1]; // rxBuf[i*6+2] is checksum byte
 8001602:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001604:	4613      	mov	r3, r2
 8001606:	005b      	lsls	r3, r3, #1
 8001608:	4413      	add	r3, r2
 800160a:	005b      	lsls	r3, r3, #1
 800160c:	3301      	adds	r3, #1
 800160e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001612:	4413      	add	r3, r2
 8001614:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001618:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
		uint8_t b3 = rxBuf[i*6+3];
 800161c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800161e:	4613      	mov	r3, r2
 8001620:	005b      	lsls	r3, r3, #1
 8001622:	4413      	add	r3, r2
 8001624:	005b      	lsls	r3, r3, #1
 8001626:	3303      	adds	r3, #3
 8001628:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800162c:	4413      	add	r3, r2
 800162e:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001632:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
		uint8_t b4 = rxBuf[i*6+4]; // rxBuf[i*6+5] is checksum byte
 8001636:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001638:	4613      	mov	r3, r2
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	4413      	add	r3, r2
 800163e:	005b      	lsls	r3, r3, #1
 8001640:	3304      	adds	r3, #4
 8001642:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001646:	4413      	add	r3, r2
 8001648:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 800164c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		uint32_t value = (b1<<24)|(b2<<16)|(b3<<8)|(b4<<0); // merge bytes in correct order
 8001650:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8001654:	061a      	lsls	r2, r3, #24
 8001656:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 800165a:	041b      	lsls	r3, r3, #16
 800165c:	431a      	orrs	r2, r3
 800165e:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001662:	021b      	lsls	r3, r3, #8
 8001664:	431a      	orrs	r2, r3
 8001666:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800166a:	4313      	orrs	r3, r2
 800166c:	607b      	str	r3, [r7, #4]
		SPS30.spsData[i] = *(float*)&value; // convert to float
 800166e:	1d3b      	adds	r3, r7, #4
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	4910      	ldr	r1, [pc, #64]	; (80016b4 <SPS30_read_data+0x110>)
 8001674:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	440b      	add	r3, r1
 800167a:	601a      	str	r2, [r3, #0]
	for (int i=0; i<10; i++) { // 60 register buffer with 6 registers per float value
 800167c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800167e:	3301      	adds	r3, #1
 8001680:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001682:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001684:	2b09      	cmp	r3, #9
 8001686:	ddb0      	ble.n	80015ea <SPS30_read_data+0x46>
	}
	if (status == HAL_OK && SPS30.spsData[1] > 0.0f) return 1;
 8001688:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800168c:	2b00      	cmp	r3, #0
 800168e:	d109      	bne.n	80016a4 <SPS30_read_data+0x100>
 8001690:	4b08      	ldr	r3, [pc, #32]	; (80016b4 <SPS30_read_data+0x110>)
 8001692:	edd3 7a01 	vldr	s15, [r3, #4]
 8001696:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800169a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800169e:	dd01      	ble.n	80016a4 <SPS30_read_data+0x100>
 80016a0:	2301      	movs	r3, #1
 80016a2:	e000      	b.n	80016a6 <SPS30_read_data+0x102>
	return 0;
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3750      	adds	r7, #80	; 0x50
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	20000db0 	.word	0x20000db0
 80016b4:	20000d20 	.word	0x20000d20

080016b8 <SPS30_clean_fan>:
	status = HAL_I2C_Master_Receive(&_SPS30_I2C, (_SPS30_addr<<1), &rxBuf, sizeof(rxBuf), HAL_MAX_DELAY);
	return rxBuf[1]; // 0x01 if data is ready, 0x00 if not
 }

//##################################################################################################################
void SPS30_clean_fan(void){
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af02      	add	r7, sp, #8
	uint8_t txBuf[2] = {0x56, 0x07};
 80016be:	f240 7356 	movw	r3, #1878	; 0x756
 80016c2:	80bb      	strh	r3, [r7, #4]
 	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&_SPS30_I2C, (_SPS30_addr<<1), &txBuf, 2, HAL_MAX_DELAY);
 80016c4:	1d3a      	adds	r2, r7, #4
 80016c6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ca:	9300      	str	r3, [sp, #0]
 80016cc:	2302      	movs	r3, #2
 80016ce:	21d2      	movs	r1, #210	; 0xd2
 80016d0:	4804      	ldr	r0, [pc, #16]	; (80016e4 <SPS30_clean_fan+0x2c>)
 80016d2:	f006 f965 	bl	80079a0 <HAL_I2C_Master_Transmit>
 80016d6:	4603      	mov	r3, r0
 80016d8:	71fb      	strb	r3, [r7, #7]
}
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	20000db0 	.word	0x20000db0

080016e8 <SPS30_read_serialnumber>:
 	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&_SPS30_I2C, (_SPS30_addr<<1), &txBuf, 2, HAL_MAX_DELAY);

}

//##################################################################################################################
void SPS30_read_serialnumber(void){
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b092      	sub	sp, #72	; 0x48
 80016ec:	af02      	add	r7, sp, #8
	uint8_t txBuf[2] = {0xD0, 0x33};
 80016ee:	f243 33d0 	movw	r3, #13264	; 0x33d0
 80016f2:	86bb      	strh	r3, [r7, #52]	; 0x34
	uint8_t rxBuf[48];
	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&_SPS30_I2C, (_SPS30_addr<<1), &txBuf, 2, HAL_MAX_DELAY);
 80016f4:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80016f8:	f04f 33ff 	mov.w	r3, #4294967295
 80016fc:	9300      	str	r3, [sp, #0]
 80016fe:	2302      	movs	r3, #2
 8001700:	21d2      	movs	r1, #210	; 0xd2
 8001702:	4833      	ldr	r0, [pc, #204]	; (80017d0 <SPS30_read_serialnumber+0xe8>)
 8001704:	f006 f94c 	bl	80079a0 <HAL_I2C_Master_Transmit>
 8001708:	4603      	mov	r3, r0
 800170a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	status = HAL_I2C_Master_Receive(&_SPS30_I2C, (_SPS30_addr<<1), &rxBuf, sizeof(rxBuf), HAL_MAX_DELAY);
 800170e:	1d3a      	adds	r2, r7, #4
 8001710:	f04f 33ff 	mov.w	r3, #4294967295
 8001714:	9300      	str	r3, [sp, #0]
 8001716:	2330      	movs	r3, #48	; 0x30
 8001718:	21d2      	movs	r1, #210	; 0xd2
 800171a:	482d      	ldr	r0, [pc, #180]	; (80017d0 <SPS30_read_serialnumber+0xe8>)
 800171c:	f006 fa3e 	bl	8007b9c <HAL_I2C_Master_Receive>
 8001720:	4603      	mov	r3, r0
 8001722:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (status == HAL_ERROR) {
 8001726:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800172a:	2b01      	cmp	r3, #1
 800172c:	d104      	bne.n	8001738 <SPS30_read_serialnumber+0x50>
		sprintf(SPS30.serial, "AQ-SENSOR");
 800172e:	4929      	ldr	r1, [pc, #164]	; (80017d4 <SPS30_read_serialnumber+0xec>)
 8001730:	4829      	ldr	r0, [pc, #164]	; (80017d8 <SPS30_read_serialnumber+0xf0>)
 8001732:	f012 fac3 	bl	8013cbc <siprintf>
		return;
 8001736:	e047      	b.n	80017c8 <SPS30_read_serialnumber+0xe0>
	}
	uint8_t k=0;
 8001738:	2300      	movs	r3, #0
 800173a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	for (int i=0; i<sizeof(rxBuf); i++) { // every 3 bytes there is a checksum
 800173e:	2300      	movs	r3, #0
 8001740:	63bb      	str	r3, [r7, #56]	; 0x38
 8001742:	e03e      	b.n	80017c2 <SPS30_read_serialnumber+0xda>
		if (i%3==0) {
 8001744:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001746:	4b25      	ldr	r3, [pc, #148]	; (80017dc <SPS30_read_serialnumber+0xf4>)
 8001748:	fb83 3201 	smull	r3, r2, r3, r1
 800174c:	17cb      	asrs	r3, r1, #31
 800174e:	1ad2      	subs	r2, r2, r3
 8001750:	4613      	mov	r3, r2
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	4413      	add	r3, r2
 8001756:	1aca      	subs	r2, r1, r3
 8001758:	2a00      	cmp	r2, #0
 800175a:	d11c      	bne.n	8001796 <SPS30_read_serialnumber+0xae>
			uint8_t arg[2] = {rxBuf[i],rxBuf[i+1]};
 800175c:	1d3a      	adds	r2, r7, #4
 800175e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001760:	4413      	add	r3, r2
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	703b      	strb	r3, [r7, #0]
 8001766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001768:	3301      	adds	r3, #1
 800176a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800176e:	4413      	add	r3, r2
 8001770:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8001774:	707b      	strb	r3, [r7, #1]
			if (CalcCrc(arg) != rxBuf[i+2])
 8001776:	463b      	mov	r3, r7
 8001778:	4618      	mov	r0, r3
 800177a:	f7ff feb3 	bl	80014e4 <CalcCrc>
 800177e:	4603      	mov	r3, r0
 8001780:	461a      	mov	r2, r3
 8001782:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001784:	3302      	adds	r3, #2
 8001786:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800178a:	440b      	add	r3, r1
 800178c:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8001790:	429a      	cmp	r2, r3
 8001792:	d013      	beq.n	80017bc <SPS30_read_serialnumber+0xd4>
				return 0;
 8001794:	e018      	b.n	80017c8 <SPS30_read_serialnumber+0xe0>
		} else {
		SPS30.serial[k] = rxBuf[i-1];
 8001796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001798:	1e5a      	subs	r2, r3, #1
 800179a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800179e:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80017a2:	440a      	add	r2, r1
 80017a4:	f812 1c3c 	ldrb.w	r1, [r2, #-60]
 80017a8:	4a0d      	ldr	r2, [pc, #52]	; (80017e0 <SPS30_read_serialnumber+0xf8>)
 80017aa:	4413      	add	r3, r2
 80017ac:	460a      	mov	r2, r1
 80017ae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		k++;
 80017b2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80017b6:	3301      	adds	r3, #1
 80017b8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	for (int i=0; i<sizeof(rxBuf); i++) { // every 3 bytes there is a checksum
 80017bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017be:	3301      	adds	r3, #1
 80017c0:	63bb      	str	r3, [r7, #56]	; 0x38
 80017c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017c4:	2b2f      	cmp	r3, #47	; 0x2f
 80017c6:	d9bd      	bls.n	8001744 <SPS30_read_serialnumber+0x5c>
		}
	}
 }
 80017c8:	3740      	adds	r7, #64	; 0x40
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20000db0 	.word	0x20000db0
 80017d4:	0801884c 	.word	0x0801884c
 80017d8:	20000d48 	.word	0x20000d48
 80017dc:	55555556 	.word	0x55555556
 80017e0:	20000d20 	.word	0x20000d20

080017e4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b084      	sub	sp, #16
 80017e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80017ea:	463b      	mov	r3, r7
 80017ec:	2200      	movs	r2, #0
 80017ee:	601a      	str	r2, [r3, #0]
 80017f0:	605a      	str	r2, [r3, #4]
 80017f2:	609a      	str	r2, [r3, #8]
 80017f4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80017f6:	4b21      	ldr	r3, [pc, #132]	; (800187c <MX_ADC1_Init+0x98>)
 80017f8:	4a21      	ldr	r2, [pc, #132]	; (8001880 <MX_ADC1_Init+0x9c>)
 80017fa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80017fc:	4b1f      	ldr	r3, [pc, #124]	; (800187c <MX_ADC1_Init+0x98>)
 80017fe:	2200      	movs	r2, #0
 8001800:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001802:	4b1e      	ldr	r3, [pc, #120]	; (800187c <MX_ADC1_Init+0x98>)
 8001804:	2200      	movs	r2, #0
 8001806:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001808:	4b1c      	ldr	r3, [pc, #112]	; (800187c <MX_ADC1_Init+0x98>)
 800180a:	2200      	movs	r2, #0
 800180c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800180e:	4b1b      	ldr	r3, [pc, #108]	; (800187c <MX_ADC1_Init+0x98>)
 8001810:	2200      	movs	r2, #0
 8001812:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001814:	4b19      	ldr	r3, [pc, #100]	; (800187c <MX_ADC1_Init+0x98>)
 8001816:	2200      	movs	r2, #0
 8001818:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800181c:	4b17      	ldr	r3, [pc, #92]	; (800187c <MX_ADC1_Init+0x98>)
 800181e:	2200      	movs	r2, #0
 8001820:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001822:	4b16      	ldr	r3, [pc, #88]	; (800187c <MX_ADC1_Init+0x98>)
 8001824:	4a17      	ldr	r2, [pc, #92]	; (8001884 <MX_ADC1_Init+0xa0>)
 8001826:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001828:	4b14      	ldr	r3, [pc, #80]	; (800187c <MX_ADC1_Init+0x98>)
 800182a:	2200      	movs	r2, #0
 800182c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800182e:	4b13      	ldr	r3, [pc, #76]	; (800187c <MX_ADC1_Init+0x98>)
 8001830:	2201      	movs	r2, #1
 8001832:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001834:	4b11      	ldr	r3, [pc, #68]	; (800187c <MX_ADC1_Init+0x98>)
 8001836:	2200      	movs	r2, #0
 8001838:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800183c:	4b0f      	ldr	r3, [pc, #60]	; (800187c <MX_ADC1_Init+0x98>)
 800183e:	2201      	movs	r2, #1
 8001840:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001842:	480e      	ldr	r0, [pc, #56]	; (800187c <MX_ADC1_Init+0x98>)
 8001844:	f004 fcd2 	bl	80061ec <HAL_ADC_Init>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800184e:	f001 fc1d 	bl	800308c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001852:	2300      	movs	r3, #0
 8001854:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001856:	2301      	movs	r3, #1
 8001858:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800185a:	2300      	movs	r3, #0
 800185c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800185e:	463b      	mov	r3, r7
 8001860:	4619      	mov	r1, r3
 8001862:	4806      	ldr	r0, [pc, #24]	; (800187c <MX_ADC1_Init+0x98>)
 8001864:	f004 fe70 	bl	8006548 <HAL_ADC_ConfigChannel>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800186e:	f001 fc0d 	bl	800308c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001872:	bf00      	nop
 8001874:	3710      	adds	r7, #16
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	20000d68 	.word	0x20000d68
 8001880:	40012000 	.word	0x40012000
 8001884:	0f000001 	.word	0x0f000001

08001888 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b08a      	sub	sp, #40	; 0x28
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001890:	f107 0314 	add.w	r3, r7, #20
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	605a      	str	r2, [r3, #4]
 800189a:	609a      	str	r2, [r3, #8]
 800189c:	60da      	str	r2, [r3, #12]
 800189e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a17      	ldr	r2, [pc, #92]	; (8001904 <HAL_ADC_MspInit+0x7c>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d127      	bne.n	80018fa <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80018aa:	2300      	movs	r3, #0
 80018ac:	613b      	str	r3, [r7, #16]
 80018ae:	4b16      	ldr	r3, [pc, #88]	; (8001908 <HAL_ADC_MspInit+0x80>)
 80018b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018b2:	4a15      	ldr	r2, [pc, #84]	; (8001908 <HAL_ADC_MspInit+0x80>)
 80018b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018b8:	6453      	str	r3, [r2, #68]	; 0x44
 80018ba:	4b13      	ldr	r3, [pc, #76]	; (8001908 <HAL_ADC_MspInit+0x80>)
 80018bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018c2:	613b      	str	r3, [r7, #16]
 80018c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c6:	2300      	movs	r3, #0
 80018c8:	60fb      	str	r3, [r7, #12]
 80018ca:	4b0f      	ldr	r3, [pc, #60]	; (8001908 <HAL_ADC_MspInit+0x80>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ce:	4a0e      	ldr	r2, [pc, #56]	; (8001908 <HAL_ADC_MspInit+0x80>)
 80018d0:	f043 0301 	orr.w	r3, r3, #1
 80018d4:	6313      	str	r3, [r2, #48]	; 0x30
 80018d6:	4b0c      	ldr	r3, [pc, #48]	; (8001908 <HAL_ADC_MspInit+0x80>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018da:	f003 0301 	and.w	r3, r3, #1
 80018de:	60fb      	str	r3, [r7, #12]
 80018e0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 80018e2:	2313      	movs	r3, #19
 80018e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018e6:	2303      	movs	r3, #3
 80018e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ea:	2300      	movs	r3, #0
 80018ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ee:	f107 0314 	add.w	r3, r7, #20
 80018f2:	4619      	mov	r1, r3
 80018f4:	4805      	ldr	r0, [pc, #20]	; (800190c <HAL_ADC_MspInit+0x84>)
 80018f6:	f005 fd59 	bl	80073ac <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80018fa:	bf00      	nop
 80018fc:	3728      	adds	r7, #40	; 0x28
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	40012000 	.word	0x40012000
 8001908:	40023800 	.word	0x40023800
 800190c:	40020000 	.word	0x40020000

08001910 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001916:	2300      	movs	r3, #0
 8001918:	607b      	str	r3, [r7, #4]
 800191a:	4b0c      	ldr	r3, [pc, #48]	; (800194c <MX_DMA_Init+0x3c>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	4a0b      	ldr	r2, [pc, #44]	; (800194c <MX_DMA_Init+0x3c>)
 8001920:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001924:	6313      	str	r3, [r2, #48]	; 0x30
 8001926:	4b09      	ldr	r3, [pc, #36]	; (800194c <MX_DMA_Init+0x3c>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800192e:	607b      	str	r3, [r7, #4]
 8001930:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001932:	2200      	movs	r2, #0
 8001934:	2100      	movs	r1, #0
 8001936:	203a      	movs	r0, #58	; 0x3a
 8001938:	f005 f8ff 	bl	8006b3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800193c:	203a      	movs	r0, #58	; 0x3a
 800193e:	f005 f918 	bl	8006b72 <HAL_NVIC_EnableIRQ>

}
 8001942:	bf00      	nop
 8001944:	3708      	adds	r7, #8
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	40023800 	.word	0x40023800

08001950 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b08a      	sub	sp, #40	; 0x28
 8001954:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001956:	f107 0314 	add.w	r3, r7, #20
 800195a:	2200      	movs	r2, #0
 800195c:	601a      	str	r2, [r3, #0]
 800195e:	605a      	str	r2, [r3, #4]
 8001960:	609a      	str	r2, [r3, #8]
 8001962:	60da      	str	r2, [r3, #12]
 8001964:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001966:	2300      	movs	r3, #0
 8001968:	613b      	str	r3, [r7, #16]
 800196a:	4b47      	ldr	r3, [pc, #284]	; (8001a88 <MX_GPIO_Init+0x138>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196e:	4a46      	ldr	r2, [pc, #280]	; (8001a88 <MX_GPIO_Init+0x138>)
 8001970:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001974:	6313      	str	r3, [r2, #48]	; 0x30
 8001976:	4b44      	ldr	r3, [pc, #272]	; (8001a88 <MX_GPIO_Init+0x138>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800197e:	613b      	str	r3, [r7, #16]
 8001980:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	60fb      	str	r3, [r7, #12]
 8001986:	4b40      	ldr	r3, [pc, #256]	; (8001a88 <MX_GPIO_Init+0x138>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198a:	4a3f      	ldr	r2, [pc, #252]	; (8001a88 <MX_GPIO_Init+0x138>)
 800198c:	f043 0304 	orr.w	r3, r3, #4
 8001990:	6313      	str	r3, [r2, #48]	; 0x30
 8001992:	4b3d      	ldr	r3, [pc, #244]	; (8001a88 <MX_GPIO_Init+0x138>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001996:	f003 0304 	and.w	r3, r3, #4
 800199a:	60fb      	str	r3, [r7, #12]
 800199c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	60bb      	str	r3, [r7, #8]
 80019a2:	4b39      	ldr	r3, [pc, #228]	; (8001a88 <MX_GPIO_Init+0x138>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a6:	4a38      	ldr	r2, [pc, #224]	; (8001a88 <MX_GPIO_Init+0x138>)
 80019a8:	f043 0301 	orr.w	r3, r3, #1
 80019ac:	6313      	str	r3, [r2, #48]	; 0x30
 80019ae:	4b36      	ldr	r3, [pc, #216]	; (8001a88 <MX_GPIO_Init+0x138>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	60bb      	str	r3, [r7, #8]
 80019b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ba:	2300      	movs	r3, #0
 80019bc:	607b      	str	r3, [r7, #4]
 80019be:	4b32      	ldr	r3, [pc, #200]	; (8001a88 <MX_GPIO_Init+0x138>)
 80019c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c2:	4a31      	ldr	r2, [pc, #196]	; (8001a88 <MX_GPIO_Init+0x138>)
 80019c4:	f043 0302 	orr.w	r3, r3, #2
 80019c8:	6313      	str	r3, [r2, #48]	; 0x30
 80019ca:	4b2f      	ldr	r3, [pc, #188]	; (8001a88 <MX_GPIO_Init+0x138>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ce:	f003 0302 	and.w	r3, r3, #2
 80019d2:	607b      	str	r3, [r7, #4]
 80019d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPS_NRST_GPIO_Port, GPS_NRST_Pin, GPIO_PIN_RESET);
 80019d6:	2200      	movs	r2, #0
 80019d8:	2120      	movs	r1, #32
 80019da:	482c      	ldr	r0, [pc, #176]	; (8001a8c <MX_GPIO_Init+0x13c>)
 80019dc:	f005 fe82 	bl	80076e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_NCS_GPIO_Port, SPI2_NCS_Pin, GPIO_PIN_RESET);
 80019e0:	2200      	movs	r2, #0
 80019e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019e6:	482a      	ldr	r0, [pc, #168]	; (8001a90 <MX_GPIO_Init+0x140>)
 80019e8:	f005 fe7c 	bl	80076e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BT_RESET_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 80019ec:	2200      	movs	r2, #0
 80019ee:	f44f 4101 	mov.w	r1, #33024	; 0x8100
 80019f2:	4828      	ldr	r0, [pc, #160]	; (8001a94 <MX_GPIO_Init+0x144>)
 80019f4:	f005 fe76 	bl	80076e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACC_INT_Pin;
 80019f8:	2304      	movs	r3, #4
 80019fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019fc:	4b26      	ldr	r3, [pc, #152]	; (8001a98 <MX_GPIO_Init+0x148>)
 80019fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a00:	2300      	movs	r3, #0
 8001a02:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ACC_INT_GPIO_Port, &GPIO_InitStruct);
 8001a04:	f107 0314 	add.w	r3, r7, #20
 8001a08:	4619      	mov	r1, r3
 8001a0a:	4820      	ldr	r0, [pc, #128]	; (8001a8c <MX_GPIO_Init+0x13c>)
 8001a0c:	f005 fcce 	bl	80073ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GPS_PPS_Pin;
 8001a10:	2310      	movs	r3, #16
 8001a12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a14:	2300      	movs	r3, #0
 8001a16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPS_PPS_GPIO_Port, &GPIO_InitStruct);
 8001a1c:	f107 0314 	add.w	r3, r7, #20
 8001a20:	4619      	mov	r1, r3
 8001a22:	481a      	ldr	r0, [pc, #104]	; (8001a8c <MX_GPIO_Init+0x13c>)
 8001a24:	f005 fcc2 	bl	80073ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GPS_NRST_Pin;
 8001a28:	2320      	movs	r3, #32
 8001a2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a34:	2300      	movs	r3, #0
 8001a36:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPS_NRST_GPIO_Port, &GPIO_InitStruct);
 8001a38:	f107 0314 	add.w	r3, r7, #20
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	4813      	ldr	r0, [pc, #76]	; (8001a8c <MX_GPIO_Init+0x13c>)
 8001a40:	f005 fcb4 	bl	80073ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI2_NCS_Pin;
 8001a44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a52:	2300      	movs	r3, #0
 8001a54:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_NCS_GPIO_Port, &GPIO_InitStruct);
 8001a56:	f107 0314 	add.w	r3, r7, #20
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	480c      	ldr	r0, [pc, #48]	; (8001a90 <MX_GPIO_Init+0x140>)
 8001a5e:	f005 fca5 	bl	80073ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BT_RESET_Pin|SD_CS_Pin;
 8001a62:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001a66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a70:	2300      	movs	r3, #0
 8001a72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a74:	f107 0314 	add.w	r3, r7, #20
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4806      	ldr	r0, [pc, #24]	; (8001a94 <MX_GPIO_Init+0x144>)
 8001a7c:	f005 fc96 	bl	80073ac <HAL_GPIO_Init>

}
 8001a80:	bf00      	nop
 8001a82:	3728      	adds	r7, #40	; 0x28
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	40023800 	.word	0x40023800
 8001a8c:	40020800 	.word	0x40020800
 8001a90:	40020400 	.word	0x40020400
 8001a94:	40020000 	.word	0x40020000
 8001a98:	10110000 	.word	0x10110000

08001a9c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001aa0:	4b12      	ldr	r3, [pc, #72]	; (8001aec <MX_I2C1_Init+0x50>)
 8001aa2:	4a13      	ldr	r2, [pc, #76]	; (8001af0 <MX_I2C1_Init+0x54>)
 8001aa4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001aa6:	4b11      	ldr	r3, [pc, #68]	; (8001aec <MX_I2C1_Init+0x50>)
 8001aa8:	4a12      	ldr	r2, [pc, #72]	; (8001af4 <MX_I2C1_Init+0x58>)
 8001aaa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001aac:	4b0f      	ldr	r3, [pc, #60]	; (8001aec <MX_I2C1_Init+0x50>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001ab2:	4b0e      	ldr	r3, [pc, #56]	; (8001aec <MX_I2C1_Init+0x50>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ab8:	4b0c      	ldr	r3, [pc, #48]	; (8001aec <MX_I2C1_Init+0x50>)
 8001aba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001abe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ac0:	4b0a      	ldr	r3, [pc, #40]	; (8001aec <MX_I2C1_Init+0x50>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001ac6:	4b09      	ldr	r3, [pc, #36]	; (8001aec <MX_I2C1_Init+0x50>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001acc:	4b07      	ldr	r3, [pc, #28]	; (8001aec <MX_I2C1_Init+0x50>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ad2:	4b06      	ldr	r3, [pc, #24]	; (8001aec <MX_I2C1_Init+0x50>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ad8:	4804      	ldr	r0, [pc, #16]	; (8001aec <MX_I2C1_Init+0x50>)
 8001ada:	f005 fe1d 	bl	8007718 <HAL_I2C_Init>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001ae4:	f001 fad2 	bl	800308c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ae8:	bf00      	nop
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	20000e04 	.word	0x20000e04
 8001af0:	40005400 	.word	0x40005400
 8001af4:	000186a0 	.word	0x000186a0

08001af8 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001afc:	4b12      	ldr	r3, [pc, #72]	; (8001b48 <MX_I2C2_Init+0x50>)
 8001afe:	4a13      	ldr	r2, [pc, #76]	; (8001b4c <MX_I2C2_Init+0x54>)
 8001b00:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001b02:	4b11      	ldr	r3, [pc, #68]	; (8001b48 <MX_I2C2_Init+0x50>)
 8001b04:	4a12      	ldr	r2, [pc, #72]	; (8001b50 <MX_I2C2_Init+0x58>)
 8001b06:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b08:	4b0f      	ldr	r3, [pc, #60]	; (8001b48 <MX_I2C2_Init+0x50>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001b0e:	4b0e      	ldr	r3, [pc, #56]	; (8001b48 <MX_I2C2_Init+0x50>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b14:	4b0c      	ldr	r3, [pc, #48]	; (8001b48 <MX_I2C2_Init+0x50>)
 8001b16:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b1a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b1c:	4b0a      	ldr	r3, [pc, #40]	; (8001b48 <MX_I2C2_Init+0x50>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001b22:	4b09      	ldr	r3, [pc, #36]	; (8001b48 <MX_I2C2_Init+0x50>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b28:	4b07      	ldr	r3, [pc, #28]	; (8001b48 <MX_I2C2_Init+0x50>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b2e:	4b06      	ldr	r3, [pc, #24]	; (8001b48 <MX_I2C2_Init+0x50>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001b34:	4804      	ldr	r0, [pc, #16]	; (8001b48 <MX_I2C2_Init+0x50>)
 8001b36:	f005 fdef 	bl	8007718 <HAL_I2C_Init>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001b40:	f001 faa4 	bl	800308c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001b44:	bf00      	nop
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	20000db0 	.word	0x20000db0
 8001b4c:	40005800 	.word	0x40005800
 8001b50:	000186a0 	.word	0x000186a0

08001b54 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b08c      	sub	sp, #48	; 0x30
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b5c:	f107 031c 	add.w	r3, r7, #28
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	605a      	str	r2, [r3, #4]
 8001b66:	609a      	str	r2, [r3, #8]
 8001b68:	60da      	str	r2, [r3, #12]
 8001b6a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a32      	ldr	r2, [pc, #200]	; (8001c3c <HAL_I2C_MspInit+0xe8>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d12c      	bne.n	8001bd0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b76:	2300      	movs	r3, #0
 8001b78:	61bb      	str	r3, [r7, #24]
 8001b7a:	4b31      	ldr	r3, [pc, #196]	; (8001c40 <HAL_I2C_MspInit+0xec>)
 8001b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7e:	4a30      	ldr	r2, [pc, #192]	; (8001c40 <HAL_I2C_MspInit+0xec>)
 8001b80:	f043 0302 	orr.w	r3, r3, #2
 8001b84:	6313      	str	r3, [r2, #48]	; 0x30
 8001b86:	4b2e      	ldr	r3, [pc, #184]	; (8001c40 <HAL_I2C_MspInit+0xec>)
 8001b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8a:	f003 0302 	and.w	r3, r3, #2
 8001b8e:	61bb      	str	r3, [r7, #24]
 8001b90:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b92:	23c0      	movs	r3, #192	; 0xc0
 8001b94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b96:	2312      	movs	r3, #18
 8001b98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ba2:	2304      	movs	r3, #4
 8001ba4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ba6:	f107 031c 	add.w	r3, r7, #28
 8001baa:	4619      	mov	r1, r3
 8001bac:	4825      	ldr	r0, [pc, #148]	; (8001c44 <HAL_I2C_MspInit+0xf0>)
 8001bae:	f005 fbfd 	bl	80073ac <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	617b      	str	r3, [r7, #20]
 8001bb6:	4b22      	ldr	r3, [pc, #136]	; (8001c40 <HAL_I2C_MspInit+0xec>)
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bba:	4a21      	ldr	r2, [pc, #132]	; (8001c40 <HAL_I2C_MspInit+0xec>)
 8001bbc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001bc0:	6413      	str	r3, [r2, #64]	; 0x40
 8001bc2:	4b1f      	ldr	r3, [pc, #124]	; (8001c40 <HAL_I2C_MspInit+0xec>)
 8001bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bca:	617b      	str	r3, [r7, #20]
 8001bcc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001bce:	e031      	b.n	8001c34 <HAL_I2C_MspInit+0xe0>
  else if(i2cHandle->Instance==I2C2)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a1c      	ldr	r2, [pc, #112]	; (8001c48 <HAL_I2C_MspInit+0xf4>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d12c      	bne.n	8001c34 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bda:	2300      	movs	r3, #0
 8001bdc:	613b      	str	r3, [r7, #16]
 8001bde:	4b18      	ldr	r3, [pc, #96]	; (8001c40 <HAL_I2C_MspInit+0xec>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be2:	4a17      	ldr	r2, [pc, #92]	; (8001c40 <HAL_I2C_MspInit+0xec>)
 8001be4:	f043 0302 	orr.w	r3, r3, #2
 8001be8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bea:	4b15      	ldr	r3, [pc, #84]	; (8001c40 <HAL_I2C_MspInit+0xec>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bee:	f003 0302 	and.w	r3, r3, #2
 8001bf2:	613b      	str	r3, [r7, #16]
 8001bf4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001bf6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001bfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bfc:	2312      	movs	r3, #18
 8001bfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c00:	2301      	movs	r3, #1
 8001c02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c04:	2303      	movs	r3, #3
 8001c06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001c08:	2304      	movs	r3, #4
 8001c0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c0c:	f107 031c 	add.w	r3, r7, #28
 8001c10:	4619      	mov	r1, r3
 8001c12:	480c      	ldr	r0, [pc, #48]	; (8001c44 <HAL_I2C_MspInit+0xf0>)
 8001c14:	f005 fbca 	bl	80073ac <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001c18:	2300      	movs	r3, #0
 8001c1a:	60fb      	str	r3, [r7, #12]
 8001c1c:	4b08      	ldr	r3, [pc, #32]	; (8001c40 <HAL_I2C_MspInit+0xec>)
 8001c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c20:	4a07      	ldr	r2, [pc, #28]	; (8001c40 <HAL_I2C_MspInit+0xec>)
 8001c22:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001c26:	6413      	str	r3, [r2, #64]	; 0x40
 8001c28:	4b05      	ldr	r3, [pc, #20]	; (8001c40 <HAL_I2C_MspInit+0xec>)
 8001c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c30:	60fb      	str	r3, [r7, #12]
 8001c32:	68fb      	ldr	r3, [r7, #12]
}
 8001c34:	bf00      	nop
 8001c36:	3730      	adds	r7, #48	; 0x30
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	40005400 	.word	0x40005400
 8001c40:	40023800 	.word	0x40023800
 8001c44:	40020400 	.word	0x40020400
 8001c48:	40005800 	.word	0x40005800

08001c4c <HAL_UART_RxCpltCallback>:
extern uint8_t u8x8_byte_stm32_hw_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr);

static u8g2_t u8g2;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
	GPS_CallBack();
 8001c54:	f7ff fa3a 	bl	80010cc <GPS_CallBack>
//	HAL_UART_Receive_DMA(&huart1, readBuf, 8);
}
 8001c58:	bf00      	nop
 8001c5a:	3708      	adds	r7, #8
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}

08001c60 <screen_format>:

char * screen_format(int val) {
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
	if (val < 99 && val >= -9) {
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2b62      	cmp	r3, #98	; 0x62
 8001c6c:	dc12      	bgt.n	8001c94 <screen_format+0x34>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f113 0f09 	cmn.w	r3, #9
 8001c74:	db0e      	blt.n	8001c94 <screen_format+0x34>
		if (val <= 9) {
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2b09      	cmp	r3, #9
 8001c7a:	dc05      	bgt.n	8001c88 <screen_format+0x28>
			sprintf(screen_str, " %d", val);
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	490a      	ldr	r1, [pc, #40]	; (8001ca8 <screen_format+0x48>)
 8001c80:	480a      	ldr	r0, [pc, #40]	; (8001cac <screen_format+0x4c>)
 8001c82:	f012 f81b 	bl	8013cbc <siprintf>
		if (val <= 9) {
 8001c86:	e00a      	b.n	8001c9e <screen_format+0x3e>
		} else {
			sprintf(screen_str, "%d", val);
 8001c88:	687a      	ldr	r2, [r7, #4]
 8001c8a:	4909      	ldr	r1, [pc, #36]	; (8001cb0 <screen_format+0x50>)
 8001c8c:	4807      	ldr	r0, [pc, #28]	; (8001cac <screen_format+0x4c>)
 8001c8e:	f012 f815 	bl	8013cbc <siprintf>
		if (val <= 9) {
 8001c92:	e004      	b.n	8001c9e <screen_format+0x3e>
		}

	} else {
		sprintf(screen_str, "%d", 99);
 8001c94:	2263      	movs	r2, #99	; 0x63
 8001c96:	4906      	ldr	r1, [pc, #24]	; (8001cb0 <screen_format+0x50>)
 8001c98:	4804      	ldr	r0, [pc, #16]	; (8001cac <screen_format+0x4c>)
 8001c9a:	f012 f80f 	bl	8013cbc <siprintf>
	}

	return screen_str;
 8001c9e:	4b03      	ldr	r3, [pc, #12]	; (8001cac <screen_format+0x4c>)
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3708      	adds	r7, #8
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	08018858 	.word	0x08018858
 8001cac:	200013a0 	.word	0x200013a0
 8001cb0:	0801885c 	.word	0x0801885c

08001cb4 <Linear>:

int Linear(int AQIhigh, int AQIlow, float Conchigh, float Conclow, float Conc) {
 8001cb4:	b480      	push	{r7}
 8001cb6:	b087      	sub	sp, #28
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6178      	str	r0, [r7, #20]
 8001cbc:	6139      	str	r1, [r7, #16]
 8001cbe:	ed87 0a03 	vstr	s0, [r7, #12]
 8001cc2:	edc7 0a02 	vstr	s1, [r7, #8]
 8001cc6:	ed87 1a01 	vstr	s2, [r7, #4]
	return ((Conc-Conclow)/(Conchigh-Conclow))*(AQIhigh-AQIlow)+AQIlow;
 8001cca:	ed97 7a01 	vldr	s14, [r7, #4]
 8001cce:	edd7 7a02 	vldr	s15, [r7, #8]
 8001cd2:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001cd6:	ed97 7a03 	vldr	s14, [r7, #12]
 8001cda:	edd7 7a02 	vldr	s15, [r7, #8]
 8001cde:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ce2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001ce6:	697a      	ldr	r2, [r7, #20]
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	ee07 3a90 	vmov	s15, r3
 8001cf0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cf4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	ee07 3a90 	vmov	s15, r3
 8001cfe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d06:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d0a:	ee17 3a90 	vmov	r3, s15
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	371c      	adds	r7, #28
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
 8001d1a:	0000      	movs	r0, r0
 8001d1c:	0000      	movs	r0, r0
	...

08001d20 <AQIPM25>:


int AQIPM25(float c) {
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	ed87 0a01 	vstr	s0, [r7, #4]

	if (c>=0 && c<12.1)
 8001d2a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d2e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d36:	db16      	blt.n	8001d66 <AQIPM25+0x46>
 8001d38:	6878      	ldr	r0, [r7, #4]
 8001d3a:	f7fe fc05 	bl	8000548 <__aeabi_f2d>
 8001d3e:	a35a      	add	r3, pc, #360	; (adr r3, 8001ea8 <AQIPM25+0x188>)
 8001d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d44:	f7fe feca 	bl	8000adc <__aeabi_dcmplt>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d00b      	beq.n	8001d66 <AQIPM25+0x46>
	{
		return(Linear(50,0,12,0,c));
 8001d4e:	ed97 1a01 	vldr	s2, [r7, #4]
 8001d52:	eddf 0a57 	vldr	s1, [pc, #348]	; 8001eb0 <AQIPM25+0x190>
 8001d56:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	2032      	movs	r0, #50	; 0x32
 8001d5e:	f7ff ffa9 	bl	8001cb4 <Linear>
 8001d62:	4603      	mov	r3, r0
 8001d64:	e09c      	b.n	8001ea0 <AQIPM25+0x180>
	}
	else if (c>=12.1 && c<35.5)
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f7fe fbee 	bl	8000548 <__aeabi_f2d>
 8001d6c:	a34e      	add	r3, pc, #312	; (adr r3, 8001ea8 <AQIPM25+0x188>)
 8001d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d72:	f7fe fec7 	bl	8000b04 <__aeabi_dcmpge>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d014      	beq.n	8001da6 <AQIPM25+0x86>
 8001d7c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d80:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8001eb4 <AQIPM25+0x194>
 8001d84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d8c:	d50b      	bpl.n	8001da6 <AQIPM25+0x86>
	{
		return(Linear(100,51,35.4,12.1,c));
 8001d8e:	ed97 1a01 	vldr	s2, [r7, #4]
 8001d92:	eddf 0a49 	vldr	s1, [pc, #292]	; 8001eb8 <AQIPM25+0x198>
 8001d96:	ed9f 0a49 	vldr	s0, [pc, #292]	; 8001ebc <AQIPM25+0x19c>
 8001d9a:	2133      	movs	r1, #51	; 0x33
 8001d9c:	2064      	movs	r0, #100	; 0x64
 8001d9e:	f7ff ff89 	bl	8001cb4 <Linear>
 8001da2:	4603      	mov	r3, r0
 8001da4:	e07c      	b.n	8001ea0 <AQIPM25+0x180>
	}
	else if (c>=35.5 && c<55.5)
 8001da6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001daa:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8001eb4 <AQIPM25+0x194>
 8001dae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001db6:	db14      	blt.n	8001de2 <AQIPM25+0xc2>
 8001db8:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dbc:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8001ec0 <AQIPM25+0x1a0>
 8001dc0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dc8:	d50b      	bpl.n	8001de2 <AQIPM25+0xc2>
	{
		return(Linear(150,101,55.4,35.5,c));
 8001dca:	ed97 1a01 	vldr	s2, [r7, #4]
 8001dce:	eddf 0a39 	vldr	s1, [pc, #228]	; 8001eb4 <AQIPM25+0x194>
 8001dd2:	ed9f 0a3c 	vldr	s0, [pc, #240]	; 8001ec4 <AQIPM25+0x1a4>
 8001dd6:	2165      	movs	r1, #101	; 0x65
 8001dd8:	2096      	movs	r0, #150	; 0x96
 8001dda:	f7ff ff6b 	bl	8001cb4 <Linear>
 8001dde:	4603      	mov	r3, r0
 8001de0:	e05e      	b.n	8001ea0 <AQIPM25+0x180>
	}
	else if (c>=55.5 && c<150.5)
 8001de2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001de6:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8001ec0 <AQIPM25+0x1a0>
 8001dea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001df2:	db14      	blt.n	8001e1e <AQIPM25+0xfe>
 8001df4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001df8:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8001ec8 <AQIPM25+0x1a8>
 8001dfc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e04:	d50b      	bpl.n	8001e1e <AQIPM25+0xfe>
	{
		return(Linear(200,151,150.4,55.5,c));
 8001e06:	ed97 1a01 	vldr	s2, [r7, #4]
 8001e0a:	eddf 0a2d 	vldr	s1, [pc, #180]	; 8001ec0 <AQIPM25+0x1a0>
 8001e0e:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 8001ecc <AQIPM25+0x1ac>
 8001e12:	2197      	movs	r1, #151	; 0x97
 8001e14:	20c8      	movs	r0, #200	; 0xc8
 8001e16:	f7ff ff4d 	bl	8001cb4 <Linear>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	e040      	b.n	8001ea0 <AQIPM25+0x180>
	}
	else if (c>=150.5 && c<250.5)
 8001e1e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e22:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8001ec8 <AQIPM25+0x1a8>
 8001e26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e2e:	db15      	blt.n	8001e5c <AQIPM25+0x13c>
 8001e30:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e34:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8001ed0 <AQIPM25+0x1b0>
 8001e38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e40:	d50c      	bpl.n	8001e5c <AQIPM25+0x13c>
	{
		return(Linear(300,201,250.4,150.5,c));
 8001e42:	ed97 1a01 	vldr	s2, [r7, #4]
 8001e46:	eddf 0a20 	vldr	s1, [pc, #128]	; 8001ec8 <AQIPM25+0x1a8>
 8001e4a:	ed9f 0a22 	vldr	s0, [pc, #136]	; 8001ed4 <AQIPM25+0x1b4>
 8001e4e:	21c9      	movs	r1, #201	; 0xc9
 8001e50:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001e54:	f7ff ff2e 	bl	8001cb4 <Linear>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	e021      	b.n	8001ea0 <AQIPM25+0x180>
	}
	else if (c>=250.5 && c<500)
 8001e5c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e60:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8001ed0 <AQIPM25+0x1b0>
 8001e64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e6c:	db16      	blt.n	8001e9c <AQIPM25+0x17c>
 8001e6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e72:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001ed8 <AQIPM25+0x1b8>
 8001e76:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e7e:	d50d      	bpl.n	8001e9c <AQIPM25+0x17c>
	{
		return(Linear(500,301,500.4,250.5,c));
 8001e80:	ed97 1a01 	vldr	s2, [r7, #4]
 8001e84:	eddf 0a12 	vldr	s1, [pc, #72]	; 8001ed0 <AQIPM25+0x1b0>
 8001e88:	ed9f 0a14 	vldr	s0, [pc, #80]	; 8001edc <AQIPM25+0x1bc>
 8001e8c:	f240 112d 	movw	r1, #301	; 0x12d
 8001e90:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001e94:	f7ff ff0e 	bl	8001cb4 <Linear>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	e001      	b.n	8001ea0 <AQIPM25+0x180>
	}
	else return 500;
 8001e9c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4

}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3708      	adds	r7, #8
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	33333333 	.word	0x33333333
 8001eac:	40283333 	.word	0x40283333
 8001eb0:	00000000 	.word	0x00000000
 8001eb4:	420e0000 	.word	0x420e0000
 8001eb8:	4141999a 	.word	0x4141999a
 8001ebc:	420d999a 	.word	0x420d999a
 8001ec0:	425e0000 	.word	0x425e0000
 8001ec4:	425d999a 	.word	0x425d999a
 8001ec8:	43168000 	.word	0x43168000
 8001ecc:	43166666 	.word	0x43166666
 8001ed0:	437a8000 	.word	0x437a8000
 8001ed4:	437a6666 	.word	0x437a6666
 8001ed8:	43fa0000 	.word	0x43fa0000
 8001edc:	43fa3333 	.word	0x43fa3333

08001ee0 <gps_dots>:

void gps_dots(int gps_satellites, int fix) {
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af02      	add	r7, sp, #8
 8001ee6:	6078      	str	r0, [r7, #4]
 8001ee8:	6039      	str	r1, [r7, #0]
	if (gps_satellites > 0) u8g2_DrawRBox(&u8g2, 126, 11, 2, 2, 1); // any fix = 1 bar
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	dd09      	ble.n	8001f04 <gps_dots+0x24>
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	9301      	str	r3, [sp, #4]
 8001ef4:	2302      	movs	r3, #2
 8001ef6:	9300      	str	r3, [sp, #0]
 8001ef8:	2302      	movs	r3, #2
 8001efa:	220b      	movs	r2, #11
 8001efc:	217e      	movs	r1, #126	; 0x7e
 8001efe:	4817      	ldr	r0, [pc, #92]	; (8001f5c <gps_dots+0x7c>)
 8001f00:	f001 ff02 	bl	8003d08 <u8g2_DrawRBox>
	if (gps_satellites > 3) u8g2_DrawRBox(&u8g2, 123, 11, 2, 4, 1); // indoors I typically have 4-5 sats
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2b03      	cmp	r3, #3
 8001f08:	dd09      	ble.n	8001f1e <gps_dots+0x3e>
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	9301      	str	r3, [sp, #4]
 8001f0e:	2304      	movs	r3, #4
 8001f10:	9300      	str	r3, [sp, #0]
 8001f12:	2302      	movs	r3, #2
 8001f14:	220b      	movs	r2, #11
 8001f16:	217b      	movs	r1, #123	; 0x7b
 8001f18:	4810      	ldr	r0, [pc, #64]	; (8001f5c <gps_dots+0x7c>)
 8001f1a:	f001 fef5 	bl	8003d08 <u8g2_DrawRBox>
	if (gps_satellites > 4) u8g2_DrawRBox(&u8g2, 120, 11, 2, 6, 1);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2b04      	cmp	r3, #4
 8001f22:	dd09      	ble.n	8001f38 <gps_dots+0x58>
 8001f24:	2301      	movs	r3, #1
 8001f26:	9301      	str	r3, [sp, #4]
 8001f28:	2306      	movs	r3, #6
 8001f2a:	9300      	str	r3, [sp, #0]
 8001f2c:	2302      	movs	r3, #2
 8001f2e:	220b      	movs	r2, #11
 8001f30:	2178      	movs	r1, #120	; 0x78
 8001f32:	480a      	ldr	r0, [pc, #40]	; (8001f5c <gps_dots+0x7c>)
 8001f34:	f001 fee8 	bl	8003d08 <u8g2_DrawRBox>
	if (gps_satellites > 5) u8g2_DrawRBox(&u8g2, 117, 11, 2, 8, 1);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2b05      	cmp	r3, #5
 8001f3c:	dd09      	ble.n	8001f52 <gps_dots+0x72>
 8001f3e:	2301      	movs	r3, #1
 8001f40:	9301      	str	r3, [sp, #4]
 8001f42:	2308      	movs	r3, #8
 8001f44:	9300      	str	r3, [sp, #0]
 8001f46:	2302      	movs	r3, #2
 8001f48:	220b      	movs	r2, #11
 8001f4a:	2175      	movs	r1, #117	; 0x75
 8001f4c:	4803      	ldr	r0, [pc, #12]	; (8001f5c <gps_dots+0x7c>)
 8001f4e:	f001 fedb 	bl	8003d08 <u8g2_DrawRBox>
}
 8001f52:	bf00      	nop
 8001f54:	3708      	adds	r7, #8
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	2000039c 	.word	0x2000039c

08001f60 <battery_dots_vert>:

void battery_dots_vert(float voltage) {
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af02      	add	r7, sp, #8
 8001f66:	ed87 0a01 	vstr	s0, [r7, #4]
    if (voltage < 3.2) // then battery has ~30min remaining
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f7fe faec 	bl	8000548 <__aeabi_f2d>
 8001f70:	a349      	add	r3, pc, #292	; (adr r3, 8002098 <battery_dots_vert+0x138>)
 8001f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f76:	f7fe fdb1 	bl	8000adc <__aeabi_dcmplt>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d006      	beq.n	8001f8e <battery_dots_vert+0x2e>
		if (counter%2 == 0) return;
 8001f80:	4b4f      	ldr	r3, [pc, #316]	; (80020c0 <battery_dots_vert+0x160>)
 8001f82:	881b      	ldrh	r3, [r3, #0]
 8001f84:	f003 0301 	and.w	r3, r3, #1
 8001f88:	b29b      	uxth	r3, r3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d07d      	beq.n	800208a <battery_dots_vert+0x12a>
    u8g2_DrawRFrame(&u8g2, 117-0, 0, 11, 8, 1);
 8001f8e:	2301      	movs	r3, #1
 8001f90:	9301      	str	r3, [sp, #4]
 8001f92:	2308      	movs	r3, #8
 8001f94:	9300      	str	r3, [sp, #0]
 8001f96:	230b      	movs	r3, #11
 8001f98:	2200      	movs	r2, #0
 8001f9a:	2175      	movs	r1, #117	; 0x75
 8001f9c:	4849      	ldr	r0, [pc, #292]	; (80020c4 <battery_dots_vert+0x164>)
 8001f9e:	f001 ff63 	bl	8003e68 <u8g2_DrawRFrame>
    u8g2_DrawRBox(&u8g2, 116-0, 3, 2, 2, 1);
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	9301      	str	r3, [sp, #4]
 8001fa6:	2302      	movs	r3, #2
 8001fa8:	9300      	str	r3, [sp, #0]
 8001faa:	2302      	movs	r3, #2
 8001fac:	2203      	movs	r2, #3
 8001fae:	2174      	movs	r1, #116	; 0x74
 8001fb0:	4844      	ldr	r0, [pc, #272]	; (80020c4 <battery_dots_vert+0x164>)
 8001fb2:	f001 fea9 	bl	8003d08 <u8g2_DrawRBox>
	if (voltage > 3.2) u8g2_DrawRBox(&u8g2, 127-0, 2, 2, 4, 1); // -62
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f7fe fac6 	bl	8000548 <__aeabi_f2d>
 8001fbc:	a336      	add	r3, pc, #216	; (adr r3, 8002098 <battery_dots_vert+0x138>)
 8001fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc2:	f7fe fda9 	bl	8000b18 <__aeabi_dcmpgt>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d009      	beq.n	8001fe0 <battery_dots_vert+0x80>
 8001fcc:	2301      	movs	r3, #1
 8001fce:	9301      	str	r3, [sp, #4]
 8001fd0:	2304      	movs	r3, #4
 8001fd2:	9300      	str	r3, [sp, #0]
 8001fd4:	2302      	movs	r3, #2
 8001fd6:	2202      	movs	r2, #2
 8001fd8:	217f      	movs	r1, #127	; 0x7f
 8001fda:	483a      	ldr	r0, [pc, #232]	; (80020c4 <battery_dots_vert+0x164>)
 8001fdc:	f001 fe94 	bl	8003d08 <u8g2_DrawRBox>
	if (voltage > 3.35) u8g2_DrawRBox(&u8g2, 125-0, 2, 2, 4, 1);
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f7fe fab1 	bl	8000548 <__aeabi_f2d>
 8001fe6:	a32e      	add	r3, pc, #184	; (adr r3, 80020a0 <battery_dots_vert+0x140>)
 8001fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fec:	f7fe fd94 	bl	8000b18 <__aeabi_dcmpgt>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d009      	beq.n	800200a <battery_dots_vert+0xaa>
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	9301      	str	r3, [sp, #4]
 8001ffa:	2304      	movs	r3, #4
 8001ffc:	9300      	str	r3, [sp, #0]
 8001ffe:	2302      	movs	r3, #2
 8002000:	2202      	movs	r2, #2
 8002002:	217d      	movs	r1, #125	; 0x7d
 8002004:	482f      	ldr	r0, [pc, #188]	; (80020c4 <battery_dots_vert+0x164>)
 8002006:	f001 fe7f 	bl	8003d08 <u8g2_DrawRBox>
	if (voltage > 3.45) u8g2_DrawRBox(&u8g2, 123-0, 2, 2, 4, 1);
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f7fe fa9c 	bl	8000548 <__aeabi_f2d>
 8002010:	a325      	add	r3, pc, #148	; (adr r3, 80020a8 <battery_dots_vert+0x148>)
 8002012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002016:	f7fe fd7f 	bl	8000b18 <__aeabi_dcmpgt>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d009      	beq.n	8002034 <battery_dots_vert+0xd4>
 8002020:	2301      	movs	r3, #1
 8002022:	9301      	str	r3, [sp, #4]
 8002024:	2304      	movs	r3, #4
 8002026:	9300      	str	r3, [sp, #0]
 8002028:	2302      	movs	r3, #2
 800202a:	2202      	movs	r2, #2
 800202c:	217b      	movs	r1, #123	; 0x7b
 800202e:	4825      	ldr	r0, [pc, #148]	; (80020c4 <battery_dots_vert+0x164>)
 8002030:	f001 fe6a 	bl	8003d08 <u8g2_DrawRBox>
	if (voltage > 3.55) u8g2_DrawRBox(&u8g2, 121-0, 2, 2, 4, 1);
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f7fe fa87 	bl	8000548 <__aeabi_f2d>
 800203a:	a31d      	add	r3, pc, #116	; (adr r3, 80020b0 <battery_dots_vert+0x150>)
 800203c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002040:	f7fe fd6a 	bl	8000b18 <__aeabi_dcmpgt>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d009      	beq.n	800205e <battery_dots_vert+0xfe>
 800204a:	2301      	movs	r3, #1
 800204c:	9301      	str	r3, [sp, #4]
 800204e:	2304      	movs	r3, #4
 8002050:	9300      	str	r3, [sp, #0]
 8002052:	2302      	movs	r3, #2
 8002054:	2202      	movs	r2, #2
 8002056:	2179      	movs	r1, #121	; 0x79
 8002058:	481a      	ldr	r0, [pc, #104]	; (80020c4 <battery_dots_vert+0x164>)
 800205a:	f001 fe55 	bl	8003d08 <u8g2_DrawRBox>
	if (voltage > 3.65) u8g2_DrawRBox(&u8g2, 119-0, 2, 2, 4, 1);
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f7fe fa72 	bl	8000548 <__aeabi_f2d>
 8002064:	a314      	add	r3, pc, #80	; (adr r3, 80020b8 <battery_dots_vert+0x158>)
 8002066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800206a:	f7fe fd55 	bl	8000b18 <__aeabi_dcmpgt>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d00b      	beq.n	800208c <battery_dots_vert+0x12c>
 8002074:	2301      	movs	r3, #1
 8002076:	9301      	str	r3, [sp, #4]
 8002078:	2304      	movs	r3, #4
 800207a:	9300      	str	r3, [sp, #0]
 800207c:	2302      	movs	r3, #2
 800207e:	2202      	movs	r2, #2
 8002080:	2177      	movs	r1, #119	; 0x77
 8002082:	4810      	ldr	r0, [pc, #64]	; (80020c4 <battery_dots_vert+0x164>)
 8002084:	f001 fe40 	bl	8003d08 <u8g2_DrawRBox>
 8002088:	e000      	b.n	800208c <battery_dots_vert+0x12c>
		if (counter%2 == 0) return;
 800208a:	bf00      	nop
}
 800208c:	3708      	adds	r7, #8
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	f3af 8000 	nop.w
 8002098:	9999999a 	.word	0x9999999a
 800209c:	40099999 	.word	0x40099999
 80020a0:	cccccccd 	.word	0xcccccccd
 80020a4:	400acccc 	.word	0x400acccc
 80020a8:	9999999a 	.word	0x9999999a
 80020ac:	400b9999 	.word	0x400b9999
 80020b0:	66666666 	.word	0x66666666
 80020b4:	400c6666 	.word	0x400c6666
 80020b8:	33333333 	.word	0x33333333
 80020bc:	400d3333 	.word	0x400d3333
 80020c0:	20000394 	.word	0x20000394
 80020c4:	2000039c 	.word	0x2000039c

080020c8 <initDisplay>:

void initDisplay() {
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0

	  /* I2C Interface */
	  u8g2_Setup_ssd1306_i2c_128x32_univision_f(&u8g2, U8G2_R0, u8x8_byte_stm32_hw_i2c, u8x8_stm32_gpio_and_delay);
 80020cc:	4b09      	ldr	r3, [pc, #36]	; (80020f4 <initDisplay+0x2c>)
 80020ce:	4a0a      	ldr	r2, [pc, #40]	; (80020f8 <initDisplay+0x30>)
 80020d0:	490a      	ldr	r1, [pc, #40]	; (80020fc <initDisplay+0x34>)
 80020d2:	480b      	ldr	r0, [pc, #44]	; (8002100 <initDisplay+0x38>)
 80020d4:	f002 fa9a 	bl	800460c <u8g2_Setup_ssd1306_i2c_128x32_univision_f>
//	  u8g2_setBusClock

	  /* Initialize Display */
	  u8g2_InitDisplay(&u8g2);
 80020d8:	4809      	ldr	r0, [pc, #36]	; (8002100 <initDisplay+0x38>)
 80020da:	f003 ff25 	bl	8005f28 <u8x8_InitDisplay>
	  u8g2_SetPowerSave(&u8g2, 0);
 80020de:	2100      	movs	r1, #0
 80020e0:	4807      	ldr	r0, [pc, #28]	; (8002100 <initDisplay+0x38>)
 80020e2:	f003 ff30 	bl	8005f46 <u8x8_SetPowerSave>
	  u8g2_SetFontDirection(&u8g2, 2);
 80020e6:	2102      	movs	r1, #2
 80020e8:	4805      	ldr	r0, [pc, #20]	; (8002100 <initDisplay+0x38>)
 80020ea:	f003 f83f 	bl	800516c <u8g2_SetFontDirection>

}
 80020ee:	bf00      	nop
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	08003989 	.word	0x08003989
 80020f8:	080039bd 	.word	0x080039bd
 80020fc:	0801a3f0 	.word	0x0801a3f0
 8002100:	2000039c 	.word	0x2000039c

08002104 <updateDisplay>:

void updateDisplay() {
 8002104:	b580      	push	{r7, lr}
 8002106:	b08c      	sub	sp, #48	; 0x30
 8002108:	af02      	add	r7, sp, #8

	  float pm25 = SPS30.spsData[1];
 800210a:	4b88      	ldr	r3, [pc, #544]	; (800232c <updateDisplay+0x228>)
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	627b      	str	r3, [r7, #36]	; 0x24
	  char screen_str[16];

	  float aqi = AQIPM25(pm25);
 8002110:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8002114:	f7ff fe04 	bl	8001d20 <AQIPM25>
 8002118:	ee07 0a90 	vmov	s15, r0
 800211c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002120:	edc7 7a08 	vstr	s15, [r7, #32]
	  int barwidth = (128-55);
 8002124:	2349      	movs	r3, #73	; 0x49
 8002126:	61fb      	str	r3, [r7, #28]
	  int aqi_width = barwidth*aqi/500. +2;
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	ee07 3a90 	vmov	s15, r3
 800212e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002132:	edd7 7a08 	vldr	s15, [r7, #32]
 8002136:	ee67 7a27 	vmul.f32	s15, s14, s15
 800213a:	ee17 0a90 	vmov	r0, s15
 800213e:	f7fe fa03 	bl	8000548 <__aeabi_f2d>
 8002142:	f04f 0200 	mov.w	r2, #0
 8002146:	4b7a      	ldr	r3, [pc, #488]	; (8002330 <updateDisplay+0x22c>)
 8002148:	f7fe fb80 	bl	800084c <__aeabi_ddiv>
 800214c:	4602      	mov	r2, r0
 800214e:	460b      	mov	r3, r1
 8002150:	4610      	mov	r0, r2
 8002152:	4619      	mov	r1, r3
 8002154:	f04f 0200 	mov.w	r2, #0
 8002158:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800215c:	f7fe f896 	bl	800028c <__adddf3>
 8002160:	4602      	mov	r2, r0
 8002162:	460b      	mov	r3, r1
 8002164:	4610      	mov	r0, r2
 8002166:	4619      	mov	r1, r3
 8002168:	f7fe fcf6 	bl	8000b58 <__aeabi_d2iz>
 800216c:	4603      	mov	r3, r0
 800216e:	61bb      	str	r3, [r7, #24]

	  int gps_satellites = GPS.GPGGA.SatellitesUsed;
 8002170:	4b70      	ldr	r3, [pc, #448]	; (8002334 <updateDisplay+0x230>)
 8002172:	f893 3438 	ldrb.w	r3, [r3, #1080]	; 0x438
 8002176:	617b      	str	r3, [r7, #20]

	  float vbat = batteryVoltage;
 8002178:	4b6f      	ldr	r3, [pc, #444]	; (8002338 <updateDisplay+0x234>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	613b      	str	r3, [r7, #16]

	  u8g2_FirstPage(&u8g2);
 800217e:	486f      	ldr	r0, [pc, #444]	; (800233c <updateDisplay+0x238>)
 8002180:	f001 ffb2 	bl	80040e8 <u8g2_FirstPage>
	  		do
	  		{
	  			u8g2_ClearBuffer(&u8g2);
 8002184:	486d      	ldr	r0, [pc, #436]	; (800233c <updateDisplay+0x238>)
 8002186:	f001 ff24 	bl	8003fd2 <u8g2_ClearBuffer>

	  			// numbers
	  	  u8g2_SetFont(&u8g2, u8g2_font_logisoso30_tn);
 800218a:	496d      	ldr	r1, [pc, #436]	; (8002340 <updateDisplay+0x23c>)
 800218c:	486b      	ldr	r0, [pc, #428]	; (800233c <updateDisplay+0x238>)
 800218e:	f002 ffd3 	bl	8005138 <u8g2_SetFont>
          u8g2_DrawStr(&u8g2, 50, 0, screen_format((int)pm25));
 8002192:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002196:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800219a:	ee17 0a90 	vmov	r0, s15
 800219e:	f7ff fd5f 	bl	8001c60 <screen_format>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2200      	movs	r2, #0
 80021a6:	2132      	movs	r1, #50	; 0x32
 80021a8:	4864      	ldr	r0, [pc, #400]	; (800233c <updateDisplay+0x238>)
 80021aa:	f002 ff23 	bl	8004ff4 <u8g2_DrawStr>
          u8g2_SetFont(&u8g2, u8g2_font_logisoso16_tn);
 80021ae:	4965      	ldr	r1, [pc, #404]	; (8002344 <updateDisplay+0x240>)
 80021b0:	4862      	ldr	r0, [pc, #392]	; (800233c <updateDisplay+0x238>)
 80021b2:	f002 ffc1 	bl	8005138 <u8g2_SetFont>
          if (pm25<100) sprintf(screen_str, ".%d", (int)(pm25*10)%10);
 80021b6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80021ba:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8002348 <updateDisplay+0x244>
 80021be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021c6:	d51a      	bpl.n	80021fe <updateDisplay+0xfa>
 80021c8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80021cc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80021d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021d8:	ee17 1a90 	vmov	r1, s15
 80021dc:	4b5b      	ldr	r3, [pc, #364]	; (800234c <updateDisplay+0x248>)
 80021de:	fb83 2301 	smull	r2, r3, r3, r1
 80021e2:	109a      	asrs	r2, r3, #2
 80021e4:	17cb      	asrs	r3, r1, #31
 80021e6:	1ad2      	subs	r2, r2, r3
 80021e8:	4613      	mov	r3, r2
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	4413      	add	r3, r2
 80021ee:	005b      	lsls	r3, r3, #1
 80021f0:	1aca      	subs	r2, r1, r3
 80021f2:	463b      	mov	r3, r7
 80021f4:	4956      	ldr	r1, [pc, #344]	; (8002350 <updateDisplay+0x24c>)
 80021f6:	4618      	mov	r0, r3
 80021f8:	f011 fd60 	bl	8013cbc <siprintf>
 80021fc:	e005      	b.n	800220a <updateDisplay+0x106>
          else sprintf(screen_str, ".%d", 9);
 80021fe:	463b      	mov	r3, r7
 8002200:	2209      	movs	r2, #9
 8002202:	4953      	ldr	r1, [pc, #332]	; (8002350 <updateDisplay+0x24c>)
 8002204:	4618      	mov	r0, r3
 8002206:	f011 fd59 	bl	8013cbc <siprintf>
          u8g2_DrawStr(&u8g2, 14, 14, screen_str);
 800220a:	463b      	mov	r3, r7
 800220c:	220e      	movs	r2, #14
 800220e:	210e      	movs	r1, #14
 8002210:	484a      	ldr	r0, [pc, #296]	; (800233c <updateDisplay+0x238>)
 8002212:	f002 feef 	bl	8004ff4 <u8g2_DrawStr>
          if (noSD == 1) {
 8002216:	4b4f      	ldr	r3, [pc, #316]	; (8002354 <updateDisplay+0x250>)
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	2b01      	cmp	r3, #1
 800221c:	d111      	bne.n	8002242 <updateDisplay+0x13e>
        	  u8g2_SetFont(&u8g2, u8g2_font_profont17_tf);
 800221e:	494e      	ldr	r1, [pc, #312]	; (8002358 <updateDisplay+0x254>)
 8002220:	4846      	ldr	r0, [pc, #280]	; (800233c <updateDisplay+0x238>)
 8002222:	f002 ff89 	bl	8005138 <u8g2_SetFont>
        	  if (counter%2 == 0) u8g2_DrawStr(&u8g2, 128-24+0, 0, "No SD");
 8002226:	4b4d      	ldr	r3, [pc, #308]	; (800235c <updateDisplay+0x258>)
 8002228:	881b      	ldrh	r3, [r3, #0]
 800222a:	f003 0301 	and.w	r3, r3, #1
 800222e:	b29b      	uxth	r3, r3
 8002230:	2b00      	cmp	r3, #0
 8002232:	d140      	bne.n	80022b6 <updateDisplay+0x1b2>
 8002234:	4b4a      	ldr	r3, [pc, #296]	; (8002360 <updateDisplay+0x25c>)
 8002236:	2200      	movs	r2, #0
 8002238:	2168      	movs	r1, #104	; 0x68
 800223a:	4840      	ldr	r0, [pc, #256]	; (800233c <updateDisplay+0x238>)
 800223c:	f002 feda 	bl	8004ff4 <u8g2_DrawStr>
 8002240:	e039      	b.n	80022b6 <updateDisplay+0x1b2>
          }
          else { /* we compensate for the board temperature heating by offsetting the shown value by -4C */
              u8g2_SetFont(&u8g2, u8g2_font_logisoso18_tn);
 8002242:	4948      	ldr	r1, [pc, #288]	; (8002364 <updateDisplay+0x260>)
 8002244:	483d      	ldr	r0, [pc, #244]	; (800233c <updateDisplay+0x238>)
 8002246:	f002 ff77 	bl	8005138 <u8g2_SetFont>
        	  u8g2_DrawStr(&u8g2, 128-50+0, 0, screen_format(round(comp_rh))); // GPS.GPGGA.UTC_Min
 800224a:	4b47      	ldr	r3, [pc, #284]	; (8002368 <updateDisplay+0x264>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4618      	mov	r0, r3
 8002250:	f7fe f97a 	bl	8000548 <__aeabi_f2d>
 8002254:	4602      	mov	r2, r0
 8002256:	460b      	mov	r3, r1
 8002258:	ec43 2b10 	vmov	d0, r2, r3
 800225c:	f015 ff44 	bl	80180e8 <round>
 8002260:	ec53 2b10 	vmov	r2, r3, d0
 8002264:	4610      	mov	r0, r2
 8002266:	4619      	mov	r1, r3
 8002268:	f7fe fc76 	bl	8000b58 <__aeabi_d2iz>
 800226c:	4603      	mov	r3, r0
 800226e:	4618      	mov	r0, r3
 8002270:	f7ff fcf6 	bl	8001c60 <screen_format>
 8002274:	4603      	mov	r3, r0
 8002276:	2200      	movs	r2, #0
 8002278:	214e      	movs	r1, #78	; 0x4e
 800227a:	4830      	ldr	r0, [pc, #192]	; (800233c <updateDisplay+0x238>)
 800227c:	f002 feba 	bl	8004ff4 <u8g2_DrawStr>
        	  u8g2_DrawStr(&u8g2, 128-20+0, 0, screen_format(round(comp_t))); // GPS.GPGGA.UTC_Hour
 8002280:	4b3a      	ldr	r3, [pc, #232]	; (800236c <updateDisplay+0x268>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4618      	mov	r0, r3
 8002286:	f7fe f95f 	bl	8000548 <__aeabi_f2d>
 800228a:	4602      	mov	r2, r0
 800228c:	460b      	mov	r3, r1
 800228e:	ec43 2b10 	vmov	d0, r2, r3
 8002292:	f015 ff29 	bl	80180e8 <round>
 8002296:	ec53 2b10 	vmov	r2, r3, d0
 800229a:	4610      	mov	r0, r2
 800229c:	4619      	mov	r1, r3
 800229e:	f7fe fc5b 	bl	8000b58 <__aeabi_d2iz>
 80022a2:	4603      	mov	r3, r0
 80022a4:	4618      	mov	r0, r3
 80022a6:	f7ff fcdb 	bl	8001c60 <screen_format>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2200      	movs	r2, #0
 80022ae:	216c      	movs	r1, #108	; 0x6c
 80022b0:	4822      	ldr	r0, [pc, #136]	; (800233c <updateDisplay+0x238>)
 80022b2:	f002 fe9f 	bl	8004ff4 <u8g2_DrawStr>
          }
          u8g2_SetFont(&u8g2, u8g2_font_profont10_tf);
 80022b6:	492e      	ldr	r1, [pc, #184]	; (8002370 <updateDisplay+0x26c>)
 80022b8:	4820      	ldr	r0, [pc, #128]	; (800233c <updateDisplay+0x238>)
 80022ba:	f002 ff3d 	bl	8005138 <u8g2_SetFont>

          // gps
          gps_dots(gps_satellites, GPS.GPGGA.PositionFixIndicator);
 80022be:	4b1d      	ldr	r3, [pc, #116]	; (8002334 <updateDisplay+0x230>)
 80022c0:	f8d3 3434 	ldr.w	r3, [r3, #1076]	; 0x434
 80022c4:	4619      	mov	r1, r3
 80022c6:	6978      	ldr	r0, [r7, #20]
 80022c8:	f7ff fe0a 	bl	8001ee0 <gps_dots>

          // battery
          battery_dots_vert(vbat);
 80022cc:	ed97 0a04 	vldr	s0, [r7, #16]
 80022d0:	f7ff fe46 	bl	8001f60 <battery_dots_vert>

          // air quality indicator
          u8g2_DrawRFrame(&u8g2, 128-barwidth, 27, barwidth, 7, 1);
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	b2da      	uxtb	r2, r3
 80022d8:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 80022dc:	1a9b      	subs	r3, r3, r2
 80022de:	b2d9      	uxtb	r1, r3
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	2201      	movs	r2, #1
 80022e6:	9201      	str	r2, [sp, #4]
 80022e8:	2207      	movs	r2, #7
 80022ea:	9200      	str	r2, [sp, #0]
 80022ec:	221b      	movs	r2, #27
 80022ee:	4813      	ldr	r0, [pc, #76]	; (800233c <updateDisplay+0x238>)
 80022f0:	f001 fdba 	bl	8003e68 <u8g2_DrawRFrame>
          u8g2_DrawRBox(&u8g2, 128-aqi_width, 27, aqi_width, 5, 1);
 80022f4:	69bb      	ldr	r3, [r7, #24]
 80022f6:	b2da      	uxtb	r2, r3
 80022f8:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 80022fc:	1a9b      	subs	r3, r3, r2
 80022fe:	b2d9      	uxtb	r1, r3
 8002300:	69bb      	ldr	r3, [r7, #24]
 8002302:	b2db      	uxtb	r3, r3
 8002304:	2201      	movs	r2, #1
 8002306:	9201      	str	r2, [sp, #4]
 8002308:	2205      	movs	r2, #5
 800230a:	9200      	str	r2, [sp, #0]
 800230c:	221b      	movs	r2, #27
 800230e:	480b      	ldr	r0, [pc, #44]	; (800233c <updateDisplay+0x238>)
 8002310:	f001 fcfa 	bl	8003d08 <u8g2_DrawRBox>

	  		} while (u8g2_NextPage(&u8g2));
 8002314:	4809      	ldr	r0, [pc, #36]	; (800233c <updateDisplay+0x238>)
 8002316:	f001 fefb 	bl	8004110 <u8g2_NextPage>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	f47f af31 	bne.w	8002184 <updateDisplay+0x80>
}
 8002322:	bf00      	nop
 8002324:	bf00      	nop
 8002326:	3728      	adds	r7, #40	; 0x28
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	20000d20 	.word	0x20000d20
 8002330:	407f4000 	.word	0x407f4000
 8002334:	200008b0 	.word	0x200008b0
 8002338:	200012e0 	.word	0x200012e0
 800233c:	2000039c 	.word	0x2000039c
 8002340:	0801a210 	.word	0x0801a210
 8002344:	08019fa0 	.word	0x08019fa0
 8002348:	42c80000 	.word	0x42c80000
 800234c:	66666667 	.word	0x66666667
 8002350:	08018860 	.word	0x08018860
 8002354:	20000000 	.word	0x20000000
 8002358:	08019318 	.word	0x08019318
 800235c:	20000394 	.word	0x20000394
 8002360:	08018864 	.word	0x08018864
 8002364:	0801a0c0 	.word	0x0801a0c0
 8002368:	200012d0 	.word	0x200012d0
 800236c:	20000e5c 	.word	0x20000e5c
 8002370:	08018b40 	.word	0x08018b40

08002374 <welcomeDisplay>:

void welcomeDisplay() {
 8002374:	b580      	push	{r7, lr}
 8002376:	af00      	add	r7, sp, #0

	u8g2_FirstPage(&u8g2);
 8002378:	4811      	ldr	r0, [pc, #68]	; (80023c0 <welcomeDisplay+0x4c>)
 800237a:	f001 feb5 	bl	80040e8 <u8g2_FirstPage>
	do
	{
		u8g2_ClearBuffer(&u8g2);
 800237e:	4810      	ldr	r0, [pc, #64]	; (80023c0 <welcomeDisplay+0x4c>)
 8002380:	f001 fe27 	bl	8003fd2 <u8g2_ClearBuffer>
		u8g2_SetFont(&u8g2, u8g2_font_profont17_tf);
 8002384:	490f      	ldr	r1, [pc, #60]	; (80023c4 <welcomeDisplay+0x50>)
 8002386:	480e      	ldr	r0, [pc, #56]	; (80023c0 <welcomeDisplay+0x4c>)
 8002388:	f002 fed6 	bl	8005138 <u8g2_SetFont>
		u8g2_DrawStr(&u8g2, 127, 20, "open-seneca");
 800238c:	4b0e      	ldr	r3, [pc, #56]	; (80023c8 <welcomeDisplay+0x54>)
 800238e:	2214      	movs	r2, #20
 8002390:	217f      	movs	r1, #127	; 0x7f
 8002392:	480b      	ldr	r0, [pc, #44]	; (80023c0 <welcomeDisplay+0x4c>)
 8002394:	f002 fe2e 	bl	8004ff4 <u8g2_DrawStr>
		u8g2_SetFont(&u8g2, u8g2_font_profont10_tf);
 8002398:	490c      	ldr	r1, [pc, #48]	; (80023cc <welcomeDisplay+0x58>)
 800239a:	4809      	ldr	r0, [pc, #36]	; (80023c0 <welcomeDisplay+0x4c>)
 800239c:	f002 fecc 	bl	8005138 <u8g2_SetFont>
		u8g2_DrawStr(&u8g2, 127, 4, "air quality sensor ...");
 80023a0:	4b0b      	ldr	r3, [pc, #44]	; (80023d0 <welcomeDisplay+0x5c>)
 80023a2:	2204      	movs	r2, #4
 80023a4:	217f      	movs	r1, #127	; 0x7f
 80023a6:	4806      	ldr	r0, [pc, #24]	; (80023c0 <welcomeDisplay+0x4c>)
 80023a8:	f002 fe24 	bl	8004ff4 <u8g2_DrawStr>
	} while (u8g2_NextPage(&u8g2));
 80023ac:	4804      	ldr	r0, [pc, #16]	; (80023c0 <welcomeDisplay+0x4c>)
 80023ae:	f001 feaf 	bl	8004110 <u8g2_NextPage>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d1e2      	bne.n	800237e <welcomeDisplay+0xa>

}
 80023b8:	bf00      	nop
 80023ba:	bf00      	nop
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	2000039c 	.word	0x2000039c
 80023c4:	08019318 	.word	0x08019318
 80023c8:	0801886c 	.word	0x0801886c
 80023cc:	08018b40 	.word	0x08018b40
 80023d0:	08018878 	.word	0x08018878

080023d4 <dataTransferDisplay>:
	u8g2_NextPage(&u8g2);
	HAL_Delay(1000);

}

void dataTransferDisplay() {
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b088      	sub	sp, #32
 80023d8:	af00      	add	r7, sp, #0

	char screen_str[32] = "File: ";
 80023da:	4a1e      	ldr	r2, [pc, #120]	; (8002454 <dataTransferDisplay+0x80>)
 80023dc:	463b      	mov	r3, r7
 80023de:	e892 0003 	ldmia.w	r2, {r0, r1}
 80023e2:	6018      	str	r0, [r3, #0]
 80023e4:	3304      	adds	r3, #4
 80023e6:	8019      	strh	r1, [r3, #0]
 80023e8:	3302      	adds	r3, #2
 80023ea:	0c0a      	lsrs	r2, r1, #16
 80023ec:	701a      	strb	r2, [r3, #0]
 80023ee:	1dfb      	adds	r3, r7, #7
 80023f0:	2200      	movs	r2, #0
 80023f2:	601a      	str	r2, [r3, #0]
 80023f4:	605a      	str	r2, [r3, #4]
 80023f6:	609a      	str	r2, [r3, #8]
 80023f8:	60da      	str	r2, [r3, #12]
 80023fa:	611a      	str	r2, [r3, #16]
 80023fc:	615a      	str	r2, [r3, #20]
 80023fe:	761a      	strb	r2, [r3, #24]
	u8g2_FirstPage(&u8g2);
 8002400:	4815      	ldr	r0, [pc, #84]	; (8002458 <dataTransferDisplay+0x84>)
 8002402:	f001 fe71 	bl	80040e8 <u8g2_FirstPage>
		do
		{
			u8g2_ClearBuffer(&u8g2);
 8002406:	4814      	ldr	r0, [pc, #80]	; (8002458 <dataTransferDisplay+0x84>)
 8002408:	f001 fde3 	bl	8003fd2 <u8g2_ClearBuffer>
			u8g2_SetFont(&u8g2, u8g2_font_profont17_tf);
 800240c:	4913      	ldr	r1, [pc, #76]	; (800245c <dataTransferDisplay+0x88>)
 800240e:	4812      	ldr	r0, [pc, #72]	; (8002458 <dataTransferDisplay+0x84>)
 8002410:	f002 fe92 	bl	8005138 <u8g2_SetFont>
			u8g2_DrawStr(&u8g2, 127, 20, "BT transmit...");
 8002414:	4b12      	ldr	r3, [pc, #72]	; (8002460 <dataTransferDisplay+0x8c>)
 8002416:	2214      	movs	r2, #20
 8002418:	217f      	movs	r1, #127	; 0x7f
 800241a:	480f      	ldr	r0, [pc, #60]	; (8002458 <dataTransferDisplay+0x84>)
 800241c:	f002 fdea 	bl	8004ff4 <u8g2_DrawStr>
			u8g2_SetFont(&u8g2, u8g2_font_profont10_tf);
 8002420:	4910      	ldr	r1, [pc, #64]	; (8002464 <dataTransferDisplay+0x90>)
 8002422:	480d      	ldr	r0, [pc, #52]	; (8002458 <dataTransferDisplay+0x84>)
 8002424:	f002 fe88 	bl	8005138 <u8g2_SetFont>
			strcat(screen_str, filename);
 8002428:	463b      	mov	r3, r7
 800242a:	490f      	ldr	r1, [pc, #60]	; (8002468 <dataTransferDisplay+0x94>)
 800242c:	4618      	mov	r0, r3
 800242e:	f011 fcd6 	bl	8013dde <strcat>
			u8g2_DrawStr(&u8g2, 127, 4, screen_str);
 8002432:	463b      	mov	r3, r7
 8002434:	2204      	movs	r2, #4
 8002436:	217f      	movs	r1, #127	; 0x7f
 8002438:	4807      	ldr	r0, [pc, #28]	; (8002458 <dataTransferDisplay+0x84>)
 800243a:	f002 fddb 	bl	8004ff4 <u8g2_DrawStr>
		} while (u8g2_NextPage(&u8g2));
 800243e:	4806      	ldr	r0, [pc, #24]	; (8002458 <dataTransferDisplay+0x84>)
 8002440:	f001 fe66 	bl	8004110 <u8g2_NextPage>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d1dd      	bne.n	8002406 <dataTransferDisplay+0x32>

}
 800244a:	bf00      	nop
 800244c:	bf00      	nop
 800244e:	3720      	adds	r7, #32
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	080188a0 	.word	0x080188a0
 8002458:	2000039c 	.word	0x2000039c
 800245c:	08019318 	.word	0x08019318
 8002460:	08018890 	.word	0x08018890
 8002464:	08018b40 	.word	0x08018b40
 8002468:	200012d4 	.word	0x200012d4

0800246c <SHTC3_read_data>:

int SHTC3_read_data() { // for sht21
 800246c:	b580      	push	{r7, lr}
 800246e:	b086      	sub	sp, #24
 8002470:	af02      	add	r7, sp, #8

	  /* Clock stretching enabled, read T first */
	  uint8_t txBuf[2] = {0x7C, 0xA2};
 8002472:	f24a 237c 	movw	r3, #41596	; 0xa27c
 8002476:	813b      	strh	r3, [r7, #8]
	  HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&hi2c1, (0x70<<1), &txBuf, 2, HAL_MAX_DELAY);
 8002478:	f107 0208 	add.w	r2, r7, #8
 800247c:	f04f 33ff 	mov.w	r3, #4294967295
 8002480:	9300      	str	r3, [sp, #0]
 8002482:	2302      	movs	r3, #2
 8002484:	21e0      	movs	r1, #224	; 0xe0
 8002486:	482c      	ldr	r0, [pc, #176]	; (8002538 <SHTC3_read_data+0xcc>)
 8002488:	f005 fa8a 	bl	80079a0 <HAL_I2C_Master_Transmit>
 800248c:	4603      	mov	r3, r0
 800248e:	73fb      	strb	r3, [r7, #15]


	  if (status != HAL_OK) {
 8002490:	7bfb      	ldrb	r3, [r7, #15]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d002      	beq.n	800249c <SHTC3_read_data+0x30>
		  return -1;
 8002496:	f04f 33ff 	mov.w	r3, #4294967295
 800249a:	e049      	b.n	8002530 <SHTC3_read_data+0xc4>
	  }

	  /* Read both t and rh */
	  uint8_t rxBuf[6];

	  status = HAL_I2C_Master_Receive(&hi2c1, (0x70 << 1), (uint8_t *) rxBuf, 6, HAL_MAX_DELAY);
 800249c:	463a      	mov	r2, r7
 800249e:	f04f 33ff 	mov.w	r3, #4294967295
 80024a2:	9300      	str	r3, [sp, #0]
 80024a4:	2306      	movs	r3, #6
 80024a6:	21e0      	movs	r1, #224	; 0xe0
 80024a8:	4823      	ldr	r0, [pc, #140]	; (8002538 <SHTC3_read_data+0xcc>)
 80024aa:	f005 fb77 	bl	8007b9c <HAL_I2C_Master_Receive>
 80024ae:	4603      	mov	r3, r0
 80024b0:	73fb      	strb	r3, [r7, #15]

	  if (status != HAL_OK) {
 80024b2:	7bfb      	ldrb	r3, [r7, #15]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d002      	beq.n	80024be <SHTC3_read_data+0x52>
		  return -1;
 80024b8:	f04f 33ff 	mov.w	r3, #4294967295
 80024bc:	e038      	b.n	8002530 <SHTC3_read_data+0xc4>
	  }

	  /* Test checksum with first 2 bytes */
	  if (CalcCrc(rxBuf) != rxBuf[2]) return -1;
 80024be:	463b      	mov	r3, r7
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7ff f80f 	bl	80014e4 <CalcCrc>
 80024c6:	4603      	mov	r3, r0
 80024c8:	461a      	mov	r2, r3
 80024ca:	78bb      	ldrb	r3, [r7, #2]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d002      	beq.n	80024d6 <SHTC3_read_data+0x6a>
 80024d0:	f04f 33ff 	mov.w	r3, #4294967295
 80024d4:	e02c      	b.n	8002530 <SHTC3_read_data+0xc4>

	  uint16_t val = (int16_t) ((rxBuf[0] << 8) | rxBuf[1]);
 80024d6:	783b      	ldrb	r3, [r7, #0]
 80024d8:	021b      	lsls	r3, r3, #8
 80024da:	b21a      	sxth	r2, r3
 80024dc:	787b      	ldrb	r3, [r7, #1]
 80024de:	b21b      	sxth	r3, r3
 80024e0:	4313      	orrs	r3, r2
 80024e2:	b21b      	sxth	r3, r3
 80024e4:	81bb      	strh	r3, [r7, #12]
	  temp = 0.00267028808f * val - 45.0f;
 80024e6:	89bb      	ldrh	r3, [r7, #12]
 80024e8:	ee07 3a90 	vmov	s15, r3
 80024ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024f0:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800253c <SHTC3_read_data+0xd0>
 80024f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024f8:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8002540 <SHTC3_read_data+0xd4>
 80024fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002500:	4b10      	ldr	r3, [pc, #64]	; (8002544 <SHTC3_read_data+0xd8>)
 8002502:	edc3 7a00 	vstr	s15, [r3]

	  val = (int16_t) ((rxBuf[3] << 8) | rxBuf[4]);
 8002506:	78fb      	ldrb	r3, [r7, #3]
 8002508:	021b      	lsls	r3, r3, #8
 800250a:	b21a      	sxth	r2, r3
 800250c:	793b      	ldrb	r3, [r7, #4]
 800250e:	b21b      	sxth	r3, r3
 8002510:	4313      	orrs	r3, r2
 8002512:	b21b      	sxth	r3, r3
 8002514:	81bb      	strh	r3, [r7, #12]

	  rh = 0.0015258789f * val;
 8002516:	89bb      	ldrh	r3, [r7, #12]
 8002518:	ee07 3a90 	vmov	s15, r3
 800251c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002520:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8002548 <SHTC3_read_data+0xdc>
 8002524:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002528:	4b08      	ldr	r3, [pc, #32]	; (800254c <SHTC3_read_data+0xe0>)
 800252a:	edc3 7a00 	vstr	s15, [r3]

	  return 1;
 800252e:	2301      	movs	r3, #1

}
 8002530:	4618      	mov	r0, r3
 8002532:	3710      	adds	r7, #16
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	20000e04 	.word	0x20000e04
 800253c:	3b2f0000 	.word	0x3b2f0000
 8002540:	42340000 	.word	0x42340000
 8002544:	20000e58 	.word	0x20000e58
 8002548:	3ac80000 	.word	0x3ac80000
 800254c:	200013b0 	.word	0x200013b0

08002550 <compensateRH>:

float compensateRH(float RH_sensor, float T_sensor, float dT) {
 8002550:	b5b0      	push	{r4, r5, r7, lr}
 8002552:	b088      	sub	sp, #32
 8002554:	af00      	add	r7, sp, #0
 8002556:	ed87 0a03 	vstr	s0, [r7, #12]
 800255a:	edc7 0a02 	vstr	s1, [r7, #8]
 800255e:	ed87 1a01 	vstr	s2, [r7, #4]
	float c1 = 17.62;
 8002562:	4b35      	ldr	r3, [pc, #212]	; (8002638 <compensateRH+0xe8>)
 8002564:	61fb      	str	r3, [r7, #28]
	float c2 = 243.12;
 8002566:	4b35      	ldr	r3, [pc, #212]	; (800263c <compensateRH+0xec>)
 8002568:	61bb      	str	r3, [r7, #24]
	float c3 = 275.15;
 800256a:	4b35      	ldr	r3, [pc, #212]	; (8002640 <compensateRH+0xf0>)
 800256c:	617b      	str	r3, [r7, #20]

	float T_real = T_sensor + dT;
 800256e:	ed97 7a02 	vldr	s14, [r7, #8]
 8002572:	edd7 7a01 	vldr	s15, [r7, #4]
 8002576:	ee77 7a27 	vadd.f32	s15, s14, s15
 800257a:	edc7 7a04 	vstr	s15, [r7, #16]

	return ((c3 + T_real) * RH_sensor * exp( c1 * ((T_sensor/(c2 + T_sensor)) - (T_real/(c2 + T_real))) )) / (c3 + T_sensor);
 800257e:	ed97 7a05 	vldr	s14, [r7, #20]
 8002582:	edd7 7a04 	vldr	s15, [r7, #16]
 8002586:	ee37 7a27 	vadd.f32	s14, s14, s15
 800258a:	edd7 7a03 	vldr	s15, [r7, #12]
 800258e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002592:	ee17 0a90 	vmov	r0, s15
 8002596:	f7fd ffd7 	bl	8000548 <__aeabi_f2d>
 800259a:	4604      	mov	r4, r0
 800259c:	460d      	mov	r5, r1
 800259e:	ed97 7a06 	vldr	s14, [r7, #24]
 80025a2:	edd7 7a02 	vldr	s15, [r7, #8]
 80025a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025aa:	edd7 6a02 	vldr	s13, [r7, #8]
 80025ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80025b2:	edd7 6a06 	vldr	s13, [r7, #24]
 80025b6:	edd7 7a04 	vldr	s15, [r7, #16]
 80025ba:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80025be:	ed97 6a04 	vldr	s12, [r7, #16]
 80025c2:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80025c6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80025ca:	edd7 7a07 	vldr	s15, [r7, #28]
 80025ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025d2:	ee17 0a90 	vmov	r0, s15
 80025d6:	f7fd ffb7 	bl	8000548 <__aeabi_f2d>
 80025da:	4602      	mov	r2, r0
 80025dc:	460b      	mov	r3, r1
 80025de:	ec43 2b10 	vmov	d0, r2, r3
 80025e2:	f015 fdc9 	bl	8018178 <exp>
 80025e6:	ec53 2b10 	vmov	r2, r3, d0
 80025ea:	4620      	mov	r0, r4
 80025ec:	4629      	mov	r1, r5
 80025ee:	f7fe f803 	bl	80005f8 <__aeabi_dmul>
 80025f2:	4602      	mov	r2, r0
 80025f4:	460b      	mov	r3, r1
 80025f6:	4614      	mov	r4, r2
 80025f8:	461d      	mov	r5, r3
 80025fa:	ed97 7a05 	vldr	s14, [r7, #20]
 80025fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8002602:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002606:	ee17 0a90 	vmov	r0, s15
 800260a:	f7fd ff9d 	bl	8000548 <__aeabi_f2d>
 800260e:	4602      	mov	r2, r0
 8002610:	460b      	mov	r3, r1
 8002612:	4620      	mov	r0, r4
 8002614:	4629      	mov	r1, r5
 8002616:	f7fe f919 	bl	800084c <__aeabi_ddiv>
 800261a:	4602      	mov	r2, r0
 800261c:	460b      	mov	r3, r1
 800261e:	4610      	mov	r0, r2
 8002620:	4619      	mov	r1, r3
 8002622:	f7fe fae1 	bl	8000be8 <__aeabi_d2f>
 8002626:	4603      	mov	r3, r0
 8002628:	ee07 3a90 	vmov	s15, r3
}
 800262c:	eeb0 0a67 	vmov.f32	s0, s15
 8002630:	3720      	adds	r7, #32
 8002632:	46bd      	mov	sp, r7
 8002634:	bdb0      	pop	{r4, r5, r7, pc}
 8002636:	bf00      	nop
 8002638:	418cf5c3 	.word	0x418cf5c3
 800263c:	43731eb8 	.word	0x43731eb8
 8002640:	43899333 	.word	0x43899333

08002644 <compensateT>:

float compensateT(float T_sensor, float dT) {
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	ed87 0a01 	vstr	s0, [r7, #4]
 800264e:	edc7 0a00 	vstr	s1, [r7]
	return T_sensor+dT;
 8002652:	ed97 7a01 	vldr	s14, [r7, #4]
 8002656:	edd7 7a00 	vldr	s15, [r7]
 800265a:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800265e:	eeb0 0a67 	vmov.f32	s0, s15
 8002662:	370c      	adds	r7, #12
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr

0800266c <initRGBLED>:

	status = HAL_I2C_Mem_Read(&hi2c1, (addr << 1), TSPP, 2, &rxBuf, 8, HAL_MAX_DELAY);
	status = HAL_I2C_Mem_Read(&hi2c1, (addr << 1), 0x00, 2, &rxBuf, 8, HAL_MAX_DELAY);
}

void initRGBLED() {
 800266c:	b580      	push	{r7, lr}
 800266e:	af00      	add	r7, sp, #0

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8002670:	2100      	movs	r1, #0
 8002672:	4811      	ldr	r0, [pc, #68]	; (80026b8 <initRGBLED+0x4c>)
 8002674:	f008 f96e 	bl	800a954 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002678:	2100      	movs	r1, #0
 800267a:	4810      	ldr	r0, [pc, #64]	; (80026bc <initRGBLED+0x50>)
 800267c:	f008 f96a 	bl	800a954 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8002680:	2104      	movs	r1, #4
 8002682:	480e      	ldr	r0, [pc, #56]	; (80026bc <initRGBLED+0x50>)
 8002684:	f008 f966 	bl	800a954 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8002688:	2108      	movs	r1, #8
 800268a:	480c      	ldr	r0, [pc, #48]	; (80026bc <initRGBLED+0x50>)
 800268c:	f008 f962 	bl	800a954 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8002690:	210c      	movs	r1, #12
 8002692:	480a      	ldr	r0, [pc, #40]	; (80026bc <initRGBLED+0x50>)
 8002694:	f008 f95e 	bl	800a954 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8002698:	2108      	movs	r1, #8
 800269a:	4809      	ldr	r0, [pc, #36]	; (80026c0 <initRGBLED+0x54>)
 800269c:	f008 f95a 	bl	800a954 <HAL_TIM_PWM_Start>

	setAirLED(100, 100, 100);
 80026a0:	2264      	movs	r2, #100	; 0x64
 80026a2:	2164      	movs	r1, #100	; 0x64
 80026a4:	2064      	movs	r0, #100	; 0x64
 80026a6:	f000 f841 	bl	800272c <setAirLED>
	setStatLED(100, 100, 100);
 80026aa:	2264      	movs	r2, #100	; 0x64
 80026ac:	2164      	movs	r1, #100	; 0x64
 80026ae:	2064      	movs	r0, #100	; 0x64
 80026b0:	f000 f808 	bl	80026c4 <setStatLED>

}
 80026b4:	bf00      	nop
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	200014ac 	.word	0x200014ac
 80026bc:	200014f4 	.word	0x200014f4
 80026c0:	20001464 	.word	0x20001464

080026c4 <setStatLED>:

void setStatLED(int r, int g, int b) { // values 0-100
 80026c4:	b480      	push	{r7}
 80026c6:	b085      	sub	sp, #20
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	607a      	str	r2, [r7, #4]

	htim2.Instance->CCR1 = r;
 80026d0:	4b08      	ldr	r3, [pc, #32]	; (80026f4 <setStatLED+0x30>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	68fa      	ldr	r2, [r7, #12]
 80026d6:	635a      	str	r2, [r3, #52]	; 0x34
	htim3.Instance->CCR1 = g;
 80026d8:	4b07      	ldr	r3, [pc, #28]	; (80026f8 <setStatLED+0x34>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	68ba      	ldr	r2, [r7, #8]
 80026de:	635a      	str	r2, [r3, #52]	; 0x34
	htim3.Instance->CCR2 = b;
 80026e0:	4b05      	ldr	r3, [pc, #20]	; (80026f8 <setStatLED+0x34>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	687a      	ldr	r2, [r7, #4]
 80026e6:	639a      	str	r2, [r3, #56]	; 0x38

}
 80026e8:	bf00      	nop
 80026ea:	3714      	adds	r7, #20
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr
 80026f4:	200014ac 	.word	0x200014ac
 80026f8:	200014f4 	.word	0x200014f4

080026fc <flashStatLED>:


void flashStatLED(int r, int g, int b) { // values 0-100
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	607a      	str	r2, [r7, #4]

	setStatLED(r, g, b);
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	68b9      	ldr	r1, [r7, #8]
 800270c:	68f8      	ldr	r0, [r7, #12]
 800270e:	f7ff ffd9 	bl	80026c4 <setStatLED>
	HAL_Delay(200);
 8002712:	20c8      	movs	r0, #200	; 0xc8
 8002714:	f003 fd46 	bl	80061a4 <HAL_Delay>
	setStatLED(100, 100, 100);
 8002718:	2264      	movs	r2, #100	; 0x64
 800271a:	2164      	movs	r1, #100	; 0x64
 800271c:	2064      	movs	r0, #100	; 0x64
 800271e:	f7ff ffd1 	bl	80026c4 <setStatLED>

}
 8002722:	bf00      	nop
 8002724:	3710      	adds	r7, #16
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
	...

0800272c <setAirLED>:

void setAirLED(int r, int g, int b) { // values 0-100
 800272c:	b480      	push	{r7}
 800272e:	b085      	sub	sp, #20
 8002730:	af00      	add	r7, sp, #0
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	60b9      	str	r1, [r7, #8]
 8002736:	607a      	str	r2, [r7, #4]

	htim3.Instance->CCR3 = r;
 8002738:	4b08      	ldr	r3, [pc, #32]	; (800275c <setAirLED+0x30>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	68fa      	ldr	r2, [r7, #12]
 800273e:	63da      	str	r2, [r3, #60]	; 0x3c
	htim3.Instance->CCR4 = g;
 8002740:	4b06      	ldr	r3, [pc, #24]	; (800275c <setAirLED+0x30>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	68ba      	ldr	r2, [r7, #8]
 8002746:	641a      	str	r2, [r3, #64]	; 0x40
	htim4.Instance->CCR3 = b;
 8002748:	4b05      	ldr	r3, [pc, #20]	; (8002760 <setAirLED+0x34>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	687a      	ldr	r2, [r7, #4]
 800274e:	63da      	str	r2, [r3, #60]	; 0x3c

}
 8002750:	bf00      	nop
 8002752:	3714      	adds	r7, #20
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr
 800275c:	200014f4 	.word	0x200014f4
 8002760:	20001464 	.word	0x20001464

08002764 <AirLED_on>:

void AirLED_on() {
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
	if (SPS30.spsData[1] > 30) setAirLED(0, 100, 100); // red
 8002768:	4b13      	ldr	r3, [pc, #76]	; (80027b8 <AirLED_on+0x54>)
 800276a:	edd3 7a01 	vldr	s15, [r3, #4]
 800276e:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002772:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800277a:	dd05      	ble.n	8002788 <AirLED_on+0x24>
 800277c:	2264      	movs	r2, #100	; 0x64
 800277e:	2164      	movs	r1, #100	; 0x64
 8002780:	2000      	movs	r0, #0
 8002782:	f7ff ffd3 	bl	800272c <setAirLED>
	else if (SPS30.spsData[1] > 10) setAirLED(0, 0, 100); // yellow
	else setAirLED(100, 0, 100); // green
}
 8002786:	e014      	b.n	80027b2 <AirLED_on+0x4e>
	else if (SPS30.spsData[1] > 10) setAirLED(0, 0, 100); // yellow
 8002788:	4b0b      	ldr	r3, [pc, #44]	; (80027b8 <AirLED_on+0x54>)
 800278a:	edd3 7a01 	vldr	s15, [r3, #4]
 800278e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002792:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800279a:	dd05      	ble.n	80027a8 <AirLED_on+0x44>
 800279c:	2264      	movs	r2, #100	; 0x64
 800279e:	2100      	movs	r1, #0
 80027a0:	2000      	movs	r0, #0
 80027a2:	f7ff ffc3 	bl	800272c <setAirLED>
}
 80027a6:	e004      	b.n	80027b2 <AirLED_on+0x4e>
	else setAirLED(100, 0, 100); // green
 80027a8:	2264      	movs	r2, #100	; 0x64
 80027aa:	2100      	movs	r1, #0
 80027ac:	2064      	movs	r0, #100	; 0x64
 80027ae:	f7ff ffbd 	bl	800272c <setAirLED>
}
 80027b2:	bf00      	nop
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	20000d20 	.word	0x20000d20

080027bc <AirLED_off>:

void AirLED_off() {
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0
	setAirLED(100, 100, 100);
 80027c0:	2264      	movs	r2, #100	; 0x64
 80027c2:	2164      	movs	r1, #100	; 0x64
 80027c4:	2064      	movs	r0, #100	; 0x64
 80027c6:	f7ff ffb1 	bl	800272c <setAirLED>
}
 80027ca:	bf00      	nop
 80027cc:	bd80      	pop	{r7, pc}
	...

080027d0 <renameBT>:
//	HAL_UART_Receive_IT(&huart1,&readBuf,1);
//	if (strcmp(readBuf_old, readBuf) != 0)
//		count++;
//}

void renameBT() {
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b08c      	sub	sp, #48	; 0x30
 80027d4:	af02      	add	r7, sp, #8

	/* max length of hm11 name is 12, BT05-A module requires \r\n at the end of every command */
	sprintf(btname, "%s%c%c%c", "OPEN-SENE", SPS30.serial[13], SPS30.serial[14], SPS30.serial[15]);
 80027d6:	4b1e      	ldr	r3, [pc, #120]	; (8002850 <renameBT+0x80>)
 80027d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027dc:	4619      	mov	r1, r3
 80027de:	4b1c      	ldr	r3, [pc, #112]	; (8002850 <renameBT+0x80>)
 80027e0:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80027e4:	461a      	mov	r2, r3
 80027e6:	4b1a      	ldr	r3, [pc, #104]	; (8002850 <renameBT+0x80>)
 80027e8:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 80027ec:	9301      	str	r3, [sp, #4]
 80027ee:	9200      	str	r2, [sp, #0]
 80027f0:	460b      	mov	r3, r1
 80027f2:	4a18      	ldr	r2, [pc, #96]	; (8002854 <renameBT+0x84>)
 80027f4:	4918      	ldr	r1, [pc, #96]	; (8002858 <renameBT+0x88>)
 80027f6:	4819      	ldr	r0, [pc, #100]	; (800285c <renameBT+0x8c>)
 80027f8:	f011 fa60 	bl	8013cbc <siprintf>
	uint8_t btcmd[32];
	uint8_t btlen = sprintf(btcmd, "%s%s%s", "AT+NAME", btname, "\r\n");
 80027fc:	1d38      	adds	r0, r7, #4
 80027fe:	4b18      	ldr	r3, [pc, #96]	; (8002860 <renameBT+0x90>)
 8002800:	9300      	str	r3, [sp, #0]
 8002802:	4b16      	ldr	r3, [pc, #88]	; (800285c <renameBT+0x8c>)
 8002804:	4a17      	ldr	r2, [pc, #92]	; (8002864 <renameBT+0x94>)
 8002806:	4918      	ldr	r1, [pc, #96]	; (8002868 <renameBT+0x98>)
 8002808:	f011 fa58 	bl	8013cbc <siprintf>
 800280c:	4603      	mov	r3, r0
 800280e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	HAL_UART_Transmit(&huart1, btcmd, btlen, HAL_MAX_DELAY);
 8002812:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002816:	b29a      	uxth	r2, r3
 8002818:	1d39      	adds	r1, r7, #4
 800281a:	f04f 33ff 	mov.w	r3, #4294967295
 800281e:	4813      	ldr	r0, [pc, #76]	; (800286c <renameBT+0x9c>)
 8002820:	f008 febb 	bl	800b59a <HAL_UART_Transmit>
	// reboot module with set changes
	HAL_Delay(50);
 8002824:	2032      	movs	r0, #50	; 0x32
 8002826:	f003 fcbd 	bl	80061a4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, BT_RESET_Pin, GPIO_PIN_RESET);
 800282a:	2200      	movs	r2, #0
 800282c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002830:	480f      	ldr	r0, [pc, #60]	; (8002870 <renameBT+0xa0>)
 8002832:	f004 ff57 	bl	80076e4 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8002836:	2032      	movs	r0, #50	; 0x32
 8002838:	f003 fcb4 	bl	80061a4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, BT_RESET_Pin, GPIO_PIN_SET);
 800283c:	2201      	movs	r2, #1
 800283e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002842:	480b      	ldr	r0, [pc, #44]	; (8002870 <renameBT+0xa0>)
 8002844:	f004 ff4e 	bl	80076e4 <HAL_GPIO_WritePin>

}
 8002848:	bf00      	nop
 800284a:	3728      	adds	r7, #40	; 0x28
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	20000d20 	.word	0x20000d20
 8002854:	080188c0 	.word	0x080188c0
 8002858:	080188cc 	.word	0x080188cc
 800285c:	20000e60 	.word	0x20000e60
 8002860:	080188e8 	.word	0x080188e8
 8002864:	080188d8 	.word	0x080188d8
 8002868:	080188e0 	.word	0x080188e0
 800286c:	2000159c 	.word	0x2000159c
 8002870:	40020000 	.word	0x40020000

08002874 <checkBTconn>:

void checkBTconn() {
 8002874:	b580      	push	{r7, lr}
 8002876:	b08e      	sub	sp, #56	; 0x38
 8002878:	af00      	add	r7, sp, #0
	uint8_t btcmd[32];
	uint8_t btresp[16];
	uint8_t btlen = sprintf(btcmd, "%s", "AT+DISC\r\n");
 800287a:	f107 0314 	add.w	r3, r7, #20
 800287e:	4a12      	ldr	r2, [pc, #72]	; (80028c8 <checkBTconn+0x54>)
 8002880:	4912      	ldr	r1, [pc, #72]	; (80028cc <checkBTconn+0x58>)
 8002882:	4618      	mov	r0, r3
 8002884:	f011 fa1a 	bl	8013cbc <siprintf>
 8002888:	4603      	mov	r3, r0
 800288a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	HAL_Delay(50);
 800288e:	2032      	movs	r0, #50	; 0x32
 8002890:	f003 fc88 	bl	80061a4 <HAL_Delay>
	HAL_UART_Transmit(&huart1, btcmd, btlen, HAL_MAX_DELAY);
 8002894:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002898:	b29a      	uxth	r2, r3
 800289a:	f107 0114 	add.w	r1, r7, #20
 800289e:	f04f 33ff 	mov.w	r3, #4294967295
 80028a2:	480b      	ldr	r0, [pc, #44]	; (80028d0 <checkBTconn+0x5c>)
 80028a4:	f008 fe79 	bl	800b59a <HAL_UART_Transmit>
	HAL_Delay(50);
 80028a8:	2032      	movs	r0, #50	; 0x32
 80028aa:	f003 fc7b 	bl	80061a4 <HAL_Delay>
	HAL_UART_Receive_DMA(&huart1, btresp, 16);
 80028ae:	1d3b      	adds	r3, r7, #4
 80028b0:	2210      	movs	r2, #16
 80028b2:	4619      	mov	r1, r3
 80028b4:	4806      	ldr	r0, [pc, #24]	; (80028d0 <checkBTconn+0x5c>)
 80028b6:	f008 ff32 	bl	800b71e <HAL_UART_Receive_DMA>
	HAL_Delay(50);
 80028ba:	2032      	movs	r0, #50	; 0x32
 80028bc:	f003 fc72 	bl	80061a4 <HAL_Delay>
}
 80028c0:	bf00      	nop
 80028c2:	3738      	adds	r7, #56	; 0x38
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	080188ec 	.word	0x080188ec
 80028cc:	080188f8 	.word	0x080188f8
 80028d0:	2000159c 	.word	0x2000159c

080028d4 <saveToSD>:
		f_close(&fil);
		filenumber++;
	}
}

int saveToSD(uint8_t *dBuf, uint8_t dBufLen) {
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	460b      	mov	r3, r1
 80028de:	70fb      	strb	r3, [r7, #3]

	//Open a file for writing
	if (f_open(&fil, filename, FA_WRITE | FA_OPEN_APPEND) != FR_OK) return -1;
 80028e0:	2232      	movs	r2, #50	; 0x32
 80028e2:	4912      	ldr	r1, [pc, #72]	; (800292c <saveToSD+0x58>)
 80028e4:	4812      	ldr	r0, [pc, #72]	; (8002930 <saveToSD+0x5c>)
 80028e6:	f00f f865 	bl	80119b4 <f_open>
 80028ea:	4603      	mov	r3, r0
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d002      	beq.n	80028f6 <saveToSD+0x22>
 80028f0:	f04f 33ff 	mov.w	r3, #4294967295
 80028f4:	e016      	b.n	8002924 <saveToSD+0x50>

	UINT bytesWrote;//Number of bytes written
	if (f_write(&fil, dBuf, dBufLen, &bytesWrote) != FR_OK) return -1;
 80028f6:	78fa      	ldrb	r2, [r7, #3]
 80028f8:	f107 030c 	add.w	r3, r7, #12
 80028fc:	6879      	ldr	r1, [r7, #4]
 80028fe:	480c      	ldr	r0, [pc, #48]	; (8002930 <saveToSD+0x5c>)
 8002900:	f00f fb55 	bl	8011fae <f_write>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d002      	beq.n	8002910 <saveToSD+0x3c>
 800290a:	f04f 33ff 	mov.w	r3, #4294967295
 800290e:	e009      	b.n	8002924 <saveToSD+0x50>

	//Close the file after writing
	if (f_close(&fil) != FR_OK) return -1;
 8002910:	4807      	ldr	r0, [pc, #28]	; (8002930 <saveToSD+0x5c>)
 8002912:	f00f fd3f 	bl	8012394 <f_close>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d002      	beq.n	8002922 <saveToSD+0x4e>
 800291c:	f04f 33ff 	mov.w	r3, #4294967295
 8002920:	e000      	b.n	8002924 <saveToSD+0x50>

//	//De-mount the drive
//	if (f_mount(NULL, "", 0) != FR_OK) return -1;

	return bytesWrote;
 8002922:	68fb      	ldr	r3, [r7, #12]
}
 8002924:	4618      	mov	r0, r3
 8002926:	3710      	adds	r7, #16
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}
 800292c:	200012d4 	.word	0x200012d4
 8002930:	20000e6c 	.word	0x20000e6c

08002934 <transmitSDcardData>:
	total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize;
	free_sectors = free_clusters * getFreeFs->csize;

}

void transmitSDcardData() {
 8002934:	b580      	push	{r7, lr}
 8002936:	b0c4      	sub	sp, #272	; 0x110
 8002938:	af02      	add	r7, sp, #8

	uint8_t filenumber = 0;
 800293a:	2300      	movs	r3, #0
 800293c:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
	FRESULT res;
	BYTE readBuf[255];
	/* first 3 digits from SPS SN, then 4 digit file counter */
	while (res == FR_OK) {
 8002940:	e05a      	b.n	80029f8 <transmitSDcardData+0xc4>
		sprintf(filename, "%c%c%c%04d.csv", SPS30.serial[13], SPS30.serial[14], SPS30.serial[15], filenumber);
 8002942:	4b32      	ldr	r3, [pc, #200]	; (8002a0c <transmitSDcardData+0xd8>)
 8002944:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002948:	4619      	mov	r1, r3
 800294a:	4b30      	ldr	r3, [pc, #192]	; (8002a0c <transmitSDcardData+0xd8>)
 800294c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8002950:	4618      	mov	r0, r3
 8002952:	4b2e      	ldr	r3, [pc, #184]	; (8002a0c <transmitSDcardData+0xd8>)
 8002954:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8002958:	461a      	mov	r2, r3
 800295a:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800295e:	9301      	str	r3, [sp, #4]
 8002960:	9200      	str	r2, [sp, #0]
 8002962:	4603      	mov	r3, r0
 8002964:	460a      	mov	r2, r1
 8002966:	492a      	ldr	r1, [pc, #168]	; (8002a10 <transmitSDcardData+0xdc>)
 8002968:	482a      	ldr	r0, [pc, #168]	; (8002a14 <transmitSDcardData+0xe0>)
 800296a:	f011 f9a7 	bl	8013cbc <siprintf>
		dataTransferDisplay();
 800296e:	f7ff fd31 	bl	80023d4 <dataTransferDisplay>
		res = f_open(&fil, filename, FA_READ);
 8002972:	2201      	movs	r2, #1
 8002974:	4927      	ldr	r1, [pc, #156]	; (8002a14 <transmitSDcardData+0xe0>)
 8002976:	4828      	ldr	r0, [pc, #160]	; (8002a18 <transmitSDcardData+0xe4>)
 8002978:	f00f f81c 	bl	80119b4 <f_open>
 800297c:	4603      	mov	r3, r0
 800297e:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106

		// if the file exists, dump its content to the BT module
		if (res == FR_OK) {
 8002982:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 8002986:	2b00      	cmp	r3, #0
 8002988:	d12e      	bne.n	80029e8 <transmitSDcardData+0xb4>
			//We can either use f_read OR f_gets to get data out of files
			//f_gets is a wrapper on f_read that does some string formatting for us
			TCHAR* rres = f_gets((TCHAR*)readBuf, 255, &fil);
 800298a:	463b      	mov	r3, r7
 800298c:	4a22      	ldr	r2, [pc, #136]	; (8002a18 <transmitSDcardData+0xe4>)
 800298e:	21ff      	movs	r1, #255	; 0xff
 8002990:	4618      	mov	r0, r3
 8002992:	f00f fd29 	bl	80123e8 <f_gets>
 8002996:	f8c7 0100 	str.w	r0, [r7, #256]	; 0x100
			while (rres != 0) {
 800299a:	e021      	b.n	80029e0 <transmitSDcardData+0xac>
				AirLED_off();
 800299c:	f7ff ff0e 	bl	80027bc <AirLED_off>
				CDC_Transmit_FS(readBuf, strlen(readBuf)); // required for COM port
 80029a0:	463b      	mov	r3, r7
 80029a2:	4618      	mov	r0, r3
 80029a4:	f7fd fc14 	bl	80001d0 <strlen>
 80029a8:	4602      	mov	r2, r0
 80029aa:	463b      	mov	r3, r7
 80029ac:	4611      	mov	r1, r2
 80029ae:	4618      	mov	r0, r3
 80029b0:	f00f fe72 	bl	8012698 <CDC_Transmit_FS>
				HAL_UART_Transmit(&huart1, readBuf, strlen(readBuf), HAL_MAX_DELAY);
 80029b4:	463b      	mov	r3, r7
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7fd fc0a 	bl	80001d0 <strlen>
 80029bc:	4603      	mov	r3, r0
 80029be:	b29a      	uxth	r2, r3
 80029c0:	4639      	mov	r1, r7
 80029c2:	f04f 33ff 	mov.w	r3, #4294967295
 80029c6:	4815      	ldr	r0, [pc, #84]	; (8002a1c <transmitSDcardData+0xe8>)
 80029c8:	f008 fde7 	bl	800b59a <HAL_UART_Transmit>
				AirLED_on();
 80029cc:	f7ff feca 	bl	8002764 <AirLED_on>
				rres = f_gets((TCHAR*)readBuf, 255, &fil);
 80029d0:	463b      	mov	r3, r7
 80029d2:	4a11      	ldr	r2, [pc, #68]	; (8002a18 <transmitSDcardData+0xe4>)
 80029d4:	21ff      	movs	r1, #255	; 0xff
 80029d6:	4618      	mov	r0, r3
 80029d8:	f00f fd06 	bl	80123e8 <f_gets>
 80029dc:	f8c7 0100 	str.w	r0, [r7, #256]	; 0x100
			while (rres != 0) {
 80029e0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d1d9      	bne.n	800299c <transmitSDcardData+0x68>
			}
		}

		f_close(&fil);
 80029e8:	480b      	ldr	r0, [pc, #44]	; (8002a18 <transmitSDcardData+0xe4>)
 80029ea:	f00f fcd3 	bl	8012394 <f_close>
		filenumber++;
 80029ee:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 80029f2:	3301      	adds	r3, #1
 80029f4:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
	while (res == FR_OK) {
 80029f8:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d0a0      	beq.n	8002942 <transmitSDcardData+0xe>
	}
}
 8002a00:	bf00      	nop
 8002a02:	bf00      	nop
 8002a04:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	20000d20 	.word	0x20000d20
 8002a10:	080188fc 	.word	0x080188fc
 8002a14:	200012d4 	.word	0x200012d4
 8002a18:	20000e6c 	.word	0x20000e6c
 8002a1c:	2000159c 	.word	0x2000159c

08002a20 <writeFileHeader>:


int writeFileHeader() {
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b0be      	sub	sp, #248	; 0xf8
 8002a24:	af00      	add	r7, sp, #0

	//Open a file for writing
	if (f_open(&fil, filename, FA_WRITE | FA_OPEN_APPEND) != FR_OK) return -1;
 8002a26:	2232      	movs	r2, #50	; 0x32
 8002a28:	4922      	ldr	r1, [pc, #136]	; (8002ab4 <writeFileHeader+0x94>)
 8002a2a:	4823      	ldr	r0, [pc, #140]	; (8002ab8 <writeFileHeader+0x98>)
 8002a2c:	f00e ffc2 	bl	80119b4 <f_open>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d002      	beq.n	8002a3c <writeFileHeader+0x1c>
 8002a36:	f04f 33ff 	mov.w	r3, #4294967295
 8002a3a:	e037      	b.n	8002aac <writeFileHeader+0x8c>

	UINT bytesWrote;//Number of bytes written
	uint8_t details[39];
	uint8_t length = sprintf(details, "STM32_v0.2,,,SPS30_SN:%s\n", SPS30.serial);
 8002a3c:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002a40:	4a1e      	ldr	r2, [pc, #120]	; (8002abc <writeFileHeader+0x9c>)
 8002a42:	491f      	ldr	r1, [pc, #124]	; (8002ac0 <writeFileHeader+0xa0>)
 8002a44:	4618      	mov	r0, r3
 8002a46:	f011 f939 	bl	8013cbc <siprintf>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
	if (f_write(&fil, details, length, &bytesWrote) != FR_OK) return -1;
 8002a50:	f897 20f7 	ldrb.w	r2, [r7, #247]	; 0xf7
 8002a54:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002a58:	f107 01c8 	add.w	r1, r7, #200	; 0xc8
 8002a5c:	4816      	ldr	r0, [pc, #88]	; (8002ab8 <writeFileHeader+0x98>)
 8002a5e:	f00f faa6 	bl	8011fae <f_write>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d002      	beq.n	8002a6e <writeFileHeader+0x4e>
 8002a68:	f04f 33ff 	mov.w	r3, #4294967295
 8002a6c:	e01e      	b.n	8002aac <writeFileHeader+0x8c>

	uint8_t header[195];
	length = sprintf(header, "Counter,Latitude,Longitude,gpsUpdated,Speed,Altitude,Satellites,Date,Time,Millis,PM1.0,PM2.5,PM4.0,PM10,Temperature,Humidity,NC0.5,NC1.0,NC2.5,NC4.0,NC10,TypicalParticleSize,TVOC,eCO2,BatteryVIN,compensatedT,compensatedRH,UID\n");
 8002a6e:	1d3b      	adds	r3, r7, #4
 8002a70:	4914      	ldr	r1, [pc, #80]	; (8002ac4 <writeFileHeader+0xa4>)
 8002a72:	4618      	mov	r0, r3
 8002a74:	f011 f922 	bl	8013cbc <siprintf>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
	if (f_write(&fil, header, length, &bytesWrote) != FR_OK) return -1;
 8002a7e:	f897 20f7 	ldrb.w	r2, [r7, #247]	; 0xf7
 8002a82:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002a86:	1d39      	adds	r1, r7, #4
 8002a88:	480b      	ldr	r0, [pc, #44]	; (8002ab8 <writeFileHeader+0x98>)
 8002a8a:	f00f fa90 	bl	8011fae <f_write>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d002      	beq.n	8002a9a <writeFileHeader+0x7a>
 8002a94:	f04f 33ff 	mov.w	r3, #4294967295
 8002a98:	e008      	b.n	8002aac <writeFileHeader+0x8c>

	//Close the file after writing
	if (f_close(&fil) != FR_OK) return -1;
 8002a9a:	4807      	ldr	r0, [pc, #28]	; (8002ab8 <writeFileHeader+0x98>)
 8002a9c:	f00f fc7a 	bl	8012394 <f_close>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d002      	beq.n	8002aac <writeFileHeader+0x8c>
 8002aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8002aaa:	e7ff      	b.n	8002aac <writeFileHeader+0x8c>

}
 8002aac:	4618      	mov	r0, r3
 8002aae:	37f8      	adds	r7, #248	; 0xf8
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	200012d4 	.word	0x200012d4
 8002ab8:	20000e6c 	.word	0x20000e6c
 8002abc:	20000d48 	.word	0x20000d48
 8002ac0:	08018910 	.word	0x08018910
 8002ac4:	0801892c 	.word	0x0801892c

08002ac8 <updateADC>:

void updateADC() {
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	af00      	add	r7, sp, #0

	  HAL_ADC_Start(&hadc1);
 8002acc:	480e      	ldr	r0, [pc, #56]	; (8002b08 <updateADC+0x40>)
 8002ace:	f003 fbd1 	bl	8006274 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8002ad2:	f04f 31ff 	mov.w	r1, #4294967295
 8002ad6:	480c      	ldr	r0, [pc, #48]	; (8002b08 <updateADC+0x40>)
 8002ad8:	f003 fc9e 	bl	8006418 <HAL_ADC_PollForConversion>
	  adcData[0] = HAL_ADC_GetValue(&hadc1);
 8002adc:	480a      	ldr	r0, [pc, #40]	; (8002b08 <updateADC+0x40>)
 8002ade:	f003 fd26 	bl	800652e <HAL_ADC_GetValue>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	b29a      	uxth	r2, r3
 8002ae6:	4b09      	ldr	r3, [pc, #36]	; (8002b0c <updateADC+0x44>)
 8002ae8:	801a      	strh	r2, [r3, #0]
	  batteryVoltage = adcData[0] * 0.00112556008f;
 8002aea:	4b08      	ldr	r3, [pc, #32]	; (8002b0c <updateADC+0x44>)
 8002aec:	881b      	ldrh	r3, [r3, #0]
 8002aee:	ee07 3a90 	vmov	s15, r3
 8002af2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002af6:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8002b10 <updateADC+0x48>
 8002afa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002afe:	4b05      	ldr	r3, [pc, #20]	; (8002b14 <updateADC+0x4c>)
 8002b00:	edc3 7a00 	vstr	s15, [r3]

}
 8002b04:	bf00      	nop
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	20000d68 	.word	0x20000d68
 8002b0c:	2000109c 	.word	0x2000109c
 8002b10:	3a938787 	.word	0x3a938787
 8002b14:	200012e0 	.word	0x200012e0

08002b18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b1c:	ed2d 8b04 	vpush	{d8-d9}
 8002b20:	b0d9      	sub	sp, #356	; 0x164
 8002b22:	af34      	add	r7, sp, #208	; 0xd0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002b24:	f003 facc 	bl	80060c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b28:	f000 fa48 	bl	8002fbc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b2c:	f7fe ff10 	bl	8001950 <MX_GPIO_Init>
  MX_DMA_Init();
 8002b30:	f7fe feee 	bl	8001910 <MX_DMA_Init>
  MX_I2C1_Init();
 8002b34:	f7fe ffb2 	bl	8001a9c <MX_I2C1_Init>
  MX_I2C2_Init();
 8002b38:	f7fe ffde 	bl	8001af8 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8002b3c:	f000 ffa4 	bl	8003a88 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8002b40:	f7fe fe50 	bl	80017e4 <MX_ADC1_Init>
  MX_TIM2_Init();
 8002b44:	f000 fcdc 	bl	8003500 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002b48:	f000 fd32 	bl	80035b0 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002b4c:	f000 fdaa 	bl	80036a4 <MX_TIM4_Init>
  MX_SPI1_Init();
 8002b50:	f000 faa2 	bl	8003098 <MX_SPI1_Init>
  MX_SPI2_Init();
 8002b54:	f000 fad6 	bl	8003104 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8002b58:	f000 ffc0 	bl	8003adc <MX_USART2_UART_Init>
  MX_USB_DEVICE_Init();
 8002b5c:	f00f fcde 	bl	801251c <MX_USB_DEVICE_Init>
  MX_FATFS_Init();
 8002b60:	f00a ffc0 	bl	800dae4 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(50);
 8002b64:	2032      	movs	r0, #50	; 0x32
 8002b66:	f003 fb1d 	bl	80061a4 <HAL_Delay>
  updateADC(); // if battery voltage is too low, prevent boot
 8002b6a:	f7ff ffad 	bl	8002ac8 <updateADC>
  HAL_Delay(50);
 8002b6e:	2032      	movs	r0, #50	; 0x32
 8002b70:	f003 fb18 	bl	80061a4 <HAL_Delay>
  initDisplay();
 8002b74:	f7ff faa8 	bl	80020c8 <initDisplay>
//  if (batteryVoltage < 2.75f) while(1) lowBatteryDisplay();
  welcomeDisplay();
 8002b78:	f7ff fbfc 	bl	8002374 <welcomeDisplay>

  HAL_GPIO_WritePin(GPIOA, BT_RESET_Pin, GPIO_PIN_SET);
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b82:	4817      	ldr	r0, [pc, #92]	; (8002be0 <main+0xc8>)
 8002b84:	f004 fdae 	bl	80076e4 <HAL_GPIO_WritePin>
  HAL_Delay(50);
 8002b88:	2032      	movs	r0, #50	; 0x32
 8002b8a:	f003 fb0b 	bl	80061a4 <HAL_Delay>
  GPS_Init();
 8002b8e:	f7fe fa83 	bl	8001098 <GPS_Init>
  HAL_Delay(50);
 8002b92:	2032      	movs	r0, #50	; 0x32
 8002b94:	f003 fb06 	bl	80061a4 <HAL_Delay>
  initRGBLED();
 8002b98:	f7ff fd68 	bl	800266c <initRGBLED>
  HAL_Delay(50);
 8002b9c:	2032      	movs	r0, #50	; 0x32
 8002b9e:	f003 fb01 	bl	80061a4 <HAL_Delay>
  MX_I2C2_Init(); // reset i2c2 again (needed for it to work!)
 8002ba2:	f7fe ffa9 	bl	8001af8 <MX_I2C2_Init>
  HAL_Delay(50);
 8002ba6:	2032      	movs	r0, #50	; 0x32
 8002ba8:	f003 fafc 	bl	80061a4 <HAL_Delay>
  SPS30_start_measurement();
 8002bac:	f7fe fcce 	bl	800154c <SPS30_start_measurement>
  HAL_Delay(50);
 8002bb0:	2032      	movs	r0, #50	; 0x32
 8002bb2:	f003 faf7 	bl	80061a4 <HAL_Delay>
  SPS30_read_serialnumber();
 8002bb6:	f7fe fd97 	bl	80016e8 <SPS30_read_serialnumber>
  HAL_Delay(50);
 8002bba:	2032      	movs	r0, #50	; 0x32
 8002bbc:	f003 faf2 	bl	80061a4 <HAL_Delay>
  renameBT();
 8002bc0:	f7ff fe06 	bl	80027d0 <renameBT>
  checkBTconn();
 8002bc4:	f7ff fe56 	bl	8002874 <checkBTconn>
  SPS30_clean_fan();
 8002bc8:	f7fe fd76 	bl	80016b8 <SPS30_clean_fan>

  //Mount the file system
  f_mount(&FatFs, "", 1);
 8002bcc:	2201      	movs	r2, #1
 8002bce:	4905      	ldr	r1, [pc, #20]	; (8002be4 <main+0xcc>)
 8002bd0:	4805      	ldr	r0, [pc, #20]	; (8002be8 <main+0xd0>)
 8002bd2:	f00e fea9 	bl	8011928 <f_mount>

  // beta feature: send all SD card data at boot, replaces generateFilename()
  transmitSDcardData();
 8002bd6:	f7ff fead 	bl	8002934 <transmitSDcardData>
//  generateFilename();

  // write header for new file
  writeFileHeader();
 8002bda:	f7ff ff21 	bl	8002a20 <writeFileHeader>
//		}
//		if (readBuf) HAL_UART_Transmit(&huart1, "AT+CONNL", 8, HAL_MAX_DELAY); // for HM11 module
// if lost restart module

	  /* Show boot screen until values first become none-zero */
	  while (SPS30_read_data() != 1) {
 8002bde:	e00d      	b.n	8002bfc <main+0xe4>
 8002be0:	40020000 	.word	0x40020000
 8002be4:	0801890c 	.word	0x0801890c
 8002be8:	200010a0 	.word	0x200010a0
		  setStatLED(100, 0, 50); // SPS error: cyan LED
 8002bec:	2232      	movs	r2, #50	; 0x32
 8002bee:	2100      	movs	r1, #0
 8002bf0:	2064      	movs	r0, #100	; 0x64
 8002bf2:	f7ff fd67 	bl	80026c4 <setStatLED>
		  HAL_Delay(100);
 8002bf6:	2064      	movs	r0, #100	; 0x64
 8002bf8:	f003 fad4 	bl	80061a4 <HAL_Delay>
	  while (SPS30_read_data() != 1) {
 8002bfc:	f7fe fcd2 	bl	80015a4 <SPS30_read_data>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d1f2      	bne.n	8002bec <main+0xd4>
	  }
	  setStatLED(100, 100, 100);
 8002c06:	2264      	movs	r2, #100	; 0x64
 8002c08:	2164      	movs	r1, #100	; 0x64
 8002c0a:	2064      	movs	r0, #100	; 0x64
 8002c0c:	f7ff fd5a 	bl	80026c4 <setStatLED>
	  HAL_Delay(50);
 8002c10:	2032      	movs	r0, #50	; 0x32
 8002c12:	f003 fac7 	bl	80061a4 <HAL_Delay>
	  SHTC3_read_data();
 8002c16:	f7ff fc29 	bl	800246c <SHTC3_read_data>
	  comp_t = compensateT(temp, -4);
 8002c1a:	4bae      	ldr	r3, [pc, #696]	; (8002ed4 <main+0x3bc>)
 8002c1c:	edd3 7a00 	vldr	s15, [r3]
 8002c20:	eef9 0a00 	vmov.f32	s1, #144	; 0xc0800000 -4.0
 8002c24:	eeb0 0a67 	vmov.f32	s0, s15
 8002c28:	f7ff fd0c 	bl	8002644 <compensateT>
 8002c2c:	eef0 7a40 	vmov.f32	s15, s0
 8002c30:	4ba9      	ldr	r3, [pc, #676]	; (8002ed8 <main+0x3c0>)
 8002c32:	edc3 7a00 	vstr	s15, [r3]
	  comp_rh = compensateRH(rh, temp, -4);
 8002c36:	4ba9      	ldr	r3, [pc, #676]	; (8002edc <main+0x3c4>)
 8002c38:	edd3 7a00 	vldr	s15, [r3]
 8002c3c:	4ba5      	ldr	r3, [pc, #660]	; (8002ed4 <main+0x3bc>)
 8002c3e:	ed93 7a00 	vldr	s14, [r3]
 8002c42:	eeb9 1a00 	vmov.f32	s2, #144	; 0xc0800000 -4.0
 8002c46:	eef0 0a47 	vmov.f32	s1, s14
 8002c4a:	eeb0 0a67 	vmov.f32	s0, s15
 8002c4e:	f7ff fc7f 	bl	8002550 <compensateRH>
 8002c52:	eef0 7a40 	vmov.f32	s15, s0
 8002c56:	4ba2      	ldr	r3, [pc, #648]	; (8002ee0 <main+0x3c8>)
 8002c58:	edc3 7a00 	vstr	s15, [r3]
	  updateADC();
 8002c5c:	f7ff ff34 	bl	8002ac8 <updateADC>
	  millis = HAL_GetTick();
 8002c60:	f003 fa94 	bl	800618c <HAL_GetTick>
 8002c64:	4603      	mov	r3, r0
 8002c66:	4a9f      	ldr	r2, [pc, #636]	; (8002ee4 <main+0x3cc>)
 8002c68:	6013      	str	r3, [r2, #0]

	  /* Format output data string */
	  uint8_t length = sprintf(data, "%d,%f,%f,%d," // counter, lat, lon, fix
 8002c6a:	4b9f      	ldr	r3, [pc, #636]	; (8002ee8 <main+0x3d0>)
 8002c6c:	881b      	ldrh	r3, [r3, #0]
 8002c6e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002c72:	4b9e      	ldr	r3, [pc, #632]	; (8002eec <main+0x3d4>)
 8002c74:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8002c78:	ed93 8b00 	vldr	d8, [r3]
 8002c7c:	4b9b      	ldr	r3, [pc, #620]	; (8002eec <main+0x3d4>)
 8002c7e:	f503 6385 	add.w	r3, r3, #1064	; 0x428
 8002c82:	ed93 9b00 	vldr	d9, [r3]
 8002c86:	4b99      	ldr	r3, [pc, #612]	; (8002eec <main+0x3d4>)
 8002c88:	f8d3 1434 	ldr.w	r1, [r3, #1076]	; 0x434
 8002c8c:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
			  "%.1f,%.1f,%d,%d,%06.0f,%d," // speed, alt, sat, date, time, millis
			  "%.2f,%.2f,%.2f,%.2f,%.1f,%.1f," // pm1, pm25, pm4, pm10, t, rh
			  "%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%d,%d,%.2f,%.1f,%.1f,%c%c%c\n", // nc0.5, nc1.0, nc2.5, nc4.0, nc10, psize, tvoc, eco2, vbat
			  counter, GPS.GPGGA.LatitudeDecimal, GPS.GPGGA.LongitudeDecimal, GPS.GPGGA.PositionFixIndicator,
			  GPS.GPGGA.Speed_KMH, GPS.GPGGA.MSL_Altitude, GPS.GPGGA.SatellitesUsed, GPS.GPGGA.YYYYMMDD, GPS.GPGGA.HHMMSS, millis,
 8002c90:	4b96      	ldr	r3, [pc, #600]	; (8002eec <main+0x3d4>)
 8002c92:	f203 4354 	addw	r3, r3, #1108	; 0x454
 8002c96:	681b      	ldr	r3, [r3, #0]
	  uint8_t length = sprintf(data, "%d,%f,%f,%d," // counter, lat, lon, fix
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f7fd fc55 	bl	8000548 <__aeabi_f2d>
 8002c9e:	e9c7 011e 	strd	r0, r1, [r7, #120]	; 0x78
			  GPS.GPGGA.Speed_KMH, GPS.GPGGA.MSL_Altitude, GPS.GPGGA.SatellitesUsed, GPS.GPGGA.YYYYMMDD, GPS.GPGGA.HHMMSS, millis,
 8002ca2:	4b92      	ldr	r3, [pc, #584]	; (8002eec <main+0x3d4>)
 8002ca4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002ca8:	681b      	ldr	r3, [r3, #0]
	  uint8_t length = sprintf(data, "%d,%f,%f,%d," // counter, lat, lon, fix
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7fd fc4c 	bl	8000548 <__aeabi_f2d>
 8002cb0:	e9c7 011c 	strd	r0, r1, [r7, #112]	; 0x70
			  GPS.GPGGA.Speed_KMH, GPS.GPGGA.MSL_Altitude, GPS.GPGGA.SatellitesUsed, GPS.GPGGA.YYYYMMDD, GPS.GPGGA.HHMMSS, millis,
 8002cb4:	4b8d      	ldr	r3, [pc, #564]	; (8002eec <main+0x3d4>)
 8002cb6:	f893 3438 	ldrb.w	r3, [r3, #1080]	; 0x438
	  uint8_t length = sprintf(data, "%d,%f,%f,%d," // counter, lat, lon, fix
 8002cba:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002cbc:	4b8b      	ldr	r3, [pc, #556]	; (8002eec <main+0x3d4>)
 8002cbe:	f8d3 4468 	ldr.w	r4, [r3, #1128]	; 0x468
 8002cc2:	66bc      	str	r4, [r7, #104]	; 0x68
			  GPS.GPGGA.Speed_KMH, GPS.GPGGA.MSL_Altitude, GPS.GPGGA.SatellitesUsed, GPS.GPGGA.YYYYMMDD, GPS.GPGGA.HHMMSS, millis,
 8002cc4:	4b89      	ldr	r3, [pc, #548]	; (8002eec <main+0x3d4>)
 8002cc6:	f503 638c 	add.w	r3, r3, #1120	; 0x460
 8002cca:	681b      	ldr	r3, [r3, #0]
	  uint8_t length = sprintf(data, "%d,%f,%f,%d," // counter, lat, lon, fix
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f7fd fc3b 	bl	8000548 <__aeabi_f2d>
 8002cd2:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
 8002cd6:	4b83      	ldr	r3, [pc, #524]	; (8002ee4 <main+0x3cc>)
 8002cd8:	681d      	ldr	r5, [r3, #0]
 8002cda:	65fd      	str	r5, [r7, #92]	; 0x5c
			  SPS30.spsData[0], SPS30.spsData[1], SPS30.spsData[2], SPS30.spsData[3], temp, rh,
 8002cdc:	4b84      	ldr	r3, [pc, #528]	; (8002ef0 <main+0x3d8>)
 8002cde:	681b      	ldr	r3, [r3, #0]
	  uint8_t length = sprintf(data, "%d,%f,%f,%d," // counter, lat, lon, fix
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7fd fc31 	bl	8000548 <__aeabi_f2d>
 8002ce6:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
			  SPS30.spsData[0], SPS30.spsData[1], SPS30.spsData[2], SPS30.spsData[3], temp, rh,
 8002cea:	4b81      	ldr	r3, [pc, #516]	; (8002ef0 <main+0x3d8>)
 8002cec:	685b      	ldr	r3, [r3, #4]
	  uint8_t length = sprintf(data, "%d,%f,%f,%d," // counter, lat, lon, fix
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f7fd fc2a 	bl	8000548 <__aeabi_f2d>
 8002cf4:	e9c7 0112 	strd	r0, r1, [r7, #72]	; 0x48
			  SPS30.spsData[0], SPS30.spsData[1], SPS30.spsData[2], SPS30.spsData[3], temp, rh,
 8002cf8:	4b7d      	ldr	r3, [pc, #500]	; (8002ef0 <main+0x3d8>)
 8002cfa:	689b      	ldr	r3, [r3, #8]
	  uint8_t length = sprintf(data, "%d,%f,%f,%d," // counter, lat, lon, fix
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7fd fc23 	bl	8000548 <__aeabi_f2d>
 8002d02:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
			  SPS30.spsData[0], SPS30.spsData[1], SPS30.spsData[2], SPS30.spsData[3], temp, rh,
 8002d06:	4b7a      	ldr	r3, [pc, #488]	; (8002ef0 <main+0x3d8>)
 8002d08:	68db      	ldr	r3, [r3, #12]
	  uint8_t length = sprintf(data, "%d,%f,%f,%d," // counter, lat, lon, fix
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f7fd fc1c 	bl	8000548 <__aeabi_f2d>
 8002d10:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
 8002d14:	4b6f      	ldr	r3, [pc, #444]	; (8002ed4 <main+0x3bc>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7fd fc15 	bl	8000548 <__aeabi_f2d>
 8002d1e:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
 8002d22:	4b6e      	ldr	r3, [pc, #440]	; (8002edc <main+0x3c4>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7fd fc0e 	bl	8000548 <__aeabi_f2d>
 8002d2c:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
			  SPS30.spsData[4], SPS30.spsData[5], SPS30.spsData[6], SPS30.spsData[7], SPS30.spsData[8], SPS30.spsData[9],
 8002d30:	4b6f      	ldr	r3, [pc, #444]	; (8002ef0 <main+0x3d8>)
 8002d32:	691b      	ldr	r3, [r3, #16]
	  uint8_t length = sprintf(data, "%d,%f,%f,%d," // counter, lat, lon, fix
 8002d34:	4618      	mov	r0, r3
 8002d36:	f7fd fc07 	bl	8000548 <__aeabi_f2d>
 8002d3a:	e9c7 0108 	strd	r0, r1, [r7, #32]
			  SPS30.spsData[4], SPS30.spsData[5], SPS30.spsData[6], SPS30.spsData[7], SPS30.spsData[8], SPS30.spsData[9],
 8002d3e:	4b6c      	ldr	r3, [pc, #432]	; (8002ef0 <main+0x3d8>)
 8002d40:	695b      	ldr	r3, [r3, #20]
	  uint8_t length = sprintf(data, "%d,%f,%f,%d," // counter, lat, lon, fix
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7fd fc00 	bl	8000548 <__aeabi_f2d>
 8002d48:	e9c7 0106 	strd	r0, r1, [r7, #24]
			  SPS30.spsData[4], SPS30.spsData[5], SPS30.spsData[6], SPS30.spsData[7], SPS30.spsData[8], SPS30.spsData[9],
 8002d4c:	4b68      	ldr	r3, [pc, #416]	; (8002ef0 <main+0x3d8>)
 8002d4e:	699b      	ldr	r3, [r3, #24]
	  uint8_t length = sprintf(data, "%d,%f,%f,%d," // counter, lat, lon, fix
 8002d50:	4618      	mov	r0, r3
 8002d52:	f7fd fbf9 	bl	8000548 <__aeabi_f2d>
 8002d56:	e9c7 0104 	strd	r0, r1, [r7, #16]
			  SPS30.spsData[4], SPS30.spsData[5], SPS30.spsData[6], SPS30.spsData[7], SPS30.spsData[8], SPS30.spsData[9],
 8002d5a:	4b65      	ldr	r3, [pc, #404]	; (8002ef0 <main+0x3d8>)
 8002d5c:	69db      	ldr	r3, [r3, #28]
	  uint8_t length = sprintf(data, "%d,%f,%f,%d," // counter, lat, lon, fix
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f7fd fbf2 	bl	8000548 <__aeabi_f2d>
 8002d64:	e9c7 0102 	strd	r0, r1, [r7, #8]
			  SPS30.spsData[4], SPS30.spsData[5], SPS30.spsData[6], SPS30.spsData[7], SPS30.spsData[8], SPS30.spsData[9],
 8002d68:	4b61      	ldr	r3, [pc, #388]	; (8002ef0 <main+0x3d8>)
 8002d6a:	6a1b      	ldr	r3, [r3, #32]
	  uint8_t length = sprintf(data, "%d,%f,%f,%d," // counter, lat, lon, fix
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f7fd fbeb 	bl	8000548 <__aeabi_f2d>
 8002d72:	e9c7 0100 	strd	r0, r1, [r7]
			  SPS30.spsData[4], SPS30.spsData[5], SPS30.spsData[6], SPS30.spsData[7], SPS30.spsData[8], SPS30.spsData[9],
 8002d76:	4b5e      	ldr	r3, [pc, #376]	; (8002ef0 <main+0x3d8>)
 8002d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	  uint8_t length = sprintf(data, "%d,%f,%f,%d," // counter, lat, lon, fix
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7fd fbe4 	bl	8000548 <__aeabi_f2d>
 8002d80:	4682      	mov	sl, r0
 8002d82:	468b      	mov	fp, r1
 8002d84:	4b5b      	ldr	r3, [pc, #364]	; (8002ef4 <main+0x3dc>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f7fd fbdd 	bl	8000548 <__aeabi_f2d>
 8002d8e:	4680      	mov	r8, r0
 8002d90:	4689      	mov	r9, r1
 8002d92:	4b51      	ldr	r3, [pc, #324]	; (8002ed8 <main+0x3c0>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4618      	mov	r0, r3
 8002d98:	f7fd fbd6 	bl	8000548 <__aeabi_f2d>
 8002d9c:	4604      	mov	r4, r0
 8002d9e:	460d      	mov	r5, r1
 8002da0:	4b4f      	ldr	r3, [pc, #316]	; (8002ee0 <main+0x3c8>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7fd fbcf 	bl	8000548 <__aeabi_f2d>
			  0, 0, batteryVoltage, comp_t, comp_rh, SPS30.serial[13], SPS30.serial[14], SPS30.serial[15]);
 8002daa:	4b51      	ldr	r3, [pc, #324]	; (8002ef0 <main+0x3d8>)
 8002dac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
	  uint8_t length = sprintf(data, "%d,%f,%f,%d," // counter, lat, lon, fix
 8002db0:	461e      	mov	r6, r3
			  0, 0, batteryVoltage, comp_t, comp_rh, SPS30.serial[13], SPS30.serial[14], SPS30.serial[15]);
 8002db2:	4b4f      	ldr	r3, [pc, #316]	; (8002ef0 <main+0x3d8>)
 8002db4:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
	  uint8_t length = sprintf(data, "%d,%f,%f,%d," // counter, lat, lon, fix
 8002db8:	461a      	mov	r2, r3
			  0, 0, batteryVoltage, comp_t, comp_rh, SPS30.serial[13], SPS30.serial[14], SPS30.serial[15]);
 8002dba:	4b4d      	ldr	r3, [pc, #308]	; (8002ef0 <main+0x3d8>)
 8002dbc:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
	  uint8_t length = sprintf(data, "%d,%f,%f,%d," // counter, lat, lon, fix
 8002dc0:	9332      	str	r3, [sp, #200]	; 0xc8
 8002dc2:	9231      	str	r2, [sp, #196]	; 0xc4
 8002dc4:	9630      	str	r6, [sp, #192]	; 0xc0
 8002dc6:	e9cd 012e 	strd	r0, r1, [sp, #184]	; 0xb8
 8002dca:	e9cd 452c 	strd	r4, r5, [sp, #176]	; 0xb0
 8002dce:	e9cd 892a 	strd	r8, r9, [sp, #168]	; 0xa8
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	9329      	str	r3, [sp, #164]	; 0xa4
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	9328      	str	r3, [sp, #160]	; 0xa0
 8002dda:	e9cd ab26 	strd	sl, fp, [sp, #152]	; 0x98
 8002dde:	ed97 7b00 	vldr	d7, [r7]
 8002de2:	ed8d 7b24 	vstr	d7, [sp, #144]	; 0x90
 8002de6:	ed97 7b02 	vldr	d7, [r7, #8]
 8002dea:	ed8d 7b22 	vstr	d7, [sp, #136]	; 0x88
 8002dee:	ed97 7b04 	vldr	d7, [r7, #16]
 8002df2:	ed8d 7b20 	vstr	d7, [sp, #128]	; 0x80
 8002df6:	ed97 7b06 	vldr	d7, [r7, #24]
 8002dfa:	ed8d 7b1e 	vstr	d7, [sp, #120]	; 0x78
 8002dfe:	ed97 7b08 	vldr	d7, [r7, #32]
 8002e02:	ed8d 7b1c 	vstr	d7, [sp, #112]	; 0x70
 8002e06:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8002e0a:	ed8d 7b1a 	vstr	d7, [sp, #104]	; 0x68
 8002e0e:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 8002e12:	ed8d 7b18 	vstr	d7, [sp, #96]	; 0x60
 8002e16:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 8002e1a:	ed8d 7b16 	vstr	d7, [sp, #88]	; 0x58
 8002e1e:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 8002e22:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 8002e26:	ed97 7b12 	vldr	d7, [r7, #72]	; 0x48
 8002e2a:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
 8002e2e:	ed97 7b14 	vldr	d7, [r7, #80]	; 0x50
 8002e32:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8002e36:	6dfd      	ldr	r5, [r7, #92]	; 0x5c
 8002e38:	950e      	str	r5, [sp, #56]	; 0x38
 8002e3a:	ed97 7b18 	vldr	d7, [r7, #96]	; 0x60
 8002e3e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8002e42:	6ebc      	ldr	r4, [r7, #104]	; 0x68
 8002e44:	940b      	str	r4, [sp, #44]	; 0x2c
 8002e46:	6efc      	ldr	r4, [r7, #108]	; 0x6c
 8002e48:	940a      	str	r4, [sp, #40]	; 0x28
 8002e4a:	ed97 7b1c 	vldr	d7, [r7, #112]	; 0x70
 8002e4e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8002e52:	ed97 7b1e 	vldr	d7, [r7, #120]	; 0x78
 8002e56:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002e5a:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8002e5e:	9104      	str	r1, [sp, #16]
 8002e60:	ed8d 9b02 	vstr	d9, [sp, #8]
 8002e64:	ed8d 8b00 	vstr	d8, [sp]
 8002e68:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8002e6c:	4922      	ldr	r1, [pc, #136]	; (8002ef8 <main+0x3e0>)
 8002e6e:	4823      	ldr	r0, [pc, #140]	; (8002efc <main+0x3e4>)
 8002e70:	f010 ff24 	bl	8013cbc <siprintf>
 8002e74:	4603      	mov	r3, r0
 8002e76:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f


	  /* Send data via BT and COM, save to SD */
	  AirLED_on();
 8002e7a:	f7ff fc73 	bl	8002764 <AirLED_on>
	  CDC_Transmit_FS(data, length); // required for COM port
 8002e7e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8002e82:	4619      	mov	r1, r3
 8002e84:	481d      	ldr	r0, [pc, #116]	; (8002efc <main+0x3e4>)
 8002e86:	f00f fc07 	bl	8012698 <CDC_Transmit_FS>
	  HAL_UART_Transmit(&huart1, data, length, HAL_MAX_DELAY);
 8002e8a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8002e8e:	b29a      	uxth	r2, r3
 8002e90:	f04f 33ff 	mov.w	r3, #4294967295
 8002e94:	4919      	ldr	r1, [pc, #100]	; (8002efc <main+0x3e4>)
 8002e96:	481a      	ldr	r0, [pc, #104]	; (8002f00 <main+0x3e8>)
 8002e98:	f008 fb7f 	bl	800b59a <HAL_UART_Transmit>
	  if (saveToSD(&data, length) == -1) noSD = 1;
 8002e9c:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	4816      	ldr	r0, [pc, #88]	; (8002efc <main+0x3e4>)
 8002ea4:	f7ff fd16 	bl	80028d4 <saveToSD>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eae:	d103      	bne.n	8002eb8 <main+0x3a0>
 8002eb0:	4b14      	ldr	r3, [pc, #80]	; (8002f04 <main+0x3ec>)
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	701a      	strb	r2, [r3, #0]
 8002eb6:	e002      	b.n	8002ebe <main+0x3a6>
	  else noSD = 0;
 8002eb8:	4b12      	ldr	r3, [pc, #72]	; (8002f04 <main+0x3ec>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	701a      	strb	r2, [r3, #0]
	  AirLED_off();
 8002ebe:	f7ff fc7d 	bl	80027bc <AirLED_off>

	  /* Update the display */
	  updateDisplay();
 8002ec2:	f7ff f91f 	bl	8002104 <updateDisplay>

	  /* Increase counter and wait */
	  counter++;
 8002ec6:	4b08      	ldr	r3, [pc, #32]	; (8002ee8 <main+0x3d0>)
 8002ec8:	881b      	ldrh	r3, [r3, #0]
 8002eca:	3301      	adds	r3, #1
 8002ecc:	b29a      	uxth	r2, r3
 8002ece:	4b06      	ldr	r3, [pc, #24]	; (8002ee8 <main+0x3d0>)
 8002ed0:	801a      	strh	r2, [r3, #0]
	  while (HAL_GetTick()-millis < 1000) {
 8002ed2:	e01c      	b.n	8002f0e <main+0x3f6>
 8002ed4:	20000e58 	.word	0x20000e58
 8002ed8:	20000e5c 	.word	0x20000e5c
 8002edc:	200013b0 	.word	0x200013b0
 8002ee0:	200012d0 	.word	0x200012d0
 8002ee4:	20000398 	.word	0x20000398
 8002ee8:	20000394 	.word	0x20000394
 8002eec:	200008b0 	.word	0x200008b0
 8002ef0:	20000d20 	.word	0x20000d20
 8002ef4:	200012e0 	.word	0x200012e0
 8002ef8:	08018a10 	.word	0x08018a10
 8002efc:	200012e8 	.word	0x200012e8
 8002f00:	2000159c 	.word	0x2000159c
 8002f04:	20000000 	.word	0x20000000
		  HAL_Delay(10); // does increasing this delay save power?
 8002f08:	200a      	movs	r0, #10
 8002f0a:	f003 f94b 	bl	80061a4 <HAL_Delay>
	  while (HAL_GetTick()-millis < 1000) {
 8002f0e:	f003 f93d 	bl	800618c <HAL_GetTick>
 8002f12:	4602      	mov	r2, r0
 8002f14:	4b24      	ldr	r3, [pc, #144]	; (8002fa8 <main+0x490>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002f1e:	d3f3      	bcc.n	8002f08 <main+0x3f0>
	  }

	  /* Set debug LED */
	  if (rh > 100 || rh < 0) flashStatLED(100, 100, 0); // SHT errors: blue LED
 8002f20:	4b22      	ldr	r3, [pc, #136]	; (8002fac <main+0x494>)
 8002f22:	edd3 7a00 	vldr	s15, [r3]
 8002f26:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8002fb0 <main+0x498>
 8002f2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f32:	dc07      	bgt.n	8002f44 <main+0x42c>
 8002f34:	4b1d      	ldr	r3, [pc, #116]	; (8002fac <main+0x494>)
 8002f36:	edd3 7a00 	vldr	s15, [r3]
 8002f3a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f42:	d504      	bpl.n	8002f4e <main+0x436>
 8002f44:	2200      	movs	r2, #0
 8002f46:	2164      	movs	r1, #100	; 0x64
 8002f48:	2064      	movs	r0, #100	; 0x64
 8002f4a:	f7ff fbd7 	bl	80026fc <flashStatLED>
	  if (noSD == 1) flashStatLED(0, 100, 0); // SD errors: purple LED
 8002f4e:	4b19      	ldr	r3, [pc, #100]	; (8002fb4 <main+0x49c>)
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d104      	bne.n	8002f60 <main+0x448>
 8002f56:	2200      	movs	r2, #0
 8002f58:	2164      	movs	r1, #100	; 0x64
 8002f5a:	2000      	movs	r0, #0
 8002f5c:	f7ff fbce 	bl	80026fc <flashStatLED>
	  if (batteryVoltage < 2.6 || batteryVoltage > 5) flashStatLED(0, 100, 100); // Battery errors: red LED
 8002f60:	4b15      	ldr	r3, [pc, #84]	; (8002fb8 <main+0x4a0>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4618      	mov	r0, r3
 8002f66:	f7fd faef 	bl	8000548 <__aeabi_f2d>
 8002f6a:	a30d      	add	r3, pc, #52	; (adr r3, 8002fa0 <main+0x488>)
 8002f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f70:	f7fd fdb4 	bl	8000adc <__aeabi_dcmplt>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d109      	bne.n	8002f8e <main+0x476>
 8002f7a:	4b0f      	ldr	r3, [pc, #60]	; (8002fb8 <main+0x4a0>)
 8002f7c:	edd3 7a00 	vldr	s15, [r3]
 8002f80:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8002f84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f8c:	dd04      	ble.n	8002f98 <main+0x480>
 8002f8e:	2264      	movs	r2, #100	; 0x64
 8002f90:	2164      	movs	r1, #100	; 0x64
 8002f92:	2000      	movs	r0, #0
 8002f94:	f7ff fbb2 	bl	80026fc <flashStatLED>
  {
 8002f98:	e621      	b.n	8002bde <main+0xc6>
 8002f9a:	bf00      	nop
 8002f9c:	f3af 8000 	nop.w
 8002fa0:	cccccccd 	.word	0xcccccccd
 8002fa4:	4004cccc 	.word	0x4004cccc
 8002fa8:	20000398 	.word	0x20000398
 8002fac:	200013b0 	.word	0x200013b0
 8002fb0:	42c80000 	.word	0x42c80000
 8002fb4:	20000000 	.word	0x20000000
 8002fb8:	200012e0 	.word	0x200012e0

08002fbc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b094      	sub	sp, #80	; 0x50
 8002fc0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002fc2:	f107 0320 	add.w	r3, r7, #32
 8002fc6:	2230      	movs	r2, #48	; 0x30
 8002fc8:	2100      	movs	r1, #0
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f00f ffee 	bl	8012fac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002fd0:	f107 030c 	add.w	r3, r7, #12
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	601a      	str	r2, [r3, #0]
 8002fd8:	605a      	str	r2, [r3, #4]
 8002fda:	609a      	str	r2, [r3, #8]
 8002fdc:	60da      	str	r2, [r3, #12]
 8002fde:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	60bb      	str	r3, [r7, #8]
 8002fe4:	4b27      	ldr	r3, [pc, #156]	; (8003084 <SystemClock_Config+0xc8>)
 8002fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe8:	4a26      	ldr	r2, [pc, #152]	; (8003084 <SystemClock_Config+0xc8>)
 8002fea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fee:	6413      	str	r3, [r2, #64]	; 0x40
 8002ff0:	4b24      	ldr	r3, [pc, #144]	; (8003084 <SystemClock_Config+0xc8>)
 8002ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ff8:	60bb      	str	r3, [r7, #8]
 8002ffa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	607b      	str	r3, [r7, #4]
 8003000:	4b21      	ldr	r3, [pc, #132]	; (8003088 <SystemClock_Config+0xcc>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a20      	ldr	r2, [pc, #128]	; (8003088 <SystemClock_Config+0xcc>)
 8003006:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800300a:	6013      	str	r3, [r2, #0]
 800300c:	4b1e      	ldr	r3, [pc, #120]	; (8003088 <SystemClock_Config+0xcc>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003014:	607b      	str	r3, [r7, #4]
 8003016:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003018:	2301      	movs	r3, #1
 800301a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800301c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003020:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003022:	2302      	movs	r3, #2
 8003024:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003026:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800302a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800302c:	2308      	movs	r3, #8
 800302e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8003030:	2348      	movs	r3, #72	; 0x48
 8003032:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003034:	2302      	movs	r3, #2
 8003036:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8003038:	2303      	movs	r3, #3
 800303a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800303c:	f107 0320 	add.w	r3, r7, #32
 8003040:	4618      	mov	r0, r3
 8003042:	f006 fc81 	bl	8009948 <HAL_RCC_OscConfig>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d001      	beq.n	8003050 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800304c:	f000 f81e 	bl	800308c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003050:	230f      	movs	r3, #15
 8003052:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003054:	2302      	movs	r3, #2
 8003056:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003058:	2300      	movs	r3, #0
 800305a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800305c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003060:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003062:	2300      	movs	r3, #0
 8003064:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003066:	f107 030c 	add.w	r3, r7, #12
 800306a:	2102      	movs	r1, #2
 800306c:	4618      	mov	r0, r3
 800306e:	f006 fee3 	bl	8009e38 <HAL_RCC_ClockConfig>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d001      	beq.n	800307c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8003078:	f000 f808 	bl	800308c <Error_Handler>
  }
}
 800307c:	bf00      	nop
 800307e:	3750      	adds	r7, #80	; 0x50
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}
 8003084:	40023800 	.word	0x40023800
 8003088:	40007000 	.word	0x40007000

0800308c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003090:	b672      	cpsid	i
}
 8003092:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003094:	e7fe      	b.n	8003094 <Error_Handler+0x8>
	...

08003098 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800309c:	4b17      	ldr	r3, [pc, #92]	; (80030fc <MX_SPI1_Init+0x64>)
 800309e:	4a18      	ldr	r2, [pc, #96]	; (8003100 <MX_SPI1_Init+0x68>)
 80030a0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80030a2:	4b16      	ldr	r3, [pc, #88]	; (80030fc <MX_SPI1_Init+0x64>)
 80030a4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80030a8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80030aa:	4b14      	ldr	r3, [pc, #80]	; (80030fc <MX_SPI1_Init+0x64>)
 80030ac:	2200      	movs	r2, #0
 80030ae:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80030b0:	4b12      	ldr	r3, [pc, #72]	; (80030fc <MX_SPI1_Init+0x64>)
 80030b2:	2200      	movs	r2, #0
 80030b4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80030b6:	4b11      	ldr	r3, [pc, #68]	; (80030fc <MX_SPI1_Init+0x64>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80030bc:	4b0f      	ldr	r3, [pc, #60]	; (80030fc <MX_SPI1_Init+0x64>)
 80030be:	2200      	movs	r2, #0
 80030c0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80030c2:	4b0e      	ldr	r3, [pc, #56]	; (80030fc <MX_SPI1_Init+0x64>)
 80030c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030c8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80030ca:	4b0c      	ldr	r3, [pc, #48]	; (80030fc <MX_SPI1_Init+0x64>)
 80030cc:	2230      	movs	r2, #48	; 0x30
 80030ce:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80030d0:	4b0a      	ldr	r3, [pc, #40]	; (80030fc <MX_SPI1_Init+0x64>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80030d6:	4b09      	ldr	r3, [pc, #36]	; (80030fc <MX_SPI1_Init+0x64>)
 80030d8:	2200      	movs	r2, #0
 80030da:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030dc:	4b07      	ldr	r3, [pc, #28]	; (80030fc <MX_SPI1_Init+0x64>)
 80030de:	2200      	movs	r2, #0
 80030e0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80030e2:	4b06      	ldr	r3, [pc, #24]	; (80030fc <MX_SPI1_Init+0x64>)
 80030e4:	220a      	movs	r2, #10
 80030e6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80030e8:	4804      	ldr	r0, [pc, #16]	; (80030fc <MX_SPI1_Init+0x64>)
 80030ea:	f007 f89f 	bl	800a22c <HAL_SPI_Init>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d001      	beq.n	80030f8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80030f4:	f7ff ffca 	bl	800308c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80030f8:	bf00      	nop
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	2000140c 	.word	0x2000140c
 8003100:	40013000 	.word	0x40013000

08003104 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8003108:	4b17      	ldr	r3, [pc, #92]	; (8003168 <MX_SPI2_Init+0x64>)
 800310a:	4a18      	ldr	r2, [pc, #96]	; (800316c <MX_SPI2_Init+0x68>)
 800310c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800310e:	4b16      	ldr	r3, [pc, #88]	; (8003168 <MX_SPI2_Init+0x64>)
 8003110:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003114:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003116:	4b14      	ldr	r3, [pc, #80]	; (8003168 <MX_SPI2_Init+0x64>)
 8003118:	2200      	movs	r2, #0
 800311a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800311c:	4b12      	ldr	r3, [pc, #72]	; (8003168 <MX_SPI2_Init+0x64>)
 800311e:	2200      	movs	r2, #0
 8003120:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003122:	4b11      	ldr	r3, [pc, #68]	; (8003168 <MX_SPI2_Init+0x64>)
 8003124:	2200      	movs	r2, #0
 8003126:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003128:	4b0f      	ldr	r3, [pc, #60]	; (8003168 <MX_SPI2_Init+0x64>)
 800312a:	2200      	movs	r2, #0
 800312c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800312e:	4b0e      	ldr	r3, [pc, #56]	; (8003168 <MX_SPI2_Init+0x64>)
 8003130:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003134:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8003136:	4b0c      	ldr	r3, [pc, #48]	; (8003168 <MX_SPI2_Init+0x64>)
 8003138:	2230      	movs	r2, #48	; 0x30
 800313a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800313c:	4b0a      	ldr	r3, [pc, #40]	; (8003168 <MX_SPI2_Init+0x64>)
 800313e:	2200      	movs	r2, #0
 8003140:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003142:	4b09      	ldr	r3, [pc, #36]	; (8003168 <MX_SPI2_Init+0x64>)
 8003144:	2200      	movs	r2, #0
 8003146:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003148:	4b07      	ldr	r3, [pc, #28]	; (8003168 <MX_SPI2_Init+0x64>)
 800314a:	2200      	movs	r2, #0
 800314c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800314e:	4b06      	ldr	r3, [pc, #24]	; (8003168 <MX_SPI2_Init+0x64>)
 8003150:	220a      	movs	r2, #10
 8003152:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003154:	4804      	ldr	r0, [pc, #16]	; (8003168 <MX_SPI2_Init+0x64>)
 8003156:	f007 f869 	bl	800a22c <HAL_SPI_Init>
 800315a:	4603      	mov	r3, r0
 800315c:	2b00      	cmp	r3, #0
 800315e:	d001      	beq.n	8003164 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003160:	f7ff ff94 	bl	800308c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003164:	bf00      	nop
 8003166:	bd80      	pop	{r7, pc}
 8003168:	200013b4 	.word	0x200013b4
 800316c:	40003800 	.word	0x40003800

08003170 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b08c      	sub	sp, #48	; 0x30
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003178:	f107 031c 	add.w	r3, r7, #28
 800317c:	2200      	movs	r2, #0
 800317e:	601a      	str	r2, [r3, #0]
 8003180:	605a      	str	r2, [r3, #4]
 8003182:	609a      	str	r2, [r3, #8]
 8003184:	60da      	str	r2, [r3, #12]
 8003186:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a32      	ldr	r2, [pc, #200]	; (8003258 <HAL_SPI_MspInit+0xe8>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d12c      	bne.n	80031ec <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003192:	2300      	movs	r3, #0
 8003194:	61bb      	str	r3, [r7, #24]
 8003196:	4b31      	ldr	r3, [pc, #196]	; (800325c <HAL_SPI_MspInit+0xec>)
 8003198:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800319a:	4a30      	ldr	r2, [pc, #192]	; (800325c <HAL_SPI_MspInit+0xec>)
 800319c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80031a0:	6453      	str	r3, [r2, #68]	; 0x44
 80031a2:	4b2e      	ldr	r3, [pc, #184]	; (800325c <HAL_SPI_MspInit+0xec>)
 80031a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031aa:	61bb      	str	r3, [r7, #24]
 80031ac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031ae:	2300      	movs	r3, #0
 80031b0:	617b      	str	r3, [r7, #20]
 80031b2:	4b2a      	ldr	r3, [pc, #168]	; (800325c <HAL_SPI_MspInit+0xec>)
 80031b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b6:	4a29      	ldr	r2, [pc, #164]	; (800325c <HAL_SPI_MspInit+0xec>)
 80031b8:	f043 0302 	orr.w	r3, r3, #2
 80031bc:	6313      	str	r3, [r2, #48]	; 0x30
 80031be:	4b27      	ldr	r3, [pc, #156]	; (800325c <HAL_SPI_MspInit+0xec>)
 80031c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031c2:	f003 0302 	and.w	r3, r3, #2
 80031c6:	617b      	str	r3, [r7, #20]
 80031c8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80031ca:	2338      	movs	r3, #56	; 0x38
 80031cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031ce:	2302      	movs	r3, #2
 80031d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d2:	2300      	movs	r3, #0
 80031d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031d6:	2303      	movs	r3, #3
 80031d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80031da:	2305      	movs	r3, #5
 80031dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031de:	f107 031c 	add.w	r3, r7, #28
 80031e2:	4619      	mov	r1, r3
 80031e4:	481e      	ldr	r0, [pc, #120]	; (8003260 <HAL_SPI_MspInit+0xf0>)
 80031e6:	f004 f8e1 	bl	80073ac <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80031ea:	e031      	b.n	8003250 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI2)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a1c      	ldr	r2, [pc, #112]	; (8003264 <HAL_SPI_MspInit+0xf4>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d12c      	bne.n	8003250 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80031f6:	2300      	movs	r3, #0
 80031f8:	613b      	str	r3, [r7, #16]
 80031fa:	4b18      	ldr	r3, [pc, #96]	; (800325c <HAL_SPI_MspInit+0xec>)
 80031fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fe:	4a17      	ldr	r2, [pc, #92]	; (800325c <HAL_SPI_MspInit+0xec>)
 8003200:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003204:	6413      	str	r3, [r2, #64]	; 0x40
 8003206:	4b15      	ldr	r3, [pc, #84]	; (800325c <HAL_SPI_MspInit+0xec>)
 8003208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800320e:	613b      	str	r3, [r7, #16]
 8003210:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003212:	2300      	movs	r3, #0
 8003214:	60fb      	str	r3, [r7, #12]
 8003216:	4b11      	ldr	r3, [pc, #68]	; (800325c <HAL_SPI_MspInit+0xec>)
 8003218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800321a:	4a10      	ldr	r2, [pc, #64]	; (800325c <HAL_SPI_MspInit+0xec>)
 800321c:	f043 0302 	orr.w	r3, r3, #2
 8003220:	6313      	str	r3, [r2, #48]	; 0x30
 8003222:	4b0e      	ldr	r3, [pc, #56]	; (800325c <HAL_SPI_MspInit+0xec>)
 8003224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003226:	f003 0302 	and.w	r3, r3, #2
 800322a:	60fb      	str	r3, [r7, #12]
 800322c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800322e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003232:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003234:	2302      	movs	r3, #2
 8003236:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003238:	2300      	movs	r3, #0
 800323a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800323c:	2303      	movs	r3, #3
 800323e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003240:	2305      	movs	r3, #5
 8003242:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003244:	f107 031c 	add.w	r3, r7, #28
 8003248:	4619      	mov	r1, r3
 800324a:	4805      	ldr	r0, [pc, #20]	; (8003260 <HAL_SPI_MspInit+0xf0>)
 800324c:	f004 f8ae 	bl	80073ac <HAL_GPIO_Init>
}
 8003250:	bf00      	nop
 8003252:	3730      	adds	r7, #48	; 0x30
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}
 8003258:	40013000 	.word	0x40013000
 800325c:	40023800 	.word	0x40023800
 8003260:	40020400 	.word	0x40020400
 8003264:	40003800 	.word	0x40003800

08003268 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800326e:	2300      	movs	r3, #0
 8003270:	607b      	str	r3, [r7, #4]
 8003272:	4b10      	ldr	r3, [pc, #64]	; (80032b4 <HAL_MspInit+0x4c>)
 8003274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003276:	4a0f      	ldr	r2, [pc, #60]	; (80032b4 <HAL_MspInit+0x4c>)
 8003278:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800327c:	6453      	str	r3, [r2, #68]	; 0x44
 800327e:	4b0d      	ldr	r3, [pc, #52]	; (80032b4 <HAL_MspInit+0x4c>)
 8003280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003282:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003286:	607b      	str	r3, [r7, #4]
 8003288:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800328a:	2300      	movs	r3, #0
 800328c:	603b      	str	r3, [r7, #0]
 800328e:	4b09      	ldr	r3, [pc, #36]	; (80032b4 <HAL_MspInit+0x4c>)
 8003290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003292:	4a08      	ldr	r2, [pc, #32]	; (80032b4 <HAL_MspInit+0x4c>)
 8003294:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003298:	6413      	str	r3, [r2, #64]	; 0x40
 800329a:	4b06      	ldr	r3, [pc, #24]	; (80032b4 <HAL_MspInit+0x4c>)
 800329c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032a2:	603b      	str	r3, [r7, #0]
 80032a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032a6:	bf00      	nop
 80032a8:	370c      	adds	r7, #12
 80032aa:	46bd      	mov	sp, r7
 80032ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop
 80032b4:	40023800 	.word	0x40023800

080032b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80032b8:	b480      	push	{r7}
 80032ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80032bc:	e7fe      	b.n	80032bc <NMI_Handler+0x4>

080032be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80032be:	b480      	push	{r7}
 80032c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80032c2:	e7fe      	b.n	80032c2 <HardFault_Handler+0x4>

080032c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80032c4:	b480      	push	{r7}
 80032c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80032c8:	e7fe      	b.n	80032c8 <MemManage_Handler+0x4>

080032ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80032ca:	b480      	push	{r7}
 80032cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80032ce:	e7fe      	b.n	80032ce <BusFault_Handler+0x4>

080032d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80032d0:	b480      	push	{r7}
 80032d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80032d4:	e7fe      	b.n	80032d4 <UsageFault_Handler+0x4>

080032d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80032d6:	b480      	push	{r7}
 80032d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80032da:	bf00      	nop
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80032e4:	b480      	push	{r7}
 80032e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80032e8:	bf00      	nop
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr

080032f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80032f2:	b480      	push	{r7}
 80032f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80032f6:	bf00      	nop
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr

08003300 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003304:	f002 ff2e 	bl	8006164 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003308:	bf00      	nop
 800330a:	bd80      	pop	{r7, pc}

0800330c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003310:	4802      	ldr	r0, [pc, #8]	; (800331c <USART2_IRQHandler+0x10>)
 8003312:	f008 fa35 	bl	800b780 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003316:	bf00      	nop
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop
 800331c:	200015e0 	.word	0x200015e0

08003320 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003324:	4802      	ldr	r0, [pc, #8]	; (8003330 <DMA2_Stream2_IRQHandler+0x10>)
 8003326:	f003 fdd7 	bl	8006ed8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800332a:	bf00      	nop
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop
 8003330:	2000153c 	.word	0x2000153c

08003334 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003338:	4802      	ldr	r0, [pc, #8]	; (8003344 <OTG_FS_IRQHandler+0x10>)
 800333a:	f005 fad2 	bl	80088e2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800333e:	bf00      	nop
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	20002f68 	.word	0x20002f68

08003348 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0
	return 1;
 800334c:	2301      	movs	r3, #1
}
 800334e:	4618      	mov	r0, r3
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr

08003358 <_kill>:

int _kill(int pid, int sig)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
 8003360:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003362:	f00f fdf9 	bl	8012f58 <__errno>
 8003366:	4603      	mov	r3, r0
 8003368:	2216      	movs	r2, #22
 800336a:	601a      	str	r2, [r3, #0]
	return -1;
 800336c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003370:	4618      	mov	r0, r3
 8003372:	3708      	adds	r7, #8
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}

08003378 <_exit>:

void _exit (int status)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003380:	f04f 31ff 	mov.w	r1, #4294967295
 8003384:	6878      	ldr	r0, [r7, #4]
 8003386:	f7ff ffe7 	bl	8003358 <_kill>
	while (1) {}		/* Make sure we hang here */
 800338a:	e7fe      	b.n	800338a <_exit+0x12>

0800338c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b086      	sub	sp, #24
 8003390:	af00      	add	r7, sp, #0
 8003392:	60f8      	str	r0, [r7, #12]
 8003394:	60b9      	str	r1, [r7, #8]
 8003396:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003398:	2300      	movs	r3, #0
 800339a:	617b      	str	r3, [r7, #20]
 800339c:	e00a      	b.n	80033b4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800339e:	f3af 8000 	nop.w
 80033a2:	4601      	mov	r1, r0
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	1c5a      	adds	r2, r3, #1
 80033a8:	60ba      	str	r2, [r7, #8]
 80033aa:	b2ca      	uxtb	r2, r1
 80033ac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	3301      	adds	r3, #1
 80033b2:	617b      	str	r3, [r7, #20]
 80033b4:	697a      	ldr	r2, [r7, #20]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	dbf0      	blt.n	800339e <_read+0x12>
	}

return len;
 80033bc:	687b      	ldr	r3, [r7, #4]
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3718      	adds	r7, #24
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}

080033c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80033c6:	b580      	push	{r7, lr}
 80033c8:	b086      	sub	sp, #24
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	60f8      	str	r0, [r7, #12]
 80033ce:	60b9      	str	r1, [r7, #8]
 80033d0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033d2:	2300      	movs	r3, #0
 80033d4:	617b      	str	r3, [r7, #20]
 80033d6:	e009      	b.n	80033ec <_write+0x26>
	{
		__io_putchar(*ptr++);
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	1c5a      	adds	r2, r3, #1
 80033dc:	60ba      	str	r2, [r7, #8]
 80033de:	781b      	ldrb	r3, [r3, #0]
 80033e0:	4618      	mov	r0, r3
 80033e2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	3301      	adds	r3, #1
 80033ea:	617b      	str	r3, [r7, #20]
 80033ec:	697a      	ldr	r2, [r7, #20]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	429a      	cmp	r2, r3
 80033f2:	dbf1      	blt.n	80033d8 <_write+0x12>
	}
	return len;
 80033f4:	687b      	ldr	r3, [r7, #4]
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	3718      	adds	r7, #24
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}

080033fe <_close>:

int _close(int file)
{
 80033fe:	b480      	push	{r7}
 8003400:	b083      	sub	sp, #12
 8003402:	af00      	add	r7, sp, #0
 8003404:	6078      	str	r0, [r7, #4]
	return -1;
 8003406:	f04f 33ff 	mov.w	r3, #4294967295
}
 800340a:	4618      	mov	r0, r3
 800340c:	370c      	adds	r7, #12
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr

08003416 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003416:	b480      	push	{r7}
 8003418:	b083      	sub	sp, #12
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]
 800341e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003426:	605a      	str	r2, [r3, #4]
	return 0;
 8003428:	2300      	movs	r3, #0
}
 800342a:	4618      	mov	r0, r3
 800342c:	370c      	adds	r7, #12
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr

08003436 <_isatty>:

int _isatty(int file)
{
 8003436:	b480      	push	{r7}
 8003438:	b083      	sub	sp, #12
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]
	return 1;
 800343e:	2301      	movs	r3, #1
}
 8003440:	4618      	mov	r0, r3
 8003442:	370c      	adds	r7, #12
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr

0800344c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800344c:	b480      	push	{r7}
 800344e:	b085      	sub	sp, #20
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	607a      	str	r2, [r7, #4]
	return 0;
 8003458:	2300      	movs	r3, #0
}
 800345a:	4618      	mov	r0, r3
 800345c:	3714      	adds	r7, #20
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
	...

08003468 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b086      	sub	sp, #24
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003470:	4a14      	ldr	r2, [pc, #80]	; (80034c4 <_sbrk+0x5c>)
 8003472:	4b15      	ldr	r3, [pc, #84]	; (80034c8 <_sbrk+0x60>)
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800347c:	4b13      	ldr	r3, [pc, #76]	; (80034cc <_sbrk+0x64>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d102      	bne.n	800348a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003484:	4b11      	ldr	r3, [pc, #68]	; (80034cc <_sbrk+0x64>)
 8003486:	4a12      	ldr	r2, [pc, #72]	; (80034d0 <_sbrk+0x68>)
 8003488:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800348a:	4b10      	ldr	r3, [pc, #64]	; (80034cc <_sbrk+0x64>)
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4413      	add	r3, r2
 8003492:	693a      	ldr	r2, [r7, #16]
 8003494:	429a      	cmp	r2, r3
 8003496:	d207      	bcs.n	80034a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003498:	f00f fd5e 	bl	8012f58 <__errno>
 800349c:	4603      	mov	r3, r0
 800349e:	220c      	movs	r2, #12
 80034a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80034a2:	f04f 33ff 	mov.w	r3, #4294967295
 80034a6:	e009      	b.n	80034bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80034a8:	4b08      	ldr	r3, [pc, #32]	; (80034cc <_sbrk+0x64>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80034ae:	4b07      	ldr	r3, [pc, #28]	; (80034cc <_sbrk+0x64>)
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	4413      	add	r3, r2
 80034b6:	4a05      	ldr	r2, [pc, #20]	; (80034cc <_sbrk+0x64>)
 80034b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80034ba:	68fb      	ldr	r3, [r7, #12]
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3718      	adds	r7, #24
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	20020000 	.word	0x20020000
 80034c8:	00000400 	.word	0x00000400
 80034cc:	20000424 	.word	0x20000424
 80034d0:	20003380 	.word	0x20003380

080034d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80034d4:	b480      	push	{r7}
 80034d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80034d8:	4b08      	ldr	r3, [pc, #32]	; (80034fc <SystemInit+0x28>)
 80034da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034de:	4a07      	ldr	r2, [pc, #28]	; (80034fc <SystemInit+0x28>)
 80034e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80034e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80034e8:	4b04      	ldr	r3, [pc, #16]	; (80034fc <SystemInit+0x28>)
 80034ea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80034ee:	609a      	str	r2, [r3, #8]
#endif
}
 80034f0:	bf00      	nop
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr
 80034fa:	bf00      	nop
 80034fc:	e000ed00 	.word	0xe000ed00

08003500 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b08a      	sub	sp, #40	; 0x28
 8003504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003506:	f107 0320 	add.w	r3, r7, #32
 800350a:	2200      	movs	r2, #0
 800350c:	601a      	str	r2, [r3, #0]
 800350e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003510:	1d3b      	adds	r3, r7, #4
 8003512:	2200      	movs	r2, #0
 8003514:	601a      	str	r2, [r3, #0]
 8003516:	605a      	str	r2, [r3, #4]
 8003518:	609a      	str	r2, [r3, #8]
 800351a:	60da      	str	r2, [r3, #12]
 800351c:	611a      	str	r2, [r3, #16]
 800351e:	615a      	str	r2, [r3, #20]
 8003520:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003522:	4b22      	ldr	r3, [pc, #136]	; (80035ac <MX_TIM2_Init+0xac>)
 8003524:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003528:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3200-1;
 800352a:	4b20      	ldr	r3, [pc, #128]	; (80035ac <MX_TIM2_Init+0xac>)
 800352c:	f640 427f 	movw	r2, #3199	; 0xc7f
 8003530:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003532:	4b1e      	ldr	r3, [pc, #120]	; (80035ac <MX_TIM2_Init+0xac>)
 8003534:	2200      	movs	r2, #0
 8003536:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8003538:	4b1c      	ldr	r3, [pc, #112]	; (80035ac <MX_TIM2_Init+0xac>)
 800353a:	2263      	movs	r2, #99	; 0x63
 800353c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800353e:	4b1b      	ldr	r3, [pc, #108]	; (80035ac <MX_TIM2_Init+0xac>)
 8003540:	2200      	movs	r2, #0
 8003542:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003544:	4b19      	ldr	r3, [pc, #100]	; (80035ac <MX_TIM2_Init+0xac>)
 8003546:	2200      	movs	r2, #0
 8003548:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800354a:	4818      	ldr	r0, [pc, #96]	; (80035ac <MX_TIM2_Init+0xac>)
 800354c:	f007 f9b3 	bl	800a8b6 <HAL_TIM_PWM_Init>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d001      	beq.n	800355a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8003556:	f7ff fd99 	bl	800308c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800355a:	2300      	movs	r3, #0
 800355c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800355e:	2300      	movs	r3, #0
 8003560:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003562:	f107 0320 	add.w	r3, r7, #32
 8003566:	4619      	mov	r1, r3
 8003568:	4810      	ldr	r0, [pc, #64]	; (80035ac <MX_TIM2_Init+0xac>)
 800356a:	f007 ff4d 	bl	800b408 <HAL_TIMEx_MasterConfigSynchronization>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d001      	beq.n	8003578 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8003574:	f7ff fd8a 	bl	800308c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003578:	2360      	movs	r3, #96	; 0x60
 800357a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800357c:	2300      	movs	r3, #0
 800357e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003580:	2300      	movs	r3, #0
 8003582:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003584:	2300      	movs	r3, #0
 8003586:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003588:	1d3b      	adds	r3, r7, #4
 800358a:	2200      	movs	r2, #0
 800358c:	4619      	mov	r1, r3
 800358e:	4807      	ldr	r0, [pc, #28]	; (80035ac <MX_TIM2_Init+0xac>)
 8003590:	f007 faa8 	bl	800aae4 <HAL_TIM_PWM_ConfigChannel>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d001      	beq.n	800359e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800359a:	f7ff fd77 	bl	800308c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800359e:	4803      	ldr	r0, [pc, #12]	; (80035ac <MX_TIM2_Init+0xac>)
 80035a0:	f000 f94e 	bl	8003840 <HAL_TIM_MspPostInit>

}
 80035a4:	bf00      	nop
 80035a6:	3728      	adds	r7, #40	; 0x28
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}
 80035ac:	200014ac 	.word	0x200014ac

080035b0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b08a      	sub	sp, #40	; 0x28
 80035b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035b6:	f107 0320 	add.w	r3, r7, #32
 80035ba:	2200      	movs	r2, #0
 80035bc:	601a      	str	r2, [r3, #0]
 80035be:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80035c0:	1d3b      	adds	r3, r7, #4
 80035c2:	2200      	movs	r2, #0
 80035c4:	601a      	str	r2, [r3, #0]
 80035c6:	605a      	str	r2, [r3, #4]
 80035c8:	609a      	str	r2, [r3, #8]
 80035ca:	60da      	str	r2, [r3, #12]
 80035cc:	611a      	str	r2, [r3, #16]
 80035ce:	615a      	str	r2, [r3, #20]
 80035d0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80035d2:	4b32      	ldr	r3, [pc, #200]	; (800369c <MX_TIM3_Init+0xec>)
 80035d4:	4a32      	ldr	r2, [pc, #200]	; (80036a0 <MX_TIM3_Init+0xf0>)
 80035d6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 3200-1;
 80035d8:	4b30      	ldr	r3, [pc, #192]	; (800369c <MX_TIM3_Init+0xec>)
 80035da:	f640 427f 	movw	r2, #3199	; 0xc7f
 80035de:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035e0:	4b2e      	ldr	r3, [pc, #184]	; (800369c <MX_TIM3_Init+0xec>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 80035e6:	4b2d      	ldr	r3, [pc, #180]	; (800369c <MX_TIM3_Init+0xec>)
 80035e8:	2263      	movs	r2, #99	; 0x63
 80035ea:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035ec:	4b2b      	ldr	r3, [pc, #172]	; (800369c <MX_TIM3_Init+0xec>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035f2:	4b2a      	ldr	r3, [pc, #168]	; (800369c <MX_TIM3_Init+0xec>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80035f8:	4828      	ldr	r0, [pc, #160]	; (800369c <MX_TIM3_Init+0xec>)
 80035fa:	f007 f95c 	bl	800a8b6 <HAL_TIM_PWM_Init>
 80035fe:	4603      	mov	r3, r0
 8003600:	2b00      	cmp	r3, #0
 8003602:	d001      	beq.n	8003608 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8003604:	f7ff fd42 	bl	800308c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003608:	2300      	movs	r3, #0
 800360a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800360c:	2300      	movs	r3, #0
 800360e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003610:	f107 0320 	add.w	r3, r7, #32
 8003614:	4619      	mov	r1, r3
 8003616:	4821      	ldr	r0, [pc, #132]	; (800369c <MX_TIM3_Init+0xec>)
 8003618:	f007 fef6 	bl	800b408 <HAL_TIMEx_MasterConfigSynchronization>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d001      	beq.n	8003626 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8003622:	f7ff fd33 	bl	800308c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003626:	2360      	movs	r3, #96	; 0x60
 8003628:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800362a:	2300      	movs	r3, #0
 800362c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800362e:	2300      	movs	r3, #0
 8003630:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003632:	2300      	movs	r3, #0
 8003634:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003636:	1d3b      	adds	r3, r7, #4
 8003638:	2200      	movs	r2, #0
 800363a:	4619      	mov	r1, r3
 800363c:	4817      	ldr	r0, [pc, #92]	; (800369c <MX_TIM3_Init+0xec>)
 800363e:	f007 fa51 	bl	800aae4 <HAL_TIM_PWM_ConfigChannel>
 8003642:	4603      	mov	r3, r0
 8003644:	2b00      	cmp	r3, #0
 8003646:	d001      	beq.n	800364c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8003648:	f7ff fd20 	bl	800308c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800364c:	1d3b      	adds	r3, r7, #4
 800364e:	2204      	movs	r2, #4
 8003650:	4619      	mov	r1, r3
 8003652:	4812      	ldr	r0, [pc, #72]	; (800369c <MX_TIM3_Init+0xec>)
 8003654:	f007 fa46 	bl	800aae4 <HAL_TIM_PWM_ConfigChannel>
 8003658:	4603      	mov	r3, r0
 800365a:	2b00      	cmp	r3, #0
 800365c:	d001      	beq.n	8003662 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800365e:	f7ff fd15 	bl	800308c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003662:	1d3b      	adds	r3, r7, #4
 8003664:	2208      	movs	r2, #8
 8003666:	4619      	mov	r1, r3
 8003668:	480c      	ldr	r0, [pc, #48]	; (800369c <MX_TIM3_Init+0xec>)
 800366a:	f007 fa3b 	bl	800aae4 <HAL_TIM_PWM_ConfigChannel>
 800366e:	4603      	mov	r3, r0
 8003670:	2b00      	cmp	r3, #0
 8003672:	d001      	beq.n	8003678 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8003674:	f7ff fd0a 	bl	800308c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003678:	1d3b      	adds	r3, r7, #4
 800367a:	220c      	movs	r2, #12
 800367c:	4619      	mov	r1, r3
 800367e:	4807      	ldr	r0, [pc, #28]	; (800369c <MX_TIM3_Init+0xec>)
 8003680:	f007 fa30 	bl	800aae4 <HAL_TIM_PWM_ConfigChannel>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 800368a:	f7ff fcff 	bl	800308c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800368e:	4803      	ldr	r0, [pc, #12]	; (800369c <MX_TIM3_Init+0xec>)
 8003690:	f000 f8d6 	bl	8003840 <HAL_TIM_MspPostInit>

}
 8003694:	bf00      	nop
 8003696:	3728      	adds	r7, #40	; 0x28
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	200014f4 	.word	0x200014f4
 80036a0:	40000400 	.word	0x40000400

080036a4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b08e      	sub	sp, #56	; 0x38
 80036a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80036aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80036ae:	2200      	movs	r2, #0
 80036b0:	601a      	str	r2, [r3, #0]
 80036b2:	605a      	str	r2, [r3, #4]
 80036b4:	609a      	str	r2, [r3, #8]
 80036b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036b8:	f107 0320 	add.w	r3, r7, #32
 80036bc:	2200      	movs	r2, #0
 80036be:	601a      	str	r2, [r3, #0]
 80036c0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80036c2:	1d3b      	adds	r3, r7, #4
 80036c4:	2200      	movs	r2, #0
 80036c6:	601a      	str	r2, [r3, #0]
 80036c8:	605a      	str	r2, [r3, #4]
 80036ca:	609a      	str	r2, [r3, #8]
 80036cc:	60da      	str	r2, [r3, #12]
 80036ce:	611a      	str	r2, [r3, #16]
 80036d0:	615a      	str	r2, [r3, #20]
 80036d2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80036d4:	4b2c      	ldr	r3, [pc, #176]	; (8003788 <MX_TIM4_Init+0xe4>)
 80036d6:	4a2d      	ldr	r2, [pc, #180]	; (800378c <MX_TIM4_Init+0xe8>)
 80036d8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 32000-1;
 80036da:	4b2b      	ldr	r3, [pc, #172]	; (8003788 <MX_TIM4_Init+0xe4>)
 80036dc:	f647 42ff 	movw	r2, #31999	; 0x7cff
 80036e0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036e2:	4b29      	ldr	r3, [pc, #164]	; (8003788 <MX_TIM4_Init+0xe4>)
 80036e4:	2200      	movs	r2, #0
 80036e6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10-1;
 80036e8:	4b27      	ldr	r3, [pc, #156]	; (8003788 <MX_TIM4_Init+0xe4>)
 80036ea:	2209      	movs	r2, #9
 80036ec:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036ee:	4b26      	ldr	r3, [pc, #152]	; (8003788 <MX_TIM4_Init+0xe4>)
 80036f0:	2200      	movs	r2, #0
 80036f2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036f4:	4b24      	ldr	r3, [pc, #144]	; (8003788 <MX_TIM4_Init+0xe4>)
 80036f6:	2200      	movs	r2, #0
 80036f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80036fa:	4823      	ldr	r0, [pc, #140]	; (8003788 <MX_TIM4_Init+0xe4>)
 80036fc:	f007 f88c 	bl	800a818 <HAL_TIM_Base_Init>
 8003700:	4603      	mov	r3, r0
 8003702:	2b00      	cmp	r3, #0
 8003704:	d001      	beq.n	800370a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8003706:	f7ff fcc1 	bl	800308c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800370a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800370e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003710:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003714:	4619      	mov	r1, r3
 8003716:	481c      	ldr	r0, [pc, #112]	; (8003788 <MX_TIM4_Init+0xe4>)
 8003718:	f007 faa2 	bl	800ac60 <HAL_TIM_ConfigClockSource>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d001      	beq.n	8003726 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8003722:	f7ff fcb3 	bl	800308c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003726:	4818      	ldr	r0, [pc, #96]	; (8003788 <MX_TIM4_Init+0xe4>)
 8003728:	f007 f8c5 	bl	800a8b6 <HAL_TIM_PWM_Init>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d001      	beq.n	8003736 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8003732:	f7ff fcab 	bl	800308c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003736:	2320      	movs	r3, #32
 8003738:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800373a:	2300      	movs	r3, #0
 800373c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800373e:	f107 0320 	add.w	r3, r7, #32
 8003742:	4619      	mov	r1, r3
 8003744:	4810      	ldr	r0, [pc, #64]	; (8003788 <MX_TIM4_Init+0xe4>)
 8003746:	f007 fe5f 	bl	800b408 <HAL_TIMEx_MasterConfigSynchronization>
 800374a:	4603      	mov	r3, r0
 800374c:	2b00      	cmp	r3, #0
 800374e:	d001      	beq.n	8003754 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8003750:	f7ff fc9c 	bl	800308c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003754:	2360      	movs	r3, #96	; 0x60
 8003756:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003758:	2300      	movs	r3, #0
 800375a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800375c:	2300      	movs	r3, #0
 800375e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003760:	2300      	movs	r3, #0
 8003762:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003764:	1d3b      	adds	r3, r7, #4
 8003766:	2208      	movs	r2, #8
 8003768:	4619      	mov	r1, r3
 800376a:	4807      	ldr	r0, [pc, #28]	; (8003788 <MX_TIM4_Init+0xe4>)
 800376c:	f007 f9ba 	bl	800aae4 <HAL_TIM_PWM_ConfigChannel>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d001      	beq.n	800377a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8003776:	f7ff fc89 	bl	800308c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800377a:	4803      	ldr	r0, [pc, #12]	; (8003788 <MX_TIM4_Init+0xe4>)
 800377c:	f000 f860 	bl	8003840 <HAL_TIM_MspPostInit>

}
 8003780:	bf00      	nop
 8003782:	3738      	adds	r7, #56	; 0x38
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}
 8003788:	20001464 	.word	0x20001464
 800378c:	40000800 	.word	0x40000800

08003790 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003790:	b480      	push	{r7}
 8003792:	b085      	sub	sp, #20
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037a0:	d10e      	bne.n	80037c0 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80037a2:	2300      	movs	r3, #0
 80037a4:	60fb      	str	r3, [r7, #12]
 80037a6:	4b13      	ldr	r3, [pc, #76]	; (80037f4 <HAL_TIM_PWM_MspInit+0x64>)
 80037a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037aa:	4a12      	ldr	r2, [pc, #72]	; (80037f4 <HAL_TIM_PWM_MspInit+0x64>)
 80037ac:	f043 0301 	orr.w	r3, r3, #1
 80037b0:	6413      	str	r3, [r2, #64]	; 0x40
 80037b2:	4b10      	ldr	r3, [pc, #64]	; (80037f4 <HAL_TIM_PWM_MspInit+0x64>)
 80037b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b6:	f003 0301 	and.w	r3, r3, #1
 80037ba:	60fb      	str	r3, [r7, #12]
 80037bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80037be:	e012      	b.n	80037e6 <HAL_TIM_PWM_MspInit+0x56>
  else if(tim_pwmHandle->Instance==TIM3)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a0c      	ldr	r2, [pc, #48]	; (80037f8 <HAL_TIM_PWM_MspInit+0x68>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d10d      	bne.n	80037e6 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80037ca:	2300      	movs	r3, #0
 80037cc:	60bb      	str	r3, [r7, #8]
 80037ce:	4b09      	ldr	r3, [pc, #36]	; (80037f4 <HAL_TIM_PWM_MspInit+0x64>)
 80037d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d2:	4a08      	ldr	r2, [pc, #32]	; (80037f4 <HAL_TIM_PWM_MspInit+0x64>)
 80037d4:	f043 0302 	orr.w	r3, r3, #2
 80037d8:	6413      	str	r3, [r2, #64]	; 0x40
 80037da:	4b06      	ldr	r3, [pc, #24]	; (80037f4 <HAL_TIM_PWM_MspInit+0x64>)
 80037dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037de:	f003 0302 	and.w	r3, r3, #2
 80037e2:	60bb      	str	r3, [r7, #8]
 80037e4:	68bb      	ldr	r3, [r7, #8]
}
 80037e6:	bf00      	nop
 80037e8:	3714      	adds	r7, #20
 80037ea:	46bd      	mov	sp, r7
 80037ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f0:	4770      	bx	lr
 80037f2:	bf00      	nop
 80037f4:	40023800 	.word	0x40023800
 80037f8:	40000400 	.word	0x40000400

080037fc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b085      	sub	sp, #20
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a0b      	ldr	r2, [pc, #44]	; (8003838 <HAL_TIM_Base_MspInit+0x3c>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d10d      	bne.n	800382a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800380e:	2300      	movs	r3, #0
 8003810:	60fb      	str	r3, [r7, #12]
 8003812:	4b0a      	ldr	r3, [pc, #40]	; (800383c <HAL_TIM_Base_MspInit+0x40>)
 8003814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003816:	4a09      	ldr	r2, [pc, #36]	; (800383c <HAL_TIM_Base_MspInit+0x40>)
 8003818:	f043 0304 	orr.w	r3, r3, #4
 800381c:	6413      	str	r3, [r2, #64]	; 0x40
 800381e:	4b07      	ldr	r3, [pc, #28]	; (800383c <HAL_TIM_Base_MspInit+0x40>)
 8003820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003822:	f003 0304 	and.w	r3, r3, #4
 8003826:	60fb      	str	r3, [r7, #12]
 8003828:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800382a:	bf00      	nop
 800382c:	3714      	adds	r7, #20
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr
 8003836:	bf00      	nop
 8003838:	40000800 	.word	0x40000800
 800383c:	40023800 	.word	0x40023800

08003840 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b08c      	sub	sp, #48	; 0x30
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003848:	f107 031c 	add.w	r3, r7, #28
 800384c:	2200      	movs	r2, #0
 800384e:	601a      	str	r2, [r3, #0]
 8003850:	605a      	str	r2, [r3, #4]
 8003852:	609a      	str	r2, [r3, #8]
 8003854:	60da      	str	r2, [r3, #12]
 8003856:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003860:	d11e      	bne.n	80038a0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003862:	2300      	movs	r3, #0
 8003864:	61bb      	str	r3, [r7, #24]
 8003866:	4b43      	ldr	r3, [pc, #268]	; (8003974 <HAL_TIM_MspPostInit+0x134>)
 8003868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800386a:	4a42      	ldr	r2, [pc, #264]	; (8003974 <HAL_TIM_MspPostInit+0x134>)
 800386c:	f043 0301 	orr.w	r3, r3, #1
 8003870:	6313      	str	r3, [r2, #48]	; 0x30
 8003872:	4b40      	ldr	r3, [pc, #256]	; (8003974 <HAL_TIM_MspPostInit+0x134>)
 8003874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003876:	f003 0301 	and.w	r3, r3, #1
 800387a:	61bb      	str	r3, [r7, #24]
 800387c:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800387e:	2320      	movs	r3, #32
 8003880:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003882:	2302      	movs	r3, #2
 8003884:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003886:	2300      	movs	r3, #0
 8003888:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800388a:	2300      	movs	r3, #0
 800388c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800388e:	2301      	movs	r3, #1
 8003890:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003892:	f107 031c 	add.w	r3, r7, #28
 8003896:	4619      	mov	r1, r3
 8003898:	4837      	ldr	r0, [pc, #220]	; (8003978 <HAL_TIM_MspPostInit+0x138>)
 800389a:	f003 fd87 	bl	80073ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800389e:	e065      	b.n	800396c <HAL_TIM_MspPostInit+0x12c>
  else if(timHandle->Instance==TIM3)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a35      	ldr	r2, [pc, #212]	; (800397c <HAL_TIM_MspPostInit+0x13c>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d13c      	bne.n	8003924 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038aa:	2300      	movs	r3, #0
 80038ac:	617b      	str	r3, [r7, #20]
 80038ae:	4b31      	ldr	r3, [pc, #196]	; (8003974 <HAL_TIM_MspPostInit+0x134>)
 80038b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038b2:	4a30      	ldr	r2, [pc, #192]	; (8003974 <HAL_TIM_MspPostInit+0x134>)
 80038b4:	f043 0301 	orr.w	r3, r3, #1
 80038b8:	6313      	str	r3, [r2, #48]	; 0x30
 80038ba:	4b2e      	ldr	r3, [pc, #184]	; (8003974 <HAL_TIM_MspPostInit+0x134>)
 80038bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038be:	f003 0301 	and.w	r3, r3, #1
 80038c2:	617b      	str	r3, [r7, #20]
 80038c4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038c6:	2300      	movs	r3, #0
 80038c8:	613b      	str	r3, [r7, #16]
 80038ca:	4b2a      	ldr	r3, [pc, #168]	; (8003974 <HAL_TIM_MspPostInit+0x134>)
 80038cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ce:	4a29      	ldr	r2, [pc, #164]	; (8003974 <HAL_TIM_MspPostInit+0x134>)
 80038d0:	f043 0302 	orr.w	r3, r3, #2
 80038d4:	6313      	str	r3, [r2, #48]	; 0x30
 80038d6:	4b27      	ldr	r3, [pc, #156]	; (8003974 <HAL_TIM_MspPostInit+0x134>)
 80038d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038da:	f003 0302 	and.w	r3, r3, #2
 80038de:	613b      	str	r3, [r7, #16]
 80038e0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80038e2:	23c0      	movs	r3, #192	; 0xc0
 80038e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038e6:	2302      	movs	r3, #2
 80038e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ea:	2300      	movs	r3, #0
 80038ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038ee:	2300      	movs	r3, #0
 80038f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80038f2:	2302      	movs	r3, #2
 80038f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038f6:	f107 031c 	add.w	r3, r7, #28
 80038fa:	4619      	mov	r1, r3
 80038fc:	481e      	ldr	r0, [pc, #120]	; (8003978 <HAL_TIM_MspPostInit+0x138>)
 80038fe:	f003 fd55 	bl	80073ac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003902:	2303      	movs	r3, #3
 8003904:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003906:	2302      	movs	r3, #2
 8003908:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800390a:	2300      	movs	r3, #0
 800390c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800390e:	2300      	movs	r3, #0
 8003910:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003912:	2302      	movs	r3, #2
 8003914:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003916:	f107 031c 	add.w	r3, r7, #28
 800391a:	4619      	mov	r1, r3
 800391c:	4818      	ldr	r0, [pc, #96]	; (8003980 <HAL_TIM_MspPostInit+0x140>)
 800391e:	f003 fd45 	bl	80073ac <HAL_GPIO_Init>
}
 8003922:	e023      	b.n	800396c <HAL_TIM_MspPostInit+0x12c>
  else if(timHandle->Instance==TIM4)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a16      	ldr	r2, [pc, #88]	; (8003984 <HAL_TIM_MspPostInit+0x144>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d11e      	bne.n	800396c <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800392e:	2300      	movs	r3, #0
 8003930:	60fb      	str	r3, [r7, #12]
 8003932:	4b10      	ldr	r3, [pc, #64]	; (8003974 <HAL_TIM_MspPostInit+0x134>)
 8003934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003936:	4a0f      	ldr	r2, [pc, #60]	; (8003974 <HAL_TIM_MspPostInit+0x134>)
 8003938:	f043 0302 	orr.w	r3, r3, #2
 800393c:	6313      	str	r3, [r2, #48]	; 0x30
 800393e:	4b0d      	ldr	r3, [pc, #52]	; (8003974 <HAL_TIM_MspPostInit+0x134>)
 8003940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003942:	f003 0302 	and.w	r3, r3, #2
 8003946:	60fb      	str	r3, [r7, #12]
 8003948:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800394a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800394e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003950:	2302      	movs	r3, #2
 8003952:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003954:	2300      	movs	r3, #0
 8003956:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003958:	2300      	movs	r3, #0
 800395a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800395c:	2302      	movs	r3, #2
 800395e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003960:	f107 031c 	add.w	r3, r7, #28
 8003964:	4619      	mov	r1, r3
 8003966:	4806      	ldr	r0, [pc, #24]	; (8003980 <HAL_TIM_MspPostInit+0x140>)
 8003968:	f003 fd20 	bl	80073ac <HAL_GPIO_Init>
}
 800396c:	bf00      	nop
 800396e:	3730      	adds	r7, #48	; 0x30
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}
 8003974:	40023800 	.word	0x40023800
 8003978:	40020000 	.word	0x40020000
 800397c:	40000400 	.word	0x40000400
 8003980:	40020400 	.word	0x40020400
 8003984:	40000800 	.word	0x40000800

08003988 <u8x8_stm32_gpio_and_delay>:
#define TX_TIMEOUT		100

extern I2C_HandleTypeDef hi2c2;

uint8_t u8x8_stm32_gpio_and_delay(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b084      	sub	sp, #16
 800398c:	af00      	add	r7, sp, #0
 800398e:	60f8      	str	r0, [r7, #12]
 8003990:	607b      	str	r3, [r7, #4]
 8003992:	460b      	mov	r3, r1
 8003994:	72fb      	strb	r3, [r7, #11]
 8003996:	4613      	mov	r3, r2
 8003998:	72bb      	strb	r3, [r7, #10]
	/* STM32 supports HW SPI, Remove unused cases like U8X8_MSG_DELAY_XXX & U8X8_MSG_GPIO_XXX */
	switch(msg)
 800399a:	7afb      	ldrb	r3, [r7, #11]
 800399c:	2b28      	cmp	r3, #40	; 0x28
 800399e:	d006      	beq.n	80039ae <u8x8_stm32_gpio_and_delay+0x26>
 80039a0:	2b29      	cmp	r3, #41	; 0x29
 80039a2:	d105      	bne.n	80039b0 <u8x8_stm32_gpio_and_delay+0x28>
	case U8X8_MSG_GPIO_AND_DELAY_INIT:
		/* Insert codes for initialization */
		break;
	case U8X8_MSG_DELAY_MILLI:
		/* ms Delay */
		HAL_Delay(arg_int);
 80039a4:	7abb      	ldrb	r3, [r7, #10]
 80039a6:	4618      	mov	r0, r3
 80039a8:	f002 fbfc 	bl	80061a4 <HAL_Delay>
		break;
 80039ac:	e000      	b.n	80039b0 <u8x8_stm32_gpio_and_delay+0x28>
		break;
 80039ae:	bf00      	nop
	}
	return 1;
 80039b0:	2301      	movs	r3, #1
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3710      	adds	r7, #16
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
	...

080039bc <u8x8_byte_stm32_hw_i2c>:


uint8_t u8x8_byte_stm32_hw_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b088      	sub	sp, #32
 80039c0:	af02      	add	r7, sp, #8
 80039c2:	60f8      	str	r0, [r7, #12]
 80039c4:	607b      	str	r3, [r7, #4]
 80039c6:	460b      	mov	r3, r1
 80039c8:	72fb      	strb	r3, [r7, #11]
 80039ca:	4613      	mov	r3, r2
 80039cc:	72bb      	strb	r3, [r7, #10]
	/* u8g2/u8x8 will never send more than 32 bytes between START_TRANSFER and END_TRANSFER */
	static uint8_t buffer[32];
	static uint8_t buf_idx;
	uint8_t *data;

	switch(msg)
 80039ce:	7afb      	ldrb	r3, [r7, #11]
 80039d0:	3b14      	subs	r3, #20
 80039d2:	2b0c      	cmp	r3, #12
 80039d4:	d847      	bhi.n	8003a66 <u8x8_byte_stm32_hw_i2c+0xaa>
 80039d6:	a201      	add	r2, pc, #4	; (adr r2, 80039dc <u8x8_byte_stm32_hw_i2c+0x20>)
 80039d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039dc:	08003a6b 	.word	0x08003a6b
 80039e0:	08003a67 	.word	0x08003a67
 80039e4:	08003a67 	.word	0x08003a67
 80039e8:	08003a11 	.word	0x08003a11
 80039ec:	08003a41 	.word	0x08003a41
 80039f0:	08003a49 	.word	0x08003a49
 80039f4:	08003a67 	.word	0x08003a67
 80039f8:	08003a67 	.word	0x08003a67
 80039fc:	08003a67 	.word	0x08003a67
 8003a00:	08003a67 	.word	0x08003a67
 8003a04:	08003a67 	.word	0x08003a67
 8003a08:	08003a67 	.word	0x08003a67
 8003a0c:	08003a6b 	.word	0x08003a6b
	{
	case U8X8_MSG_BYTE_SEND:
		data = (uint8_t *)arg_ptr;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	617b      	str	r3, [r7, #20]
		while( arg_int > 0 )
 8003a14:	e010      	b.n	8003a38 <u8x8_byte_stm32_hw_i2c+0x7c>
		{
			buffer[buf_idx++] = *data;
 8003a16:	4b19      	ldr	r3, [pc, #100]	; (8003a7c <u8x8_byte_stm32_hw_i2c+0xc0>)
 8003a18:	781b      	ldrb	r3, [r3, #0]
 8003a1a:	1c5a      	adds	r2, r3, #1
 8003a1c:	b2d1      	uxtb	r1, r2
 8003a1e:	4a17      	ldr	r2, [pc, #92]	; (8003a7c <u8x8_byte_stm32_hw_i2c+0xc0>)
 8003a20:	7011      	strb	r1, [r2, #0]
 8003a22:	461a      	mov	r2, r3
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	7819      	ldrb	r1, [r3, #0]
 8003a28:	4b15      	ldr	r3, [pc, #84]	; (8003a80 <u8x8_byte_stm32_hw_i2c+0xc4>)
 8003a2a:	5499      	strb	r1, [r3, r2]
			data++;
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	3301      	adds	r3, #1
 8003a30:	617b      	str	r3, [r7, #20]
			arg_int--;
 8003a32:	7abb      	ldrb	r3, [r7, #10]
 8003a34:	3b01      	subs	r3, #1
 8003a36:	72bb      	strb	r3, [r7, #10]
		while( arg_int > 0 )
 8003a38:	7abb      	ldrb	r3, [r7, #10]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d1eb      	bne.n	8003a16 <u8x8_byte_stm32_hw_i2c+0x5a>
		}
		break;
 8003a3e:	e017      	b.n	8003a70 <u8x8_byte_stm32_hw_i2c+0xb4>
		/* add your custom code to init i2c subsystem */
		break;
	case U8X8_MSG_BYTE_SET_DC:
		break;
	case U8X8_MSG_BYTE_START_TRANSFER:
		buf_idx = 0;
 8003a40:	4b0e      	ldr	r3, [pc, #56]	; (8003a7c <u8x8_byte_stm32_hw_i2c+0xc0>)
 8003a42:	2200      	movs	r2, #0
 8003a44:	701a      	strb	r2, [r3, #0]
		break;
 8003a46:	e013      	b.n	8003a70 <u8x8_byte_stm32_hw_i2c+0xb4>
	case U8X8_MSG_BYTE_END_TRANSFER:
		if(HAL_I2C_Master_Transmit(&hi2c2, (DEVICE_ADDRESS << 1), buffer, buf_idx, TX_TIMEOUT) != HAL_OK) return 0;
 8003a48:	4b0c      	ldr	r3, [pc, #48]	; (8003a7c <u8x8_byte_stm32_hw_i2c+0xc0>)
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	2264      	movs	r2, #100	; 0x64
 8003a50:	9200      	str	r2, [sp, #0]
 8003a52:	4a0b      	ldr	r2, [pc, #44]	; (8003a80 <u8x8_byte_stm32_hw_i2c+0xc4>)
 8003a54:	2178      	movs	r1, #120	; 0x78
 8003a56:	480b      	ldr	r0, [pc, #44]	; (8003a84 <u8x8_byte_stm32_hw_i2c+0xc8>)
 8003a58:	f003 ffa2 	bl	80079a0 <HAL_I2C_Master_Transmit>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d005      	beq.n	8003a6e <u8x8_byte_stm32_hw_i2c+0xb2>
 8003a62:	2300      	movs	r3, #0
 8003a64:	e005      	b.n	8003a72 <u8x8_byte_stm32_hw_i2c+0xb6>
		break;
	default:
		return 0;
 8003a66:	2300      	movs	r3, #0
 8003a68:	e003      	b.n	8003a72 <u8x8_byte_stm32_hw_i2c+0xb6>
		break;
 8003a6a:	bf00      	nop
 8003a6c:	e000      	b.n	8003a70 <u8x8_byte_stm32_hw_i2c+0xb4>
		break;
 8003a6e:	bf00      	nop
	}
	return 1;
 8003a70:	2301      	movs	r3, #1
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3718      	adds	r7, #24
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	bf00      	nop
 8003a7c:	20000428 	.word	0x20000428
 8003a80:	2000042c 	.word	0x2000042c
 8003a84:	20000db0 	.word	0x20000db0

08003a88 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003a8c:	4b11      	ldr	r3, [pc, #68]	; (8003ad4 <MX_USART1_UART_Init+0x4c>)
 8003a8e:	4a12      	ldr	r2, [pc, #72]	; (8003ad8 <MX_USART1_UART_Init+0x50>)
 8003a90:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003a92:	4b10      	ldr	r3, [pc, #64]	; (8003ad4 <MX_USART1_UART_Init+0x4c>)
 8003a94:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003a98:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003a9a:	4b0e      	ldr	r3, [pc, #56]	; (8003ad4 <MX_USART1_UART_Init+0x4c>)
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003aa0:	4b0c      	ldr	r3, [pc, #48]	; (8003ad4 <MX_USART1_UART_Init+0x4c>)
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003aa6:	4b0b      	ldr	r3, [pc, #44]	; (8003ad4 <MX_USART1_UART_Init+0x4c>)
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003aac:	4b09      	ldr	r3, [pc, #36]	; (8003ad4 <MX_USART1_UART_Init+0x4c>)
 8003aae:	220c      	movs	r2, #12
 8003ab0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ab2:	4b08      	ldr	r3, [pc, #32]	; (8003ad4 <MX_USART1_UART_Init+0x4c>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ab8:	4b06      	ldr	r3, [pc, #24]	; (8003ad4 <MX_USART1_UART_Init+0x4c>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003abe:	4805      	ldr	r0, [pc, #20]	; (8003ad4 <MX_USART1_UART_Init+0x4c>)
 8003ac0:	f007 fd1e 	bl	800b500 <HAL_UART_Init>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d001      	beq.n	8003ace <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003aca:	f7ff fadf 	bl	800308c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003ace:	bf00      	nop
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	2000159c 	.word	0x2000159c
 8003ad8:	40011000 	.word	0x40011000

08003adc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003ae0:	4b11      	ldr	r3, [pc, #68]	; (8003b28 <MX_USART2_UART_Init+0x4c>)
 8003ae2:	4a12      	ldr	r2, [pc, #72]	; (8003b2c <MX_USART2_UART_Init+0x50>)
 8003ae4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8003ae6:	4b10      	ldr	r3, [pc, #64]	; (8003b28 <MX_USART2_UART_Init+0x4c>)
 8003ae8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003aec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003aee:	4b0e      	ldr	r3, [pc, #56]	; (8003b28 <MX_USART2_UART_Init+0x4c>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003af4:	4b0c      	ldr	r3, [pc, #48]	; (8003b28 <MX_USART2_UART_Init+0x4c>)
 8003af6:	2200      	movs	r2, #0
 8003af8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003afa:	4b0b      	ldr	r3, [pc, #44]	; (8003b28 <MX_USART2_UART_Init+0x4c>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003b00:	4b09      	ldr	r3, [pc, #36]	; (8003b28 <MX_USART2_UART_Init+0x4c>)
 8003b02:	220c      	movs	r2, #12
 8003b04:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b06:	4b08      	ldr	r3, [pc, #32]	; (8003b28 <MX_USART2_UART_Init+0x4c>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b0c:	4b06      	ldr	r3, [pc, #24]	; (8003b28 <MX_USART2_UART_Init+0x4c>)
 8003b0e:	2200      	movs	r2, #0
 8003b10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003b12:	4805      	ldr	r0, [pc, #20]	; (8003b28 <MX_USART2_UART_Init+0x4c>)
 8003b14:	f007 fcf4 	bl	800b500 <HAL_UART_Init>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d001      	beq.n	8003b22 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003b1e:	f7ff fab5 	bl	800308c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003b22:	bf00      	nop
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	200015e0 	.word	0x200015e0
 8003b2c:	40004400 	.word	0x40004400

08003b30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b08c      	sub	sp, #48	; 0x30
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b38:	f107 031c 	add.w	r3, r7, #28
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	601a      	str	r2, [r3, #0]
 8003b40:	605a      	str	r2, [r3, #4]
 8003b42:	609a      	str	r2, [r3, #8]
 8003b44:	60da      	str	r2, [r3, #12]
 8003b46:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a4d      	ldr	r2, [pc, #308]	; (8003c84 <HAL_UART_MspInit+0x154>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d15b      	bne.n	8003c0a <HAL_UART_MspInit+0xda>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003b52:	2300      	movs	r3, #0
 8003b54:	61bb      	str	r3, [r7, #24]
 8003b56:	4b4c      	ldr	r3, [pc, #304]	; (8003c88 <HAL_UART_MspInit+0x158>)
 8003b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b5a:	4a4b      	ldr	r2, [pc, #300]	; (8003c88 <HAL_UART_MspInit+0x158>)
 8003b5c:	f043 0310 	orr.w	r3, r3, #16
 8003b60:	6453      	str	r3, [r2, #68]	; 0x44
 8003b62:	4b49      	ldr	r3, [pc, #292]	; (8003c88 <HAL_UART_MspInit+0x158>)
 8003b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b66:	f003 0310 	and.w	r3, r3, #16
 8003b6a:	61bb      	str	r3, [r7, #24]
 8003b6c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b6e:	2300      	movs	r3, #0
 8003b70:	617b      	str	r3, [r7, #20]
 8003b72:	4b45      	ldr	r3, [pc, #276]	; (8003c88 <HAL_UART_MspInit+0x158>)
 8003b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b76:	4a44      	ldr	r2, [pc, #272]	; (8003c88 <HAL_UART_MspInit+0x158>)
 8003b78:	f043 0301 	orr.w	r3, r3, #1
 8003b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003b7e:	4b42      	ldr	r3, [pc, #264]	; (8003c88 <HAL_UART_MspInit+0x158>)
 8003b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b82:	f003 0301 	and.w	r3, r3, #1
 8003b86:	617b      	str	r3, [r7, #20]
 8003b88:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003b8a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003b8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b90:	2302      	movs	r3, #2
 8003b92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b94:	2300      	movs	r3, #0
 8003b96:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003b9c:	2307      	movs	r3, #7
 8003b9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ba0:	f107 031c 	add.w	r3, r7, #28
 8003ba4:	4619      	mov	r1, r3
 8003ba6:	4839      	ldr	r0, [pc, #228]	; (8003c8c <HAL_UART_MspInit+0x15c>)
 8003ba8:	f003 fc00 	bl	80073ac <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8003bac:	4b38      	ldr	r3, [pc, #224]	; (8003c90 <HAL_UART_MspInit+0x160>)
 8003bae:	4a39      	ldr	r2, [pc, #228]	; (8003c94 <HAL_UART_MspInit+0x164>)
 8003bb0:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003bb2:	4b37      	ldr	r3, [pc, #220]	; (8003c90 <HAL_UART_MspInit+0x160>)
 8003bb4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003bb8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003bba:	4b35      	ldr	r3, [pc, #212]	; (8003c90 <HAL_UART_MspInit+0x160>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003bc0:	4b33      	ldr	r3, [pc, #204]	; (8003c90 <HAL_UART_MspInit+0x160>)
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003bc6:	4b32      	ldr	r3, [pc, #200]	; (8003c90 <HAL_UART_MspInit+0x160>)
 8003bc8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003bcc:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003bce:	4b30      	ldr	r3, [pc, #192]	; (8003c90 <HAL_UART_MspInit+0x160>)
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003bd4:	4b2e      	ldr	r3, [pc, #184]	; (8003c90 <HAL_UART_MspInit+0x160>)
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003bda:	4b2d      	ldr	r3, [pc, #180]	; (8003c90 <HAL_UART_MspInit+0x160>)
 8003bdc:	2200      	movs	r2, #0
 8003bde:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003be0:	4b2b      	ldr	r3, [pc, #172]	; (8003c90 <HAL_UART_MspInit+0x160>)
 8003be2:	2200      	movs	r2, #0
 8003be4:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003be6:	4b2a      	ldr	r3, [pc, #168]	; (8003c90 <HAL_UART_MspInit+0x160>)
 8003be8:	2200      	movs	r2, #0
 8003bea:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003bec:	4828      	ldr	r0, [pc, #160]	; (8003c90 <HAL_UART_MspInit+0x160>)
 8003bee:	f002 ffdb 	bl	8006ba8 <HAL_DMA_Init>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d001      	beq.n	8003bfc <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8003bf8:	f7ff fa48 	bl	800308c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	4a24      	ldr	r2, [pc, #144]	; (8003c90 <HAL_UART_MspInit+0x160>)
 8003c00:	639a      	str	r2, [r3, #56]	; 0x38
 8003c02:	4a23      	ldr	r2, [pc, #140]	; (8003c90 <HAL_UART_MspInit+0x160>)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003c08:	e038      	b.n	8003c7c <HAL_UART_MspInit+0x14c>
  else if(uartHandle->Instance==USART2)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a22      	ldr	r2, [pc, #136]	; (8003c98 <HAL_UART_MspInit+0x168>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d133      	bne.n	8003c7c <HAL_UART_MspInit+0x14c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003c14:	2300      	movs	r3, #0
 8003c16:	613b      	str	r3, [r7, #16]
 8003c18:	4b1b      	ldr	r3, [pc, #108]	; (8003c88 <HAL_UART_MspInit+0x158>)
 8003c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1c:	4a1a      	ldr	r2, [pc, #104]	; (8003c88 <HAL_UART_MspInit+0x158>)
 8003c1e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c22:	6413      	str	r3, [r2, #64]	; 0x40
 8003c24:	4b18      	ldr	r3, [pc, #96]	; (8003c88 <HAL_UART_MspInit+0x158>)
 8003c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c2c:	613b      	str	r3, [r7, #16]
 8003c2e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c30:	2300      	movs	r3, #0
 8003c32:	60fb      	str	r3, [r7, #12]
 8003c34:	4b14      	ldr	r3, [pc, #80]	; (8003c88 <HAL_UART_MspInit+0x158>)
 8003c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c38:	4a13      	ldr	r2, [pc, #76]	; (8003c88 <HAL_UART_MspInit+0x158>)
 8003c3a:	f043 0301 	orr.w	r3, r3, #1
 8003c3e:	6313      	str	r3, [r2, #48]	; 0x30
 8003c40:	4b11      	ldr	r3, [pc, #68]	; (8003c88 <HAL_UART_MspInit+0x158>)
 8003c42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c44:	f003 0301 	and.w	r3, r3, #1
 8003c48:	60fb      	str	r3, [r7, #12]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003c4c:	230c      	movs	r3, #12
 8003c4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c50:	2302      	movs	r3, #2
 8003c52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c54:	2300      	movs	r3, #0
 8003c56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c58:	2303      	movs	r3, #3
 8003c5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003c5c:	2307      	movs	r3, #7
 8003c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c60:	f107 031c 	add.w	r3, r7, #28
 8003c64:	4619      	mov	r1, r3
 8003c66:	4809      	ldr	r0, [pc, #36]	; (8003c8c <HAL_UART_MspInit+0x15c>)
 8003c68:	f003 fba0 	bl	80073ac <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	2100      	movs	r1, #0
 8003c70:	2026      	movs	r0, #38	; 0x26
 8003c72:	f002 ff62 	bl	8006b3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003c76:	2026      	movs	r0, #38	; 0x26
 8003c78:	f002 ff7b 	bl	8006b72 <HAL_NVIC_EnableIRQ>
}
 8003c7c:	bf00      	nop
 8003c7e:	3730      	adds	r7, #48	; 0x30
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	40011000 	.word	0x40011000
 8003c88:	40023800 	.word	0x40023800
 8003c8c:	40020000 	.word	0x40020000
 8003c90:	2000153c 	.word	0x2000153c
 8003c94:	40026440 	.word	0x40026440
 8003c98:	40004400 	.word	0x40004400

08003c9c <u8g2_DrawBox>:
/*
  draw a filled box
  restriction: does not work for w = 0 or h = 0
*/
void u8g2_DrawBox(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af02      	add	r7, sp, #8
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	4608      	mov	r0, r1
 8003ca6:	4611      	mov	r1, r2
 8003ca8:	461a      	mov	r2, r3
 8003caa:	4603      	mov	r3, r0
 8003cac:	70fb      	strb	r3, [r7, #3]
 8003cae:	460b      	mov	r3, r1
 8003cb0:	70bb      	strb	r3, [r7, #2]
 8003cb2:	4613      	mov	r3, r2
 8003cb4:	707b      	strb	r3, [r7, #1]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 8003cb6:	78fa      	ldrb	r2, [r7, #3]
 8003cb8:	787b      	ldrb	r3, [r7, #1]
 8003cba:	4413      	add	r3, r2
 8003cbc:	b2d8      	uxtb	r0, r3
 8003cbe:	78ba      	ldrb	r2, [r7, #2]
 8003cc0:	7c3b      	ldrb	r3, [r7, #16]
 8003cc2:	4413      	add	r3, r2
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	78ba      	ldrb	r2, [r7, #2]
 8003cc8:	78f9      	ldrb	r1, [r7, #3]
 8003cca:	9300      	str	r3, [sp, #0]
 8003ccc:	4603      	mov	r3, r0
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f001 fbe6 	bl	80054a0 <u8g2_IsIntersection>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d012      	beq.n	8003d00 <u8g2_DrawBox+0x64>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  while( h != 0 )
 8003cda:	e00d      	b.n	8003cf8 <u8g2_DrawBox+0x5c>
  { 
    u8g2_DrawHVLine(u8g2, x, y, w, 0);
 8003cdc:	787b      	ldrb	r3, [r7, #1]
 8003cde:	78ba      	ldrb	r2, [r7, #2]
 8003ce0:	78f9      	ldrb	r1, [r7, #3]
 8003ce2:	2000      	movs	r0, #0
 8003ce4:	9000      	str	r0, [sp, #0]
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f001 fabf 	bl	800526a <u8g2_DrawHVLine>
    y++;    
 8003cec:	78bb      	ldrb	r3, [r7, #2]
 8003cee:	3301      	adds	r3, #1
 8003cf0:	70bb      	strb	r3, [r7, #2]
    h--;
 8003cf2:	7c3b      	ldrb	r3, [r7, #16]
 8003cf4:	3b01      	subs	r3, #1
 8003cf6:	743b      	strb	r3, [r7, #16]
  while( h != 0 )
 8003cf8:	7c3b      	ldrb	r3, [r7, #16]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d1ee      	bne.n	8003cdc <u8g2_DrawBox+0x40>
 8003cfe:	e000      	b.n	8003d02 <u8g2_DrawBox+0x66>
    return;
 8003d00:	bf00      	nop
  }
}
 8003d02:	3708      	adds	r7, #8
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <u8g2_DrawRBox>:




void u8g2_DrawRBox(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h, u8g2_uint_t r)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b086      	sub	sp, #24
 8003d0c:	af02      	add	r7, sp, #8
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	4608      	mov	r0, r1
 8003d12:	4611      	mov	r1, r2
 8003d14:	461a      	mov	r2, r3
 8003d16:	4603      	mov	r3, r0
 8003d18:	70fb      	strb	r3, [r7, #3]
 8003d1a:	460b      	mov	r3, r1
 8003d1c:	70bb      	strb	r3, [r7, #2]
 8003d1e:	4613      	mov	r3, r2
 8003d20:	707b      	strb	r3, [r7, #1]
  u8g2_uint_t xl, yu;
  u8g2_uint_t yl, xr;

#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 8003d22:	78fa      	ldrb	r2, [r7, #3]
 8003d24:	787b      	ldrb	r3, [r7, #1]
 8003d26:	4413      	add	r3, r2
 8003d28:	b2d8      	uxtb	r0, r3
 8003d2a:	78ba      	ldrb	r2, [r7, #2]
 8003d2c:	7e3b      	ldrb	r3, [r7, #24]
 8003d2e:	4413      	add	r3, r2
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	78ba      	ldrb	r2, [r7, #2]
 8003d34:	78f9      	ldrb	r1, [r7, #3]
 8003d36:	9300      	str	r3, [sp, #0]
 8003d38:	4603      	mov	r3, r0
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	f001 fbb0 	bl	80054a0 <u8g2_IsIntersection>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	f000 808c 	beq.w	8003e60 <u8g2_DrawRBox+0x158>
    return;
#endif /* U8G2_WITH_INTERSECTION */

  xl = x;
 8003d48:	78fb      	ldrb	r3, [r7, #3]
 8003d4a:	73fb      	strb	r3, [r7, #15]
  xl += r;
 8003d4c:	7bfa      	ldrb	r2, [r7, #15]
 8003d4e:	7f3b      	ldrb	r3, [r7, #28]
 8003d50:	4413      	add	r3, r2
 8003d52:	73fb      	strb	r3, [r7, #15]
  yu = y;
 8003d54:	78bb      	ldrb	r3, [r7, #2]
 8003d56:	73bb      	strb	r3, [r7, #14]
  yu += r;
 8003d58:	7bba      	ldrb	r2, [r7, #14]
 8003d5a:	7f3b      	ldrb	r3, [r7, #28]
 8003d5c:	4413      	add	r3, r2
 8003d5e:	73bb      	strb	r3, [r7, #14]
 
  xr = x;
 8003d60:	78fb      	ldrb	r3, [r7, #3]
 8003d62:	737b      	strb	r3, [r7, #13]
  xr += w;
 8003d64:	7b7a      	ldrb	r2, [r7, #13]
 8003d66:	787b      	ldrb	r3, [r7, #1]
 8003d68:	4413      	add	r3, r2
 8003d6a:	737b      	strb	r3, [r7, #13]
  xr -= r;
 8003d6c:	7b7a      	ldrb	r2, [r7, #13]
 8003d6e:	7f3b      	ldrb	r3, [r7, #28]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	737b      	strb	r3, [r7, #13]
  xr -= 1;
 8003d74:	7b7b      	ldrb	r3, [r7, #13]
 8003d76:	3b01      	subs	r3, #1
 8003d78:	737b      	strb	r3, [r7, #13]
  
  yl = y;
 8003d7a:	78bb      	ldrb	r3, [r7, #2]
 8003d7c:	733b      	strb	r3, [r7, #12]
  yl += h;
 8003d7e:	7b3a      	ldrb	r2, [r7, #12]
 8003d80:	7e3b      	ldrb	r3, [r7, #24]
 8003d82:	4413      	add	r3, r2
 8003d84:	733b      	strb	r3, [r7, #12]
  yl -= r; 
 8003d86:	7b3a      	ldrb	r2, [r7, #12]
 8003d88:	7f3b      	ldrb	r3, [r7, #28]
 8003d8a:	1ad3      	subs	r3, r2, r3
 8003d8c:	733b      	strb	r3, [r7, #12]
  yl -= 1;
 8003d8e:	7b3b      	ldrb	r3, [r7, #12]
 8003d90:	3b01      	subs	r3, #1
 8003d92:	733b      	strb	r3, [r7, #12]

  u8g2_DrawDisc(u8g2, xl, yu, r, U8G2_DRAW_UPPER_LEFT);
 8003d94:	7f3b      	ldrb	r3, [r7, #28]
 8003d96:	7bba      	ldrb	r2, [r7, #14]
 8003d98:	7bf9      	ldrb	r1, [r7, #15]
 8003d9a:	2002      	movs	r0, #2
 8003d9c:	9000      	str	r0, [sp, #0]
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f000 fbec 	bl	800457c <u8g2_DrawDisc>
  u8g2_DrawDisc(u8g2, xr, yu, r, U8G2_DRAW_UPPER_RIGHT);
 8003da4:	7f3b      	ldrb	r3, [r7, #28]
 8003da6:	7bba      	ldrb	r2, [r7, #14]
 8003da8:	7b79      	ldrb	r1, [r7, #13]
 8003daa:	2001      	movs	r0, #1
 8003dac:	9000      	str	r0, [sp, #0]
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f000 fbe4 	bl	800457c <u8g2_DrawDisc>
  u8g2_DrawDisc(u8g2, xl, yl, r, U8G2_DRAW_LOWER_LEFT);
 8003db4:	7f3b      	ldrb	r3, [r7, #28]
 8003db6:	7b3a      	ldrb	r2, [r7, #12]
 8003db8:	7bf9      	ldrb	r1, [r7, #15]
 8003dba:	2004      	movs	r0, #4
 8003dbc:	9000      	str	r0, [sp, #0]
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f000 fbdc 	bl	800457c <u8g2_DrawDisc>
  u8g2_DrawDisc(u8g2, xr, yl, r, U8G2_DRAW_LOWER_RIGHT);
 8003dc4:	7f3b      	ldrb	r3, [r7, #28]
 8003dc6:	7b3a      	ldrb	r2, [r7, #12]
 8003dc8:	7b79      	ldrb	r1, [r7, #13]
 8003dca:	2008      	movs	r0, #8
 8003dcc:	9000      	str	r0, [sp, #0]
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f000 fbd4 	bl	800457c <u8g2_DrawDisc>

  {
    u8g2_uint_t ww, hh;

    ww = w;
 8003dd4:	787b      	ldrb	r3, [r7, #1]
 8003dd6:	72fb      	strb	r3, [r7, #11]
    ww -= r;
 8003dd8:	7afa      	ldrb	r2, [r7, #11]
 8003dda:	7f3b      	ldrb	r3, [r7, #28]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	72fb      	strb	r3, [r7, #11]
    ww -= r;
 8003de0:	7afa      	ldrb	r2, [r7, #11]
 8003de2:	7f3b      	ldrb	r3, [r7, #28]
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	72fb      	strb	r3, [r7, #11]
    xl++;
 8003de8:	7bfb      	ldrb	r3, [r7, #15]
 8003dea:	3301      	adds	r3, #1
 8003dec:	73fb      	strb	r3, [r7, #15]
    yu++;
 8003dee:	7bbb      	ldrb	r3, [r7, #14]
 8003df0:	3301      	adds	r3, #1
 8003df2:	73bb      	strb	r3, [r7, #14]
    
    if ( ww >= 3 )
 8003df4:	7afb      	ldrb	r3, [r7, #11]
 8003df6:	2b02      	cmp	r3, #2
 8003df8:	d918      	bls.n	8003e2c <u8g2_DrawRBox+0x124>
    {
      ww -= 2;
 8003dfa:	7afb      	ldrb	r3, [r7, #11]
 8003dfc:	3b02      	subs	r3, #2
 8003dfe:	72fb      	strb	r3, [r7, #11]
      u8g2_DrawBox(u8g2, xl, y, ww, r+1);
 8003e00:	7f3b      	ldrb	r3, [r7, #28]
 8003e02:	3301      	adds	r3, #1
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	7af8      	ldrb	r0, [r7, #11]
 8003e08:	78ba      	ldrb	r2, [r7, #2]
 8003e0a:	7bf9      	ldrb	r1, [r7, #15]
 8003e0c:	9300      	str	r3, [sp, #0]
 8003e0e:	4603      	mov	r3, r0
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	f7ff ff43 	bl	8003c9c <u8g2_DrawBox>
      u8g2_DrawBox(u8g2, xl, yl, ww, r+1);
 8003e16:	7f3b      	ldrb	r3, [r7, #28]
 8003e18:	3301      	adds	r3, #1
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	7af8      	ldrb	r0, [r7, #11]
 8003e1e:	7b3a      	ldrb	r2, [r7, #12]
 8003e20:	7bf9      	ldrb	r1, [r7, #15]
 8003e22:	9300      	str	r3, [sp, #0]
 8003e24:	4603      	mov	r3, r0
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f7ff ff38 	bl	8003c9c <u8g2_DrawBox>
    }
    
    hh = h;
 8003e2c:	7e3b      	ldrb	r3, [r7, #24]
 8003e2e:	72bb      	strb	r3, [r7, #10]
    hh -= r;
 8003e30:	7aba      	ldrb	r2, [r7, #10]
 8003e32:	7f3b      	ldrb	r3, [r7, #28]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	72bb      	strb	r3, [r7, #10]
    hh -= r;
 8003e38:	7aba      	ldrb	r2, [r7, #10]
 8003e3a:	7f3b      	ldrb	r3, [r7, #28]
 8003e3c:	1ad3      	subs	r3, r2, r3
 8003e3e:	72bb      	strb	r3, [r7, #10]
    //h--;
    if ( hh >= 3 )
 8003e40:	7abb      	ldrb	r3, [r7, #10]
 8003e42:	2b02      	cmp	r3, #2
 8003e44:	d90d      	bls.n	8003e62 <u8g2_DrawRBox+0x15a>
    {
      hh -= 2;
 8003e46:	7abb      	ldrb	r3, [r7, #10]
 8003e48:	3b02      	subs	r3, #2
 8003e4a:	72bb      	strb	r3, [r7, #10]
      u8g2_DrawBox(u8g2, x, yu, w, hh);
 8003e4c:	7878      	ldrb	r0, [r7, #1]
 8003e4e:	7bba      	ldrb	r2, [r7, #14]
 8003e50:	78f9      	ldrb	r1, [r7, #3]
 8003e52:	7abb      	ldrb	r3, [r7, #10]
 8003e54:	9300      	str	r3, [sp, #0]
 8003e56:	4603      	mov	r3, r0
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	f7ff ff1f 	bl	8003c9c <u8g2_DrawBox>
 8003e5e:	e000      	b.n	8003e62 <u8g2_DrawRBox+0x15a>
    return;
 8003e60:	bf00      	nop
    }
  }
}
 8003e62:	3710      	adds	r7, #16
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}

08003e68 <u8g2_DrawRFrame>:


void u8g2_DrawRFrame(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h, u8g2_uint_t r)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b086      	sub	sp, #24
 8003e6c:	af02      	add	r7, sp, #8
 8003e6e:	6078      	str	r0, [r7, #4]
 8003e70:	4608      	mov	r0, r1
 8003e72:	4611      	mov	r1, r2
 8003e74:	461a      	mov	r2, r3
 8003e76:	4603      	mov	r3, r0
 8003e78:	70fb      	strb	r3, [r7, #3]
 8003e7a:	460b      	mov	r3, r1
 8003e7c:	70bb      	strb	r3, [r7, #2]
 8003e7e:	4613      	mov	r3, r2
 8003e80:	707b      	strb	r3, [r7, #1]
  u8g2_uint_t xl, yu;

#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 8003e82:	78fa      	ldrb	r2, [r7, #3]
 8003e84:	787b      	ldrb	r3, [r7, #1]
 8003e86:	4413      	add	r3, r2
 8003e88:	b2d8      	uxtb	r0, r3
 8003e8a:	78ba      	ldrb	r2, [r7, #2]
 8003e8c:	7e3b      	ldrb	r3, [r7, #24]
 8003e8e:	4413      	add	r3, r2
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	78ba      	ldrb	r2, [r7, #2]
 8003e94:	78f9      	ldrb	r1, [r7, #3]
 8003e96:	9300      	str	r3, [sp, #0]
 8003e98:	4603      	mov	r3, r0
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f001 fb00 	bl	80054a0 <u8g2_IsIntersection>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	f000 8091 	beq.w	8003fca <u8g2_DrawRFrame+0x162>
    return;
#endif /* U8G2_WITH_INTERSECTION */

  xl = x;
 8003ea8:	78fb      	ldrb	r3, [r7, #3]
 8003eaa:	73fb      	strb	r3, [r7, #15]
  xl += r;
 8003eac:	7bfa      	ldrb	r2, [r7, #15]
 8003eae:	7f3b      	ldrb	r3, [r7, #28]
 8003eb0:	4413      	add	r3, r2
 8003eb2:	73fb      	strb	r3, [r7, #15]
  yu = y;
 8003eb4:	78bb      	ldrb	r3, [r7, #2]
 8003eb6:	73bb      	strb	r3, [r7, #14]
  yu += r;
 8003eb8:	7bba      	ldrb	r2, [r7, #14]
 8003eba:	7f3b      	ldrb	r3, [r7, #28]
 8003ebc:	4413      	add	r3, r2
 8003ebe:	73bb      	strb	r3, [r7, #14]
 
  {
    u8g2_uint_t yl, xr;
      
    xr = x;
 8003ec0:	78fb      	ldrb	r3, [r7, #3]
 8003ec2:	737b      	strb	r3, [r7, #13]
    xr += w;
 8003ec4:	7b7a      	ldrb	r2, [r7, #13]
 8003ec6:	787b      	ldrb	r3, [r7, #1]
 8003ec8:	4413      	add	r3, r2
 8003eca:	737b      	strb	r3, [r7, #13]
    xr -= r;
 8003ecc:	7b7a      	ldrb	r2, [r7, #13]
 8003ece:	7f3b      	ldrb	r3, [r7, #28]
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	737b      	strb	r3, [r7, #13]
    xr -= 1;
 8003ed4:	7b7b      	ldrb	r3, [r7, #13]
 8003ed6:	3b01      	subs	r3, #1
 8003ed8:	737b      	strb	r3, [r7, #13]
    
    yl = y;
 8003eda:	78bb      	ldrb	r3, [r7, #2]
 8003edc:	733b      	strb	r3, [r7, #12]
    yl += h;
 8003ede:	7b3a      	ldrb	r2, [r7, #12]
 8003ee0:	7e3b      	ldrb	r3, [r7, #24]
 8003ee2:	4413      	add	r3, r2
 8003ee4:	733b      	strb	r3, [r7, #12]
    yl -= r; 
 8003ee6:	7b3a      	ldrb	r2, [r7, #12]
 8003ee8:	7f3b      	ldrb	r3, [r7, #28]
 8003eea:	1ad3      	subs	r3, r2, r3
 8003eec:	733b      	strb	r3, [r7, #12]
    yl -= 1;
 8003eee:	7b3b      	ldrb	r3, [r7, #12]
 8003ef0:	3b01      	subs	r3, #1
 8003ef2:	733b      	strb	r3, [r7, #12]

    u8g2_DrawCircle(u8g2, xl, yu, r, U8G2_DRAW_UPPER_LEFT);
 8003ef4:	7f3b      	ldrb	r3, [r7, #28]
 8003ef6:	7bba      	ldrb	r2, [r7, #14]
 8003ef8:	7bf9      	ldrb	r1, [r7, #15]
 8003efa:	2002      	movs	r0, #2
 8003efc:	9000      	str	r0, [sp, #0]
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f000 fa1a 	bl	8004338 <u8g2_DrawCircle>
    u8g2_DrawCircle(u8g2, xr, yu, r, U8G2_DRAW_UPPER_RIGHT);
 8003f04:	7f3b      	ldrb	r3, [r7, #28]
 8003f06:	7bba      	ldrb	r2, [r7, #14]
 8003f08:	7b79      	ldrb	r1, [r7, #13]
 8003f0a:	2001      	movs	r0, #1
 8003f0c:	9000      	str	r0, [sp, #0]
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f000 fa12 	bl	8004338 <u8g2_DrawCircle>
    u8g2_DrawCircle(u8g2, xl, yl, r, U8G2_DRAW_LOWER_LEFT);
 8003f14:	7f3b      	ldrb	r3, [r7, #28]
 8003f16:	7b3a      	ldrb	r2, [r7, #12]
 8003f18:	7bf9      	ldrb	r1, [r7, #15]
 8003f1a:	2004      	movs	r0, #4
 8003f1c:	9000      	str	r0, [sp, #0]
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f000 fa0a 	bl	8004338 <u8g2_DrawCircle>
    u8g2_DrawCircle(u8g2, xr, yl, r, U8G2_DRAW_LOWER_RIGHT);
 8003f24:	7f3b      	ldrb	r3, [r7, #28]
 8003f26:	7b3a      	ldrb	r2, [r7, #12]
 8003f28:	7b79      	ldrb	r1, [r7, #13]
 8003f2a:	2008      	movs	r0, #8
 8003f2c:	9000      	str	r0, [sp, #0]
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f000 fa02 	bl	8004338 <u8g2_DrawCircle>
  }

  {
    u8g2_uint_t ww, hh;

    ww = w;
 8003f34:	787b      	ldrb	r3, [r7, #1]
 8003f36:	72fb      	strb	r3, [r7, #11]
    ww -= r;
 8003f38:	7afa      	ldrb	r2, [r7, #11]
 8003f3a:	7f3b      	ldrb	r3, [r7, #28]
 8003f3c:	1ad3      	subs	r3, r2, r3
 8003f3e:	72fb      	strb	r3, [r7, #11]
    ww -= r;
 8003f40:	7afa      	ldrb	r2, [r7, #11]
 8003f42:	7f3b      	ldrb	r3, [r7, #28]
 8003f44:	1ad3      	subs	r3, r2, r3
 8003f46:	72fb      	strb	r3, [r7, #11]
    hh = h;
 8003f48:	7e3b      	ldrb	r3, [r7, #24]
 8003f4a:	72bb      	strb	r3, [r7, #10]
    hh -= r;
 8003f4c:	7aba      	ldrb	r2, [r7, #10]
 8003f4e:	7f3b      	ldrb	r3, [r7, #28]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	72bb      	strb	r3, [r7, #10]
    hh -= r;
 8003f54:	7aba      	ldrb	r2, [r7, #10]
 8003f56:	7f3b      	ldrb	r3, [r7, #28]
 8003f58:	1ad3      	subs	r3, r2, r3
 8003f5a:	72bb      	strb	r3, [r7, #10]
    
    xl++;
 8003f5c:	7bfb      	ldrb	r3, [r7, #15]
 8003f5e:	3301      	adds	r3, #1
 8003f60:	73fb      	strb	r3, [r7, #15]
    yu++;
 8003f62:	7bbb      	ldrb	r3, [r7, #14]
 8003f64:	3301      	adds	r3, #1
 8003f66:	73bb      	strb	r3, [r7, #14]
    
    if ( ww >= 3 )
 8003f68:	7afb      	ldrb	r3, [r7, #11]
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d914      	bls.n	8003f98 <u8g2_DrawRFrame+0x130>
    {
      ww -= 2;
 8003f6e:	7afb      	ldrb	r3, [r7, #11]
 8003f70:	3b02      	subs	r3, #2
 8003f72:	72fb      	strb	r3, [r7, #11]
      h--;
 8003f74:	7e3b      	ldrb	r3, [r7, #24]
 8003f76:	3b01      	subs	r3, #1
 8003f78:	763b      	strb	r3, [r7, #24]
      u8g2_DrawHLine(u8g2, xl, y, ww);
 8003f7a:	7afb      	ldrb	r3, [r7, #11]
 8003f7c:	78ba      	ldrb	r2, [r7, #2]
 8003f7e:	7bf9      	ldrb	r1, [r7, #15]
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f001 f9f5 	bl	8005370 <u8g2_DrawHLine>
      u8g2_DrawHLine(u8g2, xl, y+h, ww);
 8003f86:	78ba      	ldrb	r2, [r7, #2]
 8003f88:	7e3b      	ldrb	r3, [r7, #24]
 8003f8a:	4413      	add	r3, r2
 8003f8c:	b2da      	uxtb	r2, r3
 8003f8e:	7afb      	ldrb	r3, [r7, #11]
 8003f90:	7bf9      	ldrb	r1, [r7, #15]
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f001 f9ec 	bl	8005370 <u8g2_DrawHLine>
    }
    
    if ( hh >= 3 )
 8003f98:	7abb      	ldrb	r3, [r7, #10]
 8003f9a:	2b02      	cmp	r3, #2
 8003f9c:	d916      	bls.n	8003fcc <u8g2_DrawRFrame+0x164>
    {
      hh -= 2;
 8003f9e:	7abb      	ldrb	r3, [r7, #10]
 8003fa0:	3b02      	subs	r3, #2
 8003fa2:	72bb      	strb	r3, [r7, #10]
      w--;
 8003fa4:	787b      	ldrb	r3, [r7, #1]
 8003fa6:	3b01      	subs	r3, #1
 8003fa8:	707b      	strb	r3, [r7, #1]
      u8g2_DrawVLine(u8g2, x, yu, hh);
 8003faa:	7abb      	ldrb	r3, [r7, #10]
 8003fac:	7bba      	ldrb	r2, [r7, #14]
 8003fae:	78f9      	ldrb	r1, [r7, #3]
 8003fb0:	6878      	ldr	r0, [r7, #4]
 8003fb2:	f001 f9f6 	bl	80053a2 <u8g2_DrawVLine>
      u8g2_DrawVLine(u8g2, x+w, yu, hh);
 8003fb6:	78fa      	ldrb	r2, [r7, #3]
 8003fb8:	787b      	ldrb	r3, [r7, #1]
 8003fba:	4413      	add	r3, r2
 8003fbc:	b2d9      	uxtb	r1, r3
 8003fbe:	7abb      	ldrb	r3, [r7, #10]
 8003fc0:	7bba      	ldrb	r2, [r7, #14]
 8003fc2:	6878      	ldr	r0, [r7, #4]
 8003fc4:	f001 f9ed 	bl	80053a2 <u8g2_DrawVLine>
 8003fc8:	e000      	b.n	8003fcc <u8g2_DrawRFrame+0x164>
    return;
 8003fca:	bf00      	nop
    }
  }
}
 8003fcc:	3710      	adds	r7, #16
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}

08003fd2 <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 8003fd2:	b580      	push	{r7, lr}
 8003fd4:	b084      	sub	sp, #16
 8003fd6:	af00      	add	r7, sp, #0
 8003fd8:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	7c1b      	ldrb	r3, [r3, #16]
 8003fe0:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fe8:	461a      	mov	r2, r3
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	fb02 f303 	mul.w	r3, r2, r3
 8003ff0:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	00db      	lsls	r3, r3, #3
 8003ff6:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ffc:	68fa      	ldr	r2, [r7, #12]
 8003ffe:	2100      	movs	r1, #0
 8004000:	4618      	mov	r0, r3
 8004002:	f00e ffd3 	bl	8012fac <memset>
}
 8004006:	bf00      	nop
 8004008:	3710      	adds	r7, #16
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}

0800400e <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 800400e:	b580      	push	{r7, lr}
 8004010:	b086      	sub	sp, #24
 8004012:	af02      	add	r7, sp, #8
 8004014:	6078      	str	r0, [r7, #4]
 8004016:	460b      	mov	r3, r1
 8004018:	70fb      	strb	r3, [r7, #3]
 800401a:	4613      	mov	r3, r2
 800401c:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	7c1b      	ldrb	r3, [r3, #16]
 8004024:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 8004026:	78fb      	ldrb	r3, [r7, #3]
 8004028:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800402e:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8004030:	7bfb      	ldrb	r3, [r7, #15]
 8004032:	b29b      	uxth	r3, r3
 8004034:	89ba      	ldrh	r2, [r7, #12]
 8004036:	fb12 f303 	smulbb	r3, r2, r3
 800403a:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 800403c:	89bb      	ldrh	r3, [r7, #12]
 800403e:	00db      	lsls	r3, r3, #3
 8004040:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 8004042:	89bb      	ldrh	r3, [r7, #12]
 8004044:	68ba      	ldr	r2, [r7, #8]
 8004046:	4413      	add	r3, r2
 8004048:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 800404a:	7bf9      	ldrb	r1, [r7, #15]
 800404c:	78ba      	ldrb	r2, [r7, #2]
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	9300      	str	r3, [sp, #0]
 8004052:	460b      	mov	r3, r1
 8004054:	2100      	movs	r1, #0
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f001 ff35 	bl	8005ec6 <u8x8_DrawTile>
}
 800405c:	bf00      	nop
 800405e:	3710      	adds	r7, #16
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}

08004064 <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 800406c:	2300      	movs	r3, #0
 800406e:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004076:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800407e:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	7c5b      	ldrb	r3, [r3, #17]
 8004086:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8004088:	7bba      	ldrb	r2, [r7, #14]
 800408a:	7bfb      	ldrb	r3, [r7, #15]
 800408c:	4619      	mov	r1, r3
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f7ff ffbd 	bl	800400e <u8g2_send_tile_row>
    src_row++;
 8004094:	7bfb      	ldrb	r3, [r7, #15]
 8004096:	3301      	adds	r3, #1
 8004098:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 800409a:	7bbb      	ldrb	r3, [r7, #14]
 800409c:	3301      	adds	r3, #1
 800409e:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 80040a0:	7bfa      	ldrb	r2, [r7, #15]
 80040a2:	7b7b      	ldrb	r3, [r7, #13]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d203      	bcs.n	80040b0 <u8g2_send_buffer+0x4c>
 80040a8:	7bba      	ldrb	r2, [r7, #14]
 80040aa:	7b3b      	ldrb	r3, [r7, #12]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d3eb      	bcc.n	8004088 <u8g2_send_buffer+0x24>
}
 80040b0:	bf00      	nop
 80040b2:	3710      	adds	r7, #16
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bd80      	pop	{r7, pc}

080040b8 <u8g2_SetBufferCurrTileRow>:
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
}

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b082      	sub	sp, #8
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
 80040c0:	460b      	mov	r3, r1
 80040c2:	70fb      	strb	r3, [r7, #3]
  u8g2->tile_curr_row = row;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	78fa      	ldrb	r2, [r7, #3]
 80040c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  u8g2->cb->update_dimension(u8g2);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	6878      	ldr	r0, [r7, #4]
 80040de:	4798      	blx	r3
}
 80040e0:	bf00      	nop
 80040e2:	3708      	adds	r7, #8
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}

080040e8 <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d002      	beq.n	8004100 <u8g2_FirstPage+0x18>
  {
    u8g2_ClearBuffer(u8g2);
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	f7ff ff69 	bl	8003fd2 <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 8004100:	2100      	movs	r1, #0
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f7ff ffd8 	bl	80040b8 <u8g2_SetBufferCurrTileRow>
}
 8004108:	bf00      	nop
 800410a:	3708      	adds	r7, #8
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}

08004110 <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f7ff ffa3 	bl	8004064 <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004124:	73fb      	strb	r3, [r7, #15]
  row += u8g2->tile_buf_height;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
 800412c:	7bfb      	ldrb	r3, [r7, #15]
 800412e:	4413      	add	r3, r2
 8004130:	73fb      	strb	r3, [r7, #15]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	7c5b      	ldrb	r3, [r3, #17]
 8004138:	7bfa      	ldrb	r2, [r7, #15]
 800413a:	429a      	cmp	r2, r3
 800413c:	d304      	bcc.n	8004148 <u8g2_NextPage+0x38>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f001 ff12 	bl	8005f68 <u8x8_RefreshDisplay>
    return 0;
 8004144:	2300      	movs	r3, #0
 8004146:	e00d      	b.n	8004164 <u8g2_NextPage+0x54>
  }
  if ( u8g2->is_auto_page_clear )
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
 800414e:	2b00      	cmp	r3, #0
 8004150:	d002      	beq.n	8004158 <u8g2_NextPage+0x48>
  {
    u8g2_ClearBuffer(u8g2);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f7ff ff3d 	bl	8003fd2 <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 8004158:	7bfb      	ldrb	r3, [r7, #15]
 800415a:	4619      	mov	r1, r3
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	f7ff ffab 	bl	80040b8 <u8g2_SetBufferCurrTileRow>
  return 1;
 8004162:	2301      	movs	r3, #1
}
 8004164:	4618      	mov	r0, r3
 8004166:	3710      	adds	r7, #16
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}

0800416c <u8g2_draw_circle_section>:
/* Circle */

static void u8g2_draw_circle_section(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t x0, u8g2_uint_t y0, uint8_t option) U8G2_NOINLINE;

static void u8g2_draw_circle_section(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t x0, u8g2_uint_t y0, uint8_t option)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b082      	sub	sp, #8
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
 8004174:	4608      	mov	r0, r1
 8004176:	4611      	mov	r1, r2
 8004178:	461a      	mov	r2, r3
 800417a:	4603      	mov	r3, r0
 800417c:	70fb      	strb	r3, [r7, #3]
 800417e:	460b      	mov	r3, r1
 8004180:	70bb      	strb	r3, [r7, #2]
 8004182:	4613      	mov	r3, r2
 8004184:	707b      	strb	r3, [r7, #1]
    /* upper right */
    if ( option & U8G2_DRAW_UPPER_RIGHT )
 8004186:	7d3b      	ldrb	r3, [r7, #20]
 8004188:	f003 0301 	and.w	r3, r3, #1
 800418c:	2b00      	cmp	r3, #0
 800418e:	d017      	beq.n	80041c0 <u8g2_draw_circle_section+0x54>
    {
      u8g2_DrawPixel(u8g2, x0 + x, y0 - y);
 8004190:	787a      	ldrb	r2, [r7, #1]
 8004192:	78fb      	ldrb	r3, [r7, #3]
 8004194:	4413      	add	r3, r2
 8004196:	b2d9      	uxtb	r1, r3
 8004198:	7c3a      	ldrb	r2, [r7, #16]
 800419a:	78bb      	ldrb	r3, [r7, #2]
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	b2db      	uxtb	r3, r3
 80041a0:	461a      	mov	r2, r3
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f001 f916 	bl	80053d4 <u8g2_DrawPixel>
      u8g2_DrawPixel(u8g2, x0 + y, y0 - x);
 80041a8:	787a      	ldrb	r2, [r7, #1]
 80041aa:	78bb      	ldrb	r3, [r7, #2]
 80041ac:	4413      	add	r3, r2
 80041ae:	b2d9      	uxtb	r1, r3
 80041b0:	7c3a      	ldrb	r2, [r7, #16]
 80041b2:	78fb      	ldrb	r3, [r7, #3]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	461a      	mov	r2, r3
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f001 f90a 	bl	80053d4 <u8g2_DrawPixel>
    }
    
    /* upper left */
    if ( option & U8G2_DRAW_UPPER_LEFT )
 80041c0:	7d3b      	ldrb	r3, [r7, #20]
 80041c2:	f003 0302 	and.w	r3, r3, #2
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d017      	beq.n	80041fa <u8g2_draw_circle_section+0x8e>
    {
      u8g2_DrawPixel(u8g2, x0 - x, y0 - y);
 80041ca:	787a      	ldrb	r2, [r7, #1]
 80041cc:	78fb      	ldrb	r3, [r7, #3]
 80041ce:	1ad3      	subs	r3, r2, r3
 80041d0:	b2d9      	uxtb	r1, r3
 80041d2:	7c3a      	ldrb	r2, [r7, #16]
 80041d4:	78bb      	ldrb	r3, [r7, #2]
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	461a      	mov	r2, r3
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	f001 f8f9 	bl	80053d4 <u8g2_DrawPixel>
      u8g2_DrawPixel(u8g2, x0 - y, y0 - x);
 80041e2:	787a      	ldrb	r2, [r7, #1]
 80041e4:	78bb      	ldrb	r3, [r7, #2]
 80041e6:	1ad3      	subs	r3, r2, r3
 80041e8:	b2d9      	uxtb	r1, r3
 80041ea:	7c3a      	ldrb	r2, [r7, #16]
 80041ec:	78fb      	ldrb	r3, [r7, #3]
 80041ee:	1ad3      	subs	r3, r2, r3
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	461a      	mov	r2, r3
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f001 f8ed 	bl	80053d4 <u8g2_DrawPixel>
    }
    
    /* lower right */
    if ( option & U8G2_DRAW_LOWER_RIGHT )
 80041fa:	7d3b      	ldrb	r3, [r7, #20]
 80041fc:	f003 0308 	and.w	r3, r3, #8
 8004200:	2b00      	cmp	r3, #0
 8004202:	d017      	beq.n	8004234 <u8g2_draw_circle_section+0xc8>
    {
      u8g2_DrawPixel(u8g2, x0 + x, y0 + y);
 8004204:	787a      	ldrb	r2, [r7, #1]
 8004206:	78fb      	ldrb	r3, [r7, #3]
 8004208:	4413      	add	r3, r2
 800420a:	b2d9      	uxtb	r1, r3
 800420c:	7c3a      	ldrb	r2, [r7, #16]
 800420e:	78bb      	ldrb	r3, [r7, #2]
 8004210:	4413      	add	r3, r2
 8004212:	b2db      	uxtb	r3, r3
 8004214:	461a      	mov	r2, r3
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f001 f8dc 	bl	80053d4 <u8g2_DrawPixel>
      u8g2_DrawPixel(u8g2, x0 + y, y0 + x);
 800421c:	787a      	ldrb	r2, [r7, #1]
 800421e:	78bb      	ldrb	r3, [r7, #2]
 8004220:	4413      	add	r3, r2
 8004222:	b2d9      	uxtb	r1, r3
 8004224:	7c3a      	ldrb	r2, [r7, #16]
 8004226:	78fb      	ldrb	r3, [r7, #3]
 8004228:	4413      	add	r3, r2
 800422a:	b2db      	uxtb	r3, r3
 800422c:	461a      	mov	r2, r3
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f001 f8d0 	bl	80053d4 <u8g2_DrawPixel>
    }
    
    /* lower left */
    if ( option & U8G2_DRAW_LOWER_LEFT )
 8004234:	7d3b      	ldrb	r3, [r7, #20]
 8004236:	f003 0304 	and.w	r3, r3, #4
 800423a:	2b00      	cmp	r3, #0
 800423c:	d017      	beq.n	800426e <u8g2_draw_circle_section+0x102>
    {
      u8g2_DrawPixel(u8g2, x0 - x, y0 + y);
 800423e:	787a      	ldrb	r2, [r7, #1]
 8004240:	78fb      	ldrb	r3, [r7, #3]
 8004242:	1ad3      	subs	r3, r2, r3
 8004244:	b2d9      	uxtb	r1, r3
 8004246:	7c3a      	ldrb	r2, [r7, #16]
 8004248:	78bb      	ldrb	r3, [r7, #2]
 800424a:	4413      	add	r3, r2
 800424c:	b2db      	uxtb	r3, r3
 800424e:	461a      	mov	r2, r3
 8004250:	6878      	ldr	r0, [r7, #4]
 8004252:	f001 f8bf 	bl	80053d4 <u8g2_DrawPixel>
      u8g2_DrawPixel(u8g2, x0 - y, y0 + x);
 8004256:	787a      	ldrb	r2, [r7, #1]
 8004258:	78bb      	ldrb	r3, [r7, #2]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	b2d9      	uxtb	r1, r3
 800425e:	7c3a      	ldrb	r2, [r7, #16]
 8004260:	78fb      	ldrb	r3, [r7, #3]
 8004262:	4413      	add	r3, r2
 8004264:	b2db      	uxtb	r3, r3
 8004266:	461a      	mov	r2, r3
 8004268:	6878      	ldr	r0, [r7, #4]
 800426a:	f001 f8b3 	bl	80053d4 <u8g2_DrawPixel>
    }
}
 800426e:	bf00      	nop
 8004270:	3708      	adds	r7, #8
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}

08004276 <u8g2_draw_circle>:

static void u8g2_draw_circle(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t rad, uint8_t option)
{
 8004276:	b580      	push	{r7, lr}
 8004278:	b086      	sub	sp, #24
 800427a:	af02      	add	r7, sp, #8
 800427c:	6078      	str	r0, [r7, #4]
 800427e:	4608      	mov	r0, r1
 8004280:	4611      	mov	r1, r2
 8004282:	461a      	mov	r2, r3
 8004284:	4603      	mov	r3, r0
 8004286:	70fb      	strb	r3, [r7, #3]
 8004288:	460b      	mov	r3, r1
 800428a:	70bb      	strb	r3, [r7, #2]
 800428c:	4613      	mov	r3, r2
 800428e:	707b      	strb	r3, [r7, #1]
    u8g2_int_t ddF_x;
    u8g2_int_t ddF_y;
    u8g2_uint_t x;
    u8g2_uint_t y;

    f = 1;
 8004290:	2301      	movs	r3, #1
 8004292:	73fb      	strb	r3, [r7, #15]
    f -= rad;
 8004294:	7bfa      	ldrb	r2, [r7, #15]
 8004296:	787b      	ldrb	r3, [r7, #1]
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	b2db      	uxtb	r3, r3
 800429c:	73fb      	strb	r3, [r7, #15]
    ddF_x = 1;
 800429e:	2301      	movs	r3, #1
 80042a0:	73bb      	strb	r3, [r7, #14]
    ddF_y = 0;
 80042a2:	2300      	movs	r3, #0
 80042a4:	737b      	strb	r3, [r7, #13]
    ddF_y -= rad;
 80042a6:	7b7a      	ldrb	r2, [r7, #13]
 80042a8:	787b      	ldrb	r3, [r7, #1]
 80042aa:	1ad3      	subs	r3, r2, r3
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	737b      	strb	r3, [r7, #13]
    ddF_y *= 2;
 80042b0:	7b7b      	ldrb	r3, [r7, #13]
 80042b2:	005b      	lsls	r3, r3, #1
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	737b      	strb	r3, [r7, #13]
    x = 0;
 80042b8:	2300      	movs	r3, #0
 80042ba:	733b      	strb	r3, [r7, #12]
    y = rad;
 80042bc:	787b      	ldrb	r3, [r7, #1]
 80042be:	72fb      	strb	r3, [r7, #11]

    u8g2_draw_circle_section(u8g2, x, y, x0, y0, option);
 80042c0:	78f8      	ldrb	r0, [r7, #3]
 80042c2:	7afa      	ldrb	r2, [r7, #11]
 80042c4:	7b39      	ldrb	r1, [r7, #12]
 80042c6:	7e3b      	ldrb	r3, [r7, #24]
 80042c8:	9301      	str	r3, [sp, #4]
 80042ca:	78bb      	ldrb	r3, [r7, #2]
 80042cc:	9300      	str	r3, [sp, #0]
 80042ce:	4603      	mov	r3, r0
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f7ff ff4b 	bl	800416c <u8g2_draw_circle_section>
    
    while ( x < y )
 80042d6:	e026      	b.n	8004326 <u8g2_draw_circle+0xb0>
    {
      if (f >= 0) 
 80042d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	db0b      	blt.n	80042f8 <u8g2_draw_circle+0x82>
      {
        y--;
 80042e0:	7afb      	ldrb	r3, [r7, #11]
 80042e2:	3b01      	subs	r3, #1
 80042e4:	72fb      	strb	r3, [r7, #11]
        ddF_y += 2;
 80042e6:	7b7b      	ldrb	r3, [r7, #13]
 80042e8:	3302      	adds	r3, #2
 80042ea:	b2db      	uxtb	r3, r3
 80042ec:	737b      	strb	r3, [r7, #13]
        f += ddF_y;
 80042ee:	7bfa      	ldrb	r2, [r7, #15]
 80042f0:	7b7b      	ldrb	r3, [r7, #13]
 80042f2:	4413      	add	r3, r2
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	73fb      	strb	r3, [r7, #15]
      }
      x++;
 80042f8:	7b3b      	ldrb	r3, [r7, #12]
 80042fa:	3301      	adds	r3, #1
 80042fc:	733b      	strb	r3, [r7, #12]
      ddF_x += 2;
 80042fe:	7bbb      	ldrb	r3, [r7, #14]
 8004300:	3302      	adds	r3, #2
 8004302:	b2db      	uxtb	r3, r3
 8004304:	73bb      	strb	r3, [r7, #14]
      f += ddF_x;
 8004306:	7bfa      	ldrb	r2, [r7, #15]
 8004308:	7bbb      	ldrb	r3, [r7, #14]
 800430a:	4413      	add	r3, r2
 800430c:	b2db      	uxtb	r3, r3
 800430e:	73fb      	strb	r3, [r7, #15]

      u8g2_draw_circle_section(u8g2, x, y, x0, y0, option);    
 8004310:	78f8      	ldrb	r0, [r7, #3]
 8004312:	7afa      	ldrb	r2, [r7, #11]
 8004314:	7b39      	ldrb	r1, [r7, #12]
 8004316:	7e3b      	ldrb	r3, [r7, #24]
 8004318:	9301      	str	r3, [sp, #4]
 800431a:	78bb      	ldrb	r3, [r7, #2]
 800431c:	9300      	str	r3, [sp, #0]
 800431e:	4603      	mov	r3, r0
 8004320:	6878      	ldr	r0, [r7, #4]
 8004322:	f7ff ff23 	bl	800416c <u8g2_draw_circle_section>
    while ( x < y )
 8004326:	7b3a      	ldrb	r2, [r7, #12]
 8004328:	7afb      	ldrb	r3, [r7, #11]
 800432a:	429a      	cmp	r2, r3
 800432c:	d3d4      	bcc.n	80042d8 <u8g2_draw_circle+0x62>
    }
}
 800432e:	bf00      	nop
 8004330:	bf00      	nop
 8004332:	3710      	adds	r7, #16
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}

08004338 <u8g2_DrawCircle>:

void u8g2_DrawCircle(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t rad, uint8_t option)
{
 8004338:	b590      	push	{r4, r7, lr}
 800433a:	b085      	sub	sp, #20
 800433c:	af02      	add	r7, sp, #8
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	4608      	mov	r0, r1
 8004342:	4611      	mov	r1, r2
 8004344:	461a      	mov	r2, r3
 8004346:	4603      	mov	r3, r0
 8004348:	70fb      	strb	r3, [r7, #3]
 800434a:	460b      	mov	r3, r1
 800434c:	70bb      	strb	r3, [r7, #2]
 800434e:	4613      	mov	r3, r2
 8004350:	707b      	strb	r3, [r7, #1]
  /* check for bounding box */
#ifdef U8G2_WITH_INTERSECTION
  {
    if ( u8g2_IsIntersection(u8g2, x0-rad, y0-rad, x0+rad+1, y0+rad+1) == 0 ) 
 8004352:	78fa      	ldrb	r2, [r7, #3]
 8004354:	787b      	ldrb	r3, [r7, #1]
 8004356:	1ad3      	subs	r3, r2, r3
 8004358:	b2d9      	uxtb	r1, r3
 800435a:	78ba      	ldrb	r2, [r7, #2]
 800435c:	787b      	ldrb	r3, [r7, #1]
 800435e:	1ad3      	subs	r3, r2, r3
 8004360:	b2d8      	uxtb	r0, r3
 8004362:	78fa      	ldrb	r2, [r7, #3]
 8004364:	787b      	ldrb	r3, [r7, #1]
 8004366:	4413      	add	r3, r2
 8004368:	b2db      	uxtb	r3, r3
 800436a:	3301      	adds	r3, #1
 800436c:	b2dc      	uxtb	r4, r3
 800436e:	78ba      	ldrb	r2, [r7, #2]
 8004370:	787b      	ldrb	r3, [r7, #1]
 8004372:	4413      	add	r3, r2
 8004374:	b2db      	uxtb	r3, r3
 8004376:	3301      	adds	r3, #1
 8004378:	b2db      	uxtb	r3, r3
 800437a:	9300      	str	r3, [sp, #0]
 800437c:	4623      	mov	r3, r4
 800437e:	4602      	mov	r2, r0
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	f001 f88d 	bl	80054a0 <u8g2_IsIntersection>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d009      	beq.n	80043a0 <u8g2_DrawCircle+0x68>
  }
#endif /* U8G2_WITH_INTERSECTION */
  
  
  /* draw circle */
  u8g2_draw_circle(u8g2, x0, y0, rad, option);
 800438c:	7878      	ldrb	r0, [r7, #1]
 800438e:	78ba      	ldrb	r2, [r7, #2]
 8004390:	78f9      	ldrb	r1, [r7, #3]
 8004392:	7e3b      	ldrb	r3, [r7, #24]
 8004394:	9300      	str	r3, [sp, #0]
 8004396:	4603      	mov	r3, r0
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	f7ff ff6c 	bl	8004276 <u8g2_draw_circle>
 800439e:	e000      	b.n	80043a2 <u8g2_DrawCircle+0x6a>
      return;
 80043a0:	bf00      	nop
}
 80043a2:	370c      	adds	r7, #12
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd90      	pop	{r4, r7, pc}

080043a8 <u8g2_draw_disc_section>:
/* Disk */

static void u8g2_draw_disc_section(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t x0, u8g2_uint_t y0, uint8_t option) U8G2_NOINLINE;

static void u8g2_draw_disc_section(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t x0, u8g2_uint_t y0, uint8_t option)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b082      	sub	sp, #8
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
 80043b0:	4608      	mov	r0, r1
 80043b2:	4611      	mov	r1, r2
 80043b4:	461a      	mov	r2, r3
 80043b6:	4603      	mov	r3, r0
 80043b8:	70fb      	strb	r3, [r7, #3]
 80043ba:	460b      	mov	r3, r1
 80043bc:	70bb      	strb	r3, [r7, #2]
 80043be:	4613      	mov	r3, r2
 80043c0:	707b      	strb	r3, [r7, #1]
    /* upper right */
    if ( option & U8G2_DRAW_UPPER_RIGHT )
 80043c2:	7d3b      	ldrb	r3, [r7, #20]
 80043c4:	f003 0301 	and.w	r3, r3, #1
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d01b      	beq.n	8004404 <u8g2_draw_disc_section+0x5c>
    {
      u8g2_DrawVLine(u8g2, x0+x, y0-y, y+1);
 80043cc:	787a      	ldrb	r2, [r7, #1]
 80043ce:	78fb      	ldrb	r3, [r7, #3]
 80043d0:	4413      	add	r3, r2
 80043d2:	b2d9      	uxtb	r1, r3
 80043d4:	7c3a      	ldrb	r2, [r7, #16]
 80043d6:	78bb      	ldrb	r3, [r7, #2]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	b2da      	uxtb	r2, r3
 80043dc:	78bb      	ldrb	r3, [r7, #2]
 80043de:	3301      	adds	r3, #1
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 ffdd 	bl	80053a2 <u8g2_DrawVLine>
      u8g2_DrawVLine(u8g2, x0+y, y0-x, x+1);
 80043e8:	787a      	ldrb	r2, [r7, #1]
 80043ea:	78bb      	ldrb	r3, [r7, #2]
 80043ec:	4413      	add	r3, r2
 80043ee:	b2d9      	uxtb	r1, r3
 80043f0:	7c3a      	ldrb	r2, [r7, #16]
 80043f2:	78fb      	ldrb	r3, [r7, #3]
 80043f4:	1ad3      	subs	r3, r2, r3
 80043f6:	b2da      	uxtb	r2, r3
 80043f8:	78fb      	ldrb	r3, [r7, #3]
 80043fa:	3301      	adds	r3, #1
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	f000 ffcf 	bl	80053a2 <u8g2_DrawVLine>
    }
    
    /* upper left */
    if ( option & U8G2_DRAW_UPPER_LEFT )
 8004404:	7d3b      	ldrb	r3, [r7, #20]
 8004406:	f003 0302 	and.w	r3, r3, #2
 800440a:	2b00      	cmp	r3, #0
 800440c:	d01b      	beq.n	8004446 <u8g2_draw_disc_section+0x9e>
    {
      u8g2_DrawVLine(u8g2, x0-x, y0-y, y+1);
 800440e:	787a      	ldrb	r2, [r7, #1]
 8004410:	78fb      	ldrb	r3, [r7, #3]
 8004412:	1ad3      	subs	r3, r2, r3
 8004414:	b2d9      	uxtb	r1, r3
 8004416:	7c3a      	ldrb	r2, [r7, #16]
 8004418:	78bb      	ldrb	r3, [r7, #2]
 800441a:	1ad3      	subs	r3, r2, r3
 800441c:	b2da      	uxtb	r2, r3
 800441e:	78bb      	ldrb	r3, [r7, #2]
 8004420:	3301      	adds	r3, #1
 8004422:	b2db      	uxtb	r3, r3
 8004424:	6878      	ldr	r0, [r7, #4]
 8004426:	f000 ffbc 	bl	80053a2 <u8g2_DrawVLine>
      u8g2_DrawVLine(u8g2, x0-y, y0-x, x+1);
 800442a:	787a      	ldrb	r2, [r7, #1]
 800442c:	78bb      	ldrb	r3, [r7, #2]
 800442e:	1ad3      	subs	r3, r2, r3
 8004430:	b2d9      	uxtb	r1, r3
 8004432:	7c3a      	ldrb	r2, [r7, #16]
 8004434:	78fb      	ldrb	r3, [r7, #3]
 8004436:	1ad3      	subs	r3, r2, r3
 8004438:	b2da      	uxtb	r2, r3
 800443a:	78fb      	ldrb	r3, [r7, #3]
 800443c:	3301      	adds	r3, #1
 800443e:	b2db      	uxtb	r3, r3
 8004440:	6878      	ldr	r0, [r7, #4]
 8004442:	f000 ffae 	bl	80053a2 <u8g2_DrawVLine>
    }
    
    /* lower right */
    if ( option & U8G2_DRAW_LOWER_RIGHT )
 8004446:	7d3b      	ldrb	r3, [r7, #20]
 8004448:	f003 0308 	and.w	r3, r3, #8
 800444c:	2b00      	cmp	r3, #0
 800444e:	d015      	beq.n	800447c <u8g2_draw_disc_section+0xd4>
    {
      u8g2_DrawVLine(u8g2, x0+x, y0, y+1);
 8004450:	787a      	ldrb	r2, [r7, #1]
 8004452:	78fb      	ldrb	r3, [r7, #3]
 8004454:	4413      	add	r3, r2
 8004456:	b2d9      	uxtb	r1, r3
 8004458:	78bb      	ldrb	r3, [r7, #2]
 800445a:	3301      	adds	r3, #1
 800445c:	b2db      	uxtb	r3, r3
 800445e:	7c3a      	ldrb	r2, [r7, #16]
 8004460:	6878      	ldr	r0, [r7, #4]
 8004462:	f000 ff9e 	bl	80053a2 <u8g2_DrawVLine>
      u8g2_DrawVLine(u8g2, x0+y, y0, x+1);
 8004466:	787a      	ldrb	r2, [r7, #1]
 8004468:	78bb      	ldrb	r3, [r7, #2]
 800446a:	4413      	add	r3, r2
 800446c:	b2d9      	uxtb	r1, r3
 800446e:	78fb      	ldrb	r3, [r7, #3]
 8004470:	3301      	adds	r3, #1
 8004472:	b2db      	uxtb	r3, r3
 8004474:	7c3a      	ldrb	r2, [r7, #16]
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f000 ff93 	bl	80053a2 <u8g2_DrawVLine>
    }
    
    /* lower left */
    if ( option & U8G2_DRAW_LOWER_LEFT )
 800447c:	7d3b      	ldrb	r3, [r7, #20]
 800447e:	f003 0304 	and.w	r3, r3, #4
 8004482:	2b00      	cmp	r3, #0
 8004484:	d015      	beq.n	80044b2 <u8g2_draw_disc_section+0x10a>
    {
      u8g2_DrawVLine(u8g2, x0-x, y0, y+1);
 8004486:	787a      	ldrb	r2, [r7, #1]
 8004488:	78fb      	ldrb	r3, [r7, #3]
 800448a:	1ad3      	subs	r3, r2, r3
 800448c:	b2d9      	uxtb	r1, r3
 800448e:	78bb      	ldrb	r3, [r7, #2]
 8004490:	3301      	adds	r3, #1
 8004492:	b2db      	uxtb	r3, r3
 8004494:	7c3a      	ldrb	r2, [r7, #16]
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 ff83 	bl	80053a2 <u8g2_DrawVLine>
      u8g2_DrawVLine(u8g2, x0-y, y0, x+1);
 800449c:	787a      	ldrb	r2, [r7, #1]
 800449e:	78bb      	ldrb	r3, [r7, #2]
 80044a0:	1ad3      	subs	r3, r2, r3
 80044a2:	b2d9      	uxtb	r1, r3
 80044a4:	78fb      	ldrb	r3, [r7, #3]
 80044a6:	3301      	adds	r3, #1
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	7c3a      	ldrb	r2, [r7, #16]
 80044ac:	6878      	ldr	r0, [r7, #4]
 80044ae:	f000 ff78 	bl	80053a2 <u8g2_DrawVLine>
    }
}
 80044b2:	bf00      	nop
 80044b4:	3708      	adds	r7, #8
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}

080044ba <u8g2_draw_disc>:

static void u8g2_draw_disc(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t rad, uint8_t option)
{
 80044ba:	b580      	push	{r7, lr}
 80044bc:	b086      	sub	sp, #24
 80044be:	af02      	add	r7, sp, #8
 80044c0:	6078      	str	r0, [r7, #4]
 80044c2:	4608      	mov	r0, r1
 80044c4:	4611      	mov	r1, r2
 80044c6:	461a      	mov	r2, r3
 80044c8:	4603      	mov	r3, r0
 80044ca:	70fb      	strb	r3, [r7, #3]
 80044cc:	460b      	mov	r3, r1
 80044ce:	70bb      	strb	r3, [r7, #2]
 80044d0:	4613      	mov	r3, r2
 80044d2:	707b      	strb	r3, [r7, #1]
  u8g2_int_t ddF_x;
  u8g2_int_t ddF_y;
  u8g2_uint_t x;
  u8g2_uint_t y;

  f = 1;
 80044d4:	2301      	movs	r3, #1
 80044d6:	73fb      	strb	r3, [r7, #15]
  f -= rad;
 80044d8:	7bfa      	ldrb	r2, [r7, #15]
 80044da:	787b      	ldrb	r3, [r7, #1]
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	73fb      	strb	r3, [r7, #15]
  ddF_x = 1;
 80044e2:	2301      	movs	r3, #1
 80044e4:	73bb      	strb	r3, [r7, #14]
  ddF_y = 0;
 80044e6:	2300      	movs	r3, #0
 80044e8:	737b      	strb	r3, [r7, #13]
  ddF_y -= rad;
 80044ea:	7b7a      	ldrb	r2, [r7, #13]
 80044ec:	787b      	ldrb	r3, [r7, #1]
 80044ee:	1ad3      	subs	r3, r2, r3
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	737b      	strb	r3, [r7, #13]
  ddF_y *= 2;
 80044f4:	7b7b      	ldrb	r3, [r7, #13]
 80044f6:	005b      	lsls	r3, r3, #1
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	737b      	strb	r3, [r7, #13]
  x = 0;
 80044fc:	2300      	movs	r3, #0
 80044fe:	733b      	strb	r3, [r7, #12]
  y = rad;
 8004500:	787b      	ldrb	r3, [r7, #1]
 8004502:	72fb      	strb	r3, [r7, #11]

  u8g2_draw_disc_section(u8g2, x, y, x0, y0, option);
 8004504:	78f8      	ldrb	r0, [r7, #3]
 8004506:	7afa      	ldrb	r2, [r7, #11]
 8004508:	7b39      	ldrb	r1, [r7, #12]
 800450a:	7e3b      	ldrb	r3, [r7, #24]
 800450c:	9301      	str	r3, [sp, #4]
 800450e:	78bb      	ldrb	r3, [r7, #2]
 8004510:	9300      	str	r3, [sp, #0]
 8004512:	4603      	mov	r3, r0
 8004514:	6878      	ldr	r0, [r7, #4]
 8004516:	f7ff ff47 	bl	80043a8 <u8g2_draw_disc_section>
  
  while ( x < y )
 800451a:	e026      	b.n	800456a <u8g2_draw_disc+0xb0>
  {
    if (f >= 0) 
 800451c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004520:	2b00      	cmp	r3, #0
 8004522:	db0b      	blt.n	800453c <u8g2_draw_disc+0x82>
    {
      y--;
 8004524:	7afb      	ldrb	r3, [r7, #11]
 8004526:	3b01      	subs	r3, #1
 8004528:	72fb      	strb	r3, [r7, #11]
      ddF_y += 2;
 800452a:	7b7b      	ldrb	r3, [r7, #13]
 800452c:	3302      	adds	r3, #2
 800452e:	b2db      	uxtb	r3, r3
 8004530:	737b      	strb	r3, [r7, #13]
      f += ddF_y;
 8004532:	7bfa      	ldrb	r2, [r7, #15]
 8004534:	7b7b      	ldrb	r3, [r7, #13]
 8004536:	4413      	add	r3, r2
 8004538:	b2db      	uxtb	r3, r3
 800453a:	73fb      	strb	r3, [r7, #15]
    }
    x++;
 800453c:	7b3b      	ldrb	r3, [r7, #12]
 800453e:	3301      	adds	r3, #1
 8004540:	733b      	strb	r3, [r7, #12]
    ddF_x += 2;
 8004542:	7bbb      	ldrb	r3, [r7, #14]
 8004544:	3302      	adds	r3, #2
 8004546:	b2db      	uxtb	r3, r3
 8004548:	73bb      	strb	r3, [r7, #14]
    f += ddF_x;
 800454a:	7bfa      	ldrb	r2, [r7, #15]
 800454c:	7bbb      	ldrb	r3, [r7, #14]
 800454e:	4413      	add	r3, r2
 8004550:	b2db      	uxtb	r3, r3
 8004552:	73fb      	strb	r3, [r7, #15]

    u8g2_draw_disc_section(u8g2, x, y, x0, y0, option);    
 8004554:	78f8      	ldrb	r0, [r7, #3]
 8004556:	7afa      	ldrb	r2, [r7, #11]
 8004558:	7b39      	ldrb	r1, [r7, #12]
 800455a:	7e3b      	ldrb	r3, [r7, #24]
 800455c:	9301      	str	r3, [sp, #4]
 800455e:	78bb      	ldrb	r3, [r7, #2]
 8004560:	9300      	str	r3, [sp, #0]
 8004562:	4603      	mov	r3, r0
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	f7ff ff1f 	bl	80043a8 <u8g2_draw_disc_section>
  while ( x < y )
 800456a:	7b3a      	ldrb	r2, [r7, #12]
 800456c:	7afb      	ldrb	r3, [r7, #11]
 800456e:	429a      	cmp	r2, r3
 8004570:	d3d4      	bcc.n	800451c <u8g2_draw_disc+0x62>
  }
}
 8004572:	bf00      	nop
 8004574:	bf00      	nop
 8004576:	3710      	adds	r7, #16
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}

0800457c <u8g2_DrawDisc>:

void u8g2_DrawDisc(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t rad, uint8_t option)
{
 800457c:	b590      	push	{r4, r7, lr}
 800457e:	b085      	sub	sp, #20
 8004580:	af02      	add	r7, sp, #8
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	4608      	mov	r0, r1
 8004586:	4611      	mov	r1, r2
 8004588:	461a      	mov	r2, r3
 800458a:	4603      	mov	r3, r0
 800458c:	70fb      	strb	r3, [r7, #3]
 800458e:	460b      	mov	r3, r1
 8004590:	70bb      	strb	r3, [r7, #2]
 8004592:	4613      	mov	r3, r2
 8004594:	707b      	strb	r3, [r7, #1]
  /* check for bounding box */
#ifdef U8G2_WITH_INTERSECTION
  {
    if ( u8g2_IsIntersection(u8g2, x0-rad, y0-rad, x0+rad+1, y0+rad+1) == 0 ) 
 8004596:	78fa      	ldrb	r2, [r7, #3]
 8004598:	787b      	ldrb	r3, [r7, #1]
 800459a:	1ad3      	subs	r3, r2, r3
 800459c:	b2d9      	uxtb	r1, r3
 800459e:	78ba      	ldrb	r2, [r7, #2]
 80045a0:	787b      	ldrb	r3, [r7, #1]
 80045a2:	1ad3      	subs	r3, r2, r3
 80045a4:	b2d8      	uxtb	r0, r3
 80045a6:	78fa      	ldrb	r2, [r7, #3]
 80045a8:	787b      	ldrb	r3, [r7, #1]
 80045aa:	4413      	add	r3, r2
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	3301      	adds	r3, #1
 80045b0:	b2dc      	uxtb	r4, r3
 80045b2:	78ba      	ldrb	r2, [r7, #2]
 80045b4:	787b      	ldrb	r3, [r7, #1]
 80045b6:	4413      	add	r3, r2
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	3301      	adds	r3, #1
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	9300      	str	r3, [sp, #0]
 80045c0:	4623      	mov	r3, r4
 80045c2:	4602      	mov	r2, r0
 80045c4:	6878      	ldr	r0, [r7, #4]
 80045c6:	f000 ff6b 	bl	80054a0 <u8g2_IsIntersection>
 80045ca:	4603      	mov	r3, r0
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d009      	beq.n	80045e4 <u8g2_DrawDisc+0x68>
      return;
  }
#endif /* U8G2_WITH_INTERSECTION */
  
  /* draw disc */
  u8g2_draw_disc(u8g2, x0, y0, rad, option);
 80045d0:	7878      	ldrb	r0, [r7, #1]
 80045d2:	78ba      	ldrb	r2, [r7, #2]
 80045d4:	78f9      	ldrb	r1, [r7, #3]
 80045d6:	7e3b      	ldrb	r3, [r7, #24]
 80045d8:	9300      	str	r3, [sp, #0]
 80045da:	4603      	mov	r3, r0
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f7ff ff6c 	bl	80044ba <u8g2_draw_disc>
 80045e2:	e000      	b.n	80045e6 <u8g2_DrawDisc+0x6a>
      return;
 80045e4:	bf00      	nop
}
 80045e6:	370c      	adds	r7, #12
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd90      	pop	{r4, r7, pc}

080045ec <u8g2_m_16_4_f>:
  static uint8_t buf[256];
  *page_cnt = 2;
  return buf;
}
uint8_t *u8g2_m_16_4_f(uint8_t *page_cnt)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b083      	sub	sp, #12
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  static uint8_t buf[512];
  *page_cnt = 4;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2204      	movs	r2, #4
 80045f8:	701a      	strb	r2, [r3, #0]
  return buf;
 80045fa:	4b03      	ldr	r3, [pc, #12]	; (8004608 <u8g2_m_16_4_f+0x1c>)
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	370c      	adds	r7, #12
 8004600:	46bd      	mov	sp, r7
 8004602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004606:	4770      	bx	lr
 8004608:	2000044c 	.word	0x2000044c

0800460c <u8g2_Setup_ssd1306_i2c_128x32_univision_f>:
  buf = u8g2_m_16_4_2(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
/* ssd1306 f */
void u8g2_Setup_ssd1306_i2c_128x32_univision_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b088      	sub	sp, #32
 8004610:	af02      	add	r7, sp, #8
 8004612:	60f8      	str	r0, [r7, #12]
 8004614:	60b9      	str	r1, [r7, #8]
 8004616:	607a      	str	r2, [r7, #4]
 8004618:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1306_128x32_univision, u8x8_cad_ssd13xx_fast_i2c, byte_cb, gpio_and_delay_cb);
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	9300      	str	r3, [sp, #0]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	4a0b      	ldr	r2, [pc, #44]	; (8004650 <u8g2_Setup_ssd1306_i2c_128x32_univision_f+0x44>)
 8004622:	490c      	ldr	r1, [pc, #48]	; (8004654 <u8g2_Setup_ssd1306_i2c_128x32_univision_f+0x48>)
 8004624:	68f8      	ldr	r0, [r7, #12]
 8004626:	f001 fd03 	bl	8006030 <u8x8_Setup>
  buf = u8g2_m_16_4_f(&tile_buf_height);
 800462a:	f107 0313 	add.w	r3, r7, #19
 800462e:	4618      	mov	r0, r3
 8004630:	f7ff ffdc 	bl	80045ec <u8g2_m_16_4_f>
 8004634:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 8004636:	7cfa      	ldrb	r2, [r7, #19]
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	9300      	str	r3, [sp, #0]
 800463c:	4b06      	ldr	r3, [pc, #24]	; (8004658 <u8g2_Setup_ssd1306_i2c_128x32_univision_f+0x4c>)
 800463e:	6979      	ldr	r1, [r7, #20]
 8004640:	68f8      	ldr	r0, [r7, #12]
 8004642:	f001 f816 	bl	8005672 <u8g2_SetupBuffer>
}
 8004646:	bf00      	nop
 8004648:	3718      	adds	r7, #24
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	08005b79 	.word	0x08005b79
 8004654:	08005de5 	.word	0x08005de5
 8004658:	080054f7 	.word	0x080054f7

0800465c <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 800465c:	b480      	push	{r7}
 800465e:	b083      	sub	sp, #12
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	460b      	mov	r3, r1
 8004666:	70fb      	strb	r3, [r7, #3]
  font += offset;
 8004668:	78fb      	ldrb	r3, [r7, #3]
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	4413      	add	r3, r2
 800466e:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	781b      	ldrb	r3, [r3, #0]
}
 8004674:	4618      	mov	r0, r3
 8004676:	370c      	adds	r7, #12
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 8004680:	b480      	push	{r7}
 8004682:	b085      	sub	sp, #20
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	460b      	mov	r3, r1
 800468a:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 800468c:	78fb      	ldrb	r3, [r7, #3]
 800468e:	687a      	ldr	r2, [r7, #4]
 8004690:	4413      	add	r3, r2
 8004692:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	781b      	ldrb	r3, [r3, #0]
 8004698:	81fb      	strh	r3, [r7, #14]
    font++;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	3301      	adds	r3, #1
 800469e:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 80046a0:	89fb      	ldrh	r3, [r7, #14]
 80046a2:	021b      	lsls	r3, r3, #8
 80046a4:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	781b      	ldrb	r3, [r3, #0]
 80046aa:	b29a      	uxth	r2, r3
 80046ac:	89fb      	ldrh	r3, [r7, #14]
 80046ae:	4413      	add	r3, r2
 80046b0:	81fb      	strh	r3, [r7, #14]
    return pos;
 80046b2:	89fb      	ldrh	r3, [r7, #14]
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	3714      	adds	r7, #20
 80046b8:	46bd      	mov	sp, r7
 80046ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046be:	4770      	bx	lr

080046c0 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b082      	sub	sp, #8
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
 80046c8:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 80046ca:	2100      	movs	r1, #0
 80046cc:	6838      	ldr	r0, [r7, #0]
 80046ce:	f7ff ffc5 	bl	800465c <u8g2_font_get_byte>
 80046d2:	4603      	mov	r3, r0
 80046d4:	461a      	mov	r2, r3
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 80046da:	2101      	movs	r1, #1
 80046dc:	6838      	ldr	r0, [r7, #0]
 80046de:	f7ff ffbd 	bl	800465c <u8g2_font_get_byte>
 80046e2:	4603      	mov	r3, r0
 80046e4:	461a      	mov	r2, r3
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 80046ea:	2102      	movs	r1, #2
 80046ec:	6838      	ldr	r0, [r7, #0]
 80046ee:	f7ff ffb5 	bl	800465c <u8g2_font_get_byte>
 80046f2:	4603      	mov	r3, r0
 80046f4:	461a      	mov	r2, r3
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 80046fa:	2103      	movs	r1, #3
 80046fc:	6838      	ldr	r0, [r7, #0]
 80046fe:	f7ff ffad 	bl	800465c <u8g2_font_get_byte>
 8004702:	4603      	mov	r3, r0
 8004704:	461a      	mov	r2, r3
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 800470a:	2104      	movs	r1, #4
 800470c:	6838      	ldr	r0, [r7, #0]
 800470e:	f7ff ffa5 	bl	800465c <u8g2_font_get_byte>
 8004712:	4603      	mov	r3, r0
 8004714:	461a      	mov	r2, r3
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 800471a:	2105      	movs	r1, #5
 800471c:	6838      	ldr	r0, [r7, #0]
 800471e:	f7ff ff9d 	bl	800465c <u8g2_font_get_byte>
 8004722:	4603      	mov	r3, r0
 8004724:	461a      	mov	r2, r3
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 800472a:	2106      	movs	r1, #6
 800472c:	6838      	ldr	r0, [r7, #0]
 800472e:	f7ff ff95 	bl	800465c <u8g2_font_get_byte>
 8004732:	4603      	mov	r3, r0
 8004734:	461a      	mov	r2, r3
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 800473a:	2107      	movs	r1, #7
 800473c:	6838      	ldr	r0, [r7, #0]
 800473e:	f7ff ff8d 	bl	800465c <u8g2_font_get_byte>
 8004742:	4603      	mov	r3, r0
 8004744:	461a      	mov	r2, r3
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 800474a:	2108      	movs	r1, #8
 800474c:	6838      	ldr	r0, [r7, #0]
 800474e:	f7ff ff85 	bl	800465c <u8g2_font_get_byte>
 8004752:	4603      	mov	r3, r0
 8004754:	461a      	mov	r2, r3
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 800475a:	2109      	movs	r1, #9
 800475c:	6838      	ldr	r0, [r7, #0]
 800475e:	f7ff ff7d 	bl	800465c <u8g2_font_get_byte>
 8004762:	4603      	mov	r3, r0
 8004764:	b25a      	sxtb	r2, r3
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 800476a:	210a      	movs	r1, #10
 800476c:	6838      	ldr	r0, [r7, #0]
 800476e:	f7ff ff75 	bl	800465c <u8g2_font_get_byte>
 8004772:	4603      	mov	r3, r0
 8004774:	b25a      	sxtb	r2, r3
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 800477a:	210b      	movs	r1, #11
 800477c:	6838      	ldr	r0, [r7, #0]
 800477e:	f7ff ff6d 	bl	800465c <u8g2_font_get_byte>
 8004782:	4603      	mov	r3, r0
 8004784:	b25a      	sxtb	r2, r3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 800478a:	210c      	movs	r1, #12
 800478c:	6838      	ldr	r0, [r7, #0]
 800478e:	f7ff ff65 	bl	800465c <u8g2_font_get_byte>
 8004792:	4603      	mov	r3, r0
 8004794:	b25a      	sxtb	r2, r3
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 800479a:	210d      	movs	r1, #13
 800479c:	6838      	ldr	r0, [r7, #0]
 800479e:	f7ff ff5d 	bl	800465c <u8g2_font_get_byte>
 80047a2:	4603      	mov	r3, r0
 80047a4:	b25a      	sxtb	r2, r3
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 80047aa:	210e      	movs	r1, #14
 80047ac:	6838      	ldr	r0, [r7, #0]
 80047ae:	f7ff ff55 	bl	800465c <u8g2_font_get_byte>
 80047b2:	4603      	mov	r3, r0
 80047b4:	b25a      	sxtb	r2, r3
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 80047ba:	210f      	movs	r1, #15
 80047bc:	6838      	ldr	r0, [r7, #0]
 80047be:	f7ff ff4d 	bl	800465c <u8g2_font_get_byte>
 80047c2:	4603      	mov	r3, r0
 80047c4:	b25a      	sxtb	r2, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 80047ca:	2110      	movs	r1, #16
 80047cc:	6838      	ldr	r0, [r7, #0]
 80047ce:	f7ff ff45 	bl	800465c <u8g2_font_get_byte>
 80047d2:	4603      	mov	r3, r0
 80047d4:	b25a      	sxtb	r2, r3
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 80047da:	2111      	movs	r1, #17
 80047dc:	6838      	ldr	r0, [r7, #0]
 80047de:	f7ff ff4f 	bl	8004680 <u8g2_font_get_word>
 80047e2:	4603      	mov	r3, r0
 80047e4:	461a      	mov	r2, r3
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 80047ea:	2113      	movs	r1, #19
 80047ec:	6838      	ldr	r0, [r7, #0]
 80047ee:	f7ff ff47 	bl	8004680 <u8g2_font_get_word>
 80047f2:	4603      	mov	r3, r0
 80047f4:	461a      	mov	r2, r3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 80047fa:	2115      	movs	r1, #21
 80047fc:	6838      	ldr	r0, [r7, #0]
 80047fe:	f7ff ff3f 	bl	8004680 <u8g2_font_get_word>
 8004802:	4603      	mov	r3, r0
 8004804:	461a      	mov	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	82da      	strh	r2, [r3, #22]
#endif
}
 800480a:	bf00      	nop
 800480c:	3708      	adds	r7, #8
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}

08004812 <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 8004812:	b480      	push	{r7}
 8004814:	b085      	sub	sp, #20
 8004816:	af00      	add	r7, sp, #0
 8004818:	6078      	str	r0, [r7, #4]
 800481a:	460b      	mov	r3, r1
 800481c:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	7a9b      	ldrb	r3, [r3, #10]
 8004822:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	781b      	ldrb	r3, [r3, #0]
 800482a:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 800482c:	7bfa      	ldrb	r2, [r7, #15]
 800482e:	7b7b      	ldrb	r3, [r7, #13]
 8004830:	fa42 f303 	asr.w	r3, r2, r3
 8004834:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 8004836:	7b7b      	ldrb	r3, [r7, #13]
 8004838:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 800483a:	7bba      	ldrb	r2, [r7, #14]
 800483c:	78fb      	ldrb	r3, [r7, #3]
 800483e:	4413      	add	r3, r2
 8004840:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 8004842:	7bbb      	ldrb	r3, [r7, #14]
 8004844:	2b07      	cmp	r3, #7
 8004846:	d91a      	bls.n	800487e <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 8004848:	2308      	movs	r3, #8
 800484a:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 800484c:	7b3a      	ldrb	r2, [r7, #12]
 800484e:	7b7b      	ldrb	r3, [r7, #13]
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	1c5a      	adds	r2, r3, #1
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	781b      	ldrb	r3, [r3, #0]
 8004864:	461a      	mov	r2, r3
 8004866:	7b3b      	ldrb	r3, [r7, #12]
 8004868:	fa02 f303 	lsl.w	r3, r2, r3
 800486c:	b25a      	sxtb	r2, r3
 800486e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004872:	4313      	orrs	r3, r2
 8004874:	b25b      	sxtb	r3, r3
 8004876:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 8004878:	7bbb      	ldrb	r3, [r7, #14]
 800487a:	3b08      	subs	r3, #8
 800487c:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 800487e:	78fb      	ldrb	r3, [r7, #3]
 8004880:	f04f 32ff 	mov.w	r2, #4294967295
 8004884:	fa02 f303 	lsl.w	r3, r2, r3
 8004888:	b2db      	uxtb	r3, r3
 800488a:	43db      	mvns	r3, r3
 800488c:	b2da      	uxtb	r2, r3
 800488e:	7bfb      	ldrb	r3, [r7, #15]
 8004890:	4013      	ands	r3, r2
 8004892:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	7bba      	ldrb	r2, [r7, #14]
 8004898:	729a      	strb	r2, [r3, #10]
  return val;
 800489a:	7bfb      	ldrb	r3, [r7, #15]
}
 800489c:	4618      	mov	r0, r3
 800489e:	3714      	adds	r7, #20
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr

080048a8 <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b084      	sub	sp, #16
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	460b      	mov	r3, r1
 80048b2:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 80048b4:	78fb      	ldrb	r3, [r7, #3]
 80048b6:	4619      	mov	r1, r3
 80048b8:	6878      	ldr	r0, [r7, #4]
 80048ba:	f7ff ffaa 	bl	8004812 <u8g2_font_decode_get_unsigned_bits>
 80048be:	4603      	mov	r3, r0
 80048c0:	73fb      	strb	r3, [r7, #15]
  d = 1;
 80048c2:	2301      	movs	r3, #1
 80048c4:	73bb      	strb	r3, [r7, #14]
  cnt--;
 80048c6:	78fb      	ldrb	r3, [r7, #3]
 80048c8:	3b01      	subs	r3, #1
 80048ca:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 80048cc:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80048d0:	78fb      	ldrb	r3, [r7, #3]
 80048d2:	fa02 f303 	lsl.w	r3, r2, r3
 80048d6:	73bb      	strb	r3, [r7, #14]
  v -= d;
 80048d8:	7bfa      	ldrb	r2, [r7, #15]
 80048da:	7bbb      	ldrb	r3, [r7, #14]
 80048dc:	1ad3      	subs	r3, r2, r3
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	73fb      	strb	r3, [r7, #15]
  return v;
 80048e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	3710      	adds	r7, #16
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}

080048ee <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 80048ee:	b490      	push	{r4, r7}
 80048f0:	b082      	sub	sp, #8
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	4604      	mov	r4, r0
 80048f6:	4608      	mov	r0, r1
 80048f8:	4611      	mov	r1, r2
 80048fa:	461a      	mov	r2, r3
 80048fc:	4623      	mov	r3, r4
 80048fe:	71fb      	strb	r3, [r7, #7]
 8004900:	4603      	mov	r3, r0
 8004902:	71bb      	strb	r3, [r7, #6]
 8004904:	460b      	mov	r3, r1
 8004906:	717b      	strb	r3, [r7, #5]
 8004908:	4613      	mov	r3, r2
 800490a:	713b      	strb	r3, [r7, #4]
  switch(dir)
 800490c:	793b      	ldrb	r3, [r7, #4]
 800490e:	2b02      	cmp	r3, #2
 8004910:	d010      	beq.n	8004934 <u8g2_add_vector_y+0x46>
 8004912:	2b02      	cmp	r3, #2
 8004914:	dc13      	bgt.n	800493e <u8g2_add_vector_y+0x50>
 8004916:	2b00      	cmp	r3, #0
 8004918:	d002      	beq.n	8004920 <u8g2_add_vector_y+0x32>
 800491a:	2b01      	cmp	r3, #1
 800491c:	d005      	beq.n	800492a <u8g2_add_vector_y+0x3c>
 800491e:	e00e      	b.n	800493e <u8g2_add_vector_y+0x50>
  {
    case 0:
      dy += y;
 8004920:	797a      	ldrb	r2, [r7, #5]
 8004922:	79fb      	ldrb	r3, [r7, #7]
 8004924:	4413      	add	r3, r2
 8004926:	71fb      	strb	r3, [r7, #7]
      break;
 8004928:	e00e      	b.n	8004948 <u8g2_add_vector_y+0x5a>
    case 1:
      dy += x;
 800492a:	79ba      	ldrb	r2, [r7, #6]
 800492c:	79fb      	ldrb	r3, [r7, #7]
 800492e:	4413      	add	r3, r2
 8004930:	71fb      	strb	r3, [r7, #7]
      break;
 8004932:	e009      	b.n	8004948 <u8g2_add_vector_y+0x5a>
    case 2:
      dy -= y;
 8004934:	797b      	ldrb	r3, [r7, #5]
 8004936:	79fa      	ldrb	r2, [r7, #7]
 8004938:	1ad3      	subs	r3, r2, r3
 800493a:	71fb      	strb	r3, [r7, #7]
      break;
 800493c:	e004      	b.n	8004948 <u8g2_add_vector_y+0x5a>
    default:
      dy -= x;
 800493e:	79bb      	ldrb	r3, [r7, #6]
 8004940:	79fa      	ldrb	r2, [r7, #7]
 8004942:	1ad3      	subs	r3, r2, r3
 8004944:	71fb      	strb	r3, [r7, #7]
      break;      
 8004946:	bf00      	nop
  }
  return dy;
 8004948:	79fb      	ldrb	r3, [r7, #7]
}
 800494a:	4618      	mov	r0, r3
 800494c:	3708      	adds	r7, #8
 800494e:	46bd      	mov	sp, r7
 8004950:	bc90      	pop	{r4, r7}
 8004952:	4770      	bx	lr

08004954 <u8g2_add_vector_x>:

static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir) U8G2_NOINLINE;
static u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 8004954:	b490      	push	{r4, r7}
 8004956:	b082      	sub	sp, #8
 8004958:	af00      	add	r7, sp, #0
 800495a:	4604      	mov	r4, r0
 800495c:	4608      	mov	r0, r1
 800495e:	4611      	mov	r1, r2
 8004960:	461a      	mov	r2, r3
 8004962:	4623      	mov	r3, r4
 8004964:	71fb      	strb	r3, [r7, #7]
 8004966:	4603      	mov	r3, r0
 8004968:	71bb      	strb	r3, [r7, #6]
 800496a:	460b      	mov	r3, r1
 800496c:	717b      	strb	r3, [r7, #5]
 800496e:	4613      	mov	r3, r2
 8004970:	713b      	strb	r3, [r7, #4]
  switch(dir)
 8004972:	793b      	ldrb	r3, [r7, #4]
 8004974:	2b02      	cmp	r3, #2
 8004976:	d010      	beq.n	800499a <u8g2_add_vector_x+0x46>
 8004978:	2b02      	cmp	r3, #2
 800497a:	dc13      	bgt.n	80049a4 <u8g2_add_vector_x+0x50>
 800497c:	2b00      	cmp	r3, #0
 800497e:	d002      	beq.n	8004986 <u8g2_add_vector_x+0x32>
 8004980:	2b01      	cmp	r3, #1
 8004982:	d005      	beq.n	8004990 <u8g2_add_vector_x+0x3c>
 8004984:	e00e      	b.n	80049a4 <u8g2_add_vector_x+0x50>
  {
    case 0:
      dx += x;
 8004986:	79ba      	ldrb	r2, [r7, #6]
 8004988:	79fb      	ldrb	r3, [r7, #7]
 800498a:	4413      	add	r3, r2
 800498c:	71fb      	strb	r3, [r7, #7]
      break;
 800498e:	e00e      	b.n	80049ae <u8g2_add_vector_x+0x5a>
    case 1:
      dx -= y;
 8004990:	797b      	ldrb	r3, [r7, #5]
 8004992:	79fa      	ldrb	r2, [r7, #7]
 8004994:	1ad3      	subs	r3, r2, r3
 8004996:	71fb      	strb	r3, [r7, #7]
      break;
 8004998:	e009      	b.n	80049ae <u8g2_add_vector_x+0x5a>
    case 2:
      dx -= x;
 800499a:	79bb      	ldrb	r3, [r7, #6]
 800499c:	79fa      	ldrb	r2, [r7, #7]
 800499e:	1ad3      	subs	r3, r2, r3
 80049a0:	71fb      	strb	r3, [r7, #7]
      break;
 80049a2:	e004      	b.n	80049ae <u8g2_add_vector_x+0x5a>
    default:
      dx += y;
 80049a4:	797a      	ldrb	r2, [r7, #5]
 80049a6:	79fb      	ldrb	r3, [r7, #7]
 80049a8:	4413      	add	r3, r2
 80049aa:	71fb      	strb	r3, [r7, #7]
      break;      
 80049ac:	bf00      	nop
  }
  return dx;
 80049ae:	79fb      	ldrb	r3, [r7, #7]
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	3708      	adds	r7, #8
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bc90      	pop	{r4, r7}
 80049b8:	4770      	bx	lr

080049ba <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 80049ba:	b580      	push	{r7, lr}
 80049bc:	b088      	sub	sp, #32
 80049be:	af02      	add	r7, sp, #8
 80049c0:	6078      	str	r0, [r7, #4]
 80049c2:	460b      	mov	r3, r1
 80049c4:	70fb      	strb	r3, [r7, #3]
 80049c6:	4613      	mov	r3, r2
 80049c8:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	3358      	adds	r3, #88	; 0x58
 80049ce:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 80049d0:	78fb      	ldrb	r3, [r7, #3]
 80049d2:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	f993 3006 	ldrsb.w	r3, [r3, #6]
 80049da:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	f993 3007 	ldrsb.w	r3, [r3, #7]
 80049e2:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80049ea:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 80049ec:	7bfa      	ldrb	r2, [r7, #15]
 80049ee:	7d7b      	ldrb	r3, [r7, #21]
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 80049f4:	7bfb      	ldrb	r3, [r7, #15]
 80049f6:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 80049f8:	7dfa      	ldrb	r2, [r7, #23]
 80049fa:	7bfb      	ldrb	r3, [r7, #15]
 80049fc:	429a      	cmp	r2, r3
 80049fe:	d201      	bcs.n	8004a04 <u8g2_font_decode_len+0x4a>
      current = cnt;
 8004a00:	7dfb      	ldrb	r3, [r7, #23]
 8004a02:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	791b      	ldrb	r3, [r3, #4]
 8004a08:	73bb      	strb	r3, [r7, #14]
    y = decode->target_y;
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	795b      	ldrb	r3, [r3, #5]
 8004a0e:	737b      	strb	r3, [r7, #13]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 8004a10:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8004a14:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	7b9b      	ldrb	r3, [r3, #14]
 8004a1c:	7bb8      	ldrb	r0, [r7, #14]
 8004a1e:	f7ff ff99 	bl	8004954 <u8g2_add_vector_x>
 8004a22:	4603      	mov	r3, r0
 8004a24:	73bb      	strb	r3, [r7, #14]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 8004a26:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8004a2a:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	7b9b      	ldrb	r3, [r3, #14]
 8004a32:	7b78      	ldrb	r0, [r7, #13]
 8004a34:	f7ff ff5b 	bl	80048ee <u8g2_add_vector_y>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	737b      	strb	r3, [r7, #13]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 8004a3c:	78bb      	ldrb	r3, [r7, #2]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00f      	beq.n	8004a62 <u8g2_font_decode_len+0xa8>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	7b1a      	ldrb	r2, [r3, #12]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
      u8g2_DrawHVLine(u8g2, 
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	7b9b      	ldrb	r3, [r3, #14]
 8004a50:	7db8      	ldrb	r0, [r7, #22]
 8004a52:	7b7a      	ldrb	r2, [r7, #13]
 8004a54:	7bb9      	ldrb	r1, [r7, #14]
 8004a56:	9300      	str	r3, [sp, #0]
 8004a58:	4603      	mov	r3, r0
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f000 fc05 	bl	800526a <u8g2_DrawHVLine>
 8004a60:	e012      	b.n	8004a88 <u8g2_font_decode_len+0xce>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	7adb      	ldrb	r3, [r3, #11]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d10e      	bne.n	8004a88 <u8g2_font_decode_len+0xce>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	7b5a      	ldrb	r2, [r3, #13]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
      u8g2_DrawHVLine(u8g2, 
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	7b9b      	ldrb	r3, [r3, #14]
 8004a78:	7db8      	ldrb	r0, [r7, #22]
 8004a7a:	7b7a      	ldrb	r2, [r7, #13]
 8004a7c:	7bb9      	ldrb	r1, [r7, #14]
 8004a7e:	9300      	str	r3, [sp, #0]
 8004a80:	4603      	mov	r3, r0
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f000 fbf1 	bl	800526a <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 8004a88:	7dfa      	ldrb	r2, [r7, #23]
 8004a8a:	7bfb      	ldrb	r3, [r7, #15]
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d309      	bcc.n	8004aa4 <u8g2_font_decode_len+0xea>
      break;
    cnt -= rem;
 8004a90:	7dfa      	ldrb	r2, [r7, #23]
 8004a92:	7bfb      	ldrb	r3, [r7, #15]
 8004a94:	1ad3      	subs	r3, r2, r3
 8004a96:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	757b      	strb	r3, [r7, #21]
    ly++;
 8004a9c:	7d3b      	ldrb	r3, [r7, #20]
 8004a9e:	3301      	adds	r3, #1
 8004aa0:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 8004aa2:	e79f      	b.n	80049e4 <u8g2_font_decode_len+0x2a>
      break;
 8004aa4:	bf00      	nop
  }
  lx += cnt;
 8004aa6:	7d7a      	ldrb	r2, [r7, #21]
 8004aa8:	7dfb      	ldrb	r3, [r7, #23]
 8004aaa:	4413      	add	r3, r2
 8004aac:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 8004aae:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	719a      	strb	r2, [r3, #6]
  decode->y = ly;
 8004ab6:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	71da      	strb	r2, [r3, #7]
  
}
 8004abe:	bf00      	nop
 8004ac0:	3718      	adds	r7, #24
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}

08004ac6 <u8g2_font_setup_decode>:

static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8004ac6:	b580      	push	{r7, lr}
 8004ac8:	b084      	sub	sp, #16
 8004aca:	af00      	add	r7, sp, #0
 8004acc:	6078      	str	r0, [r7, #4]
 8004ace:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	3358      	adds	r3, #88	; 0x58
 8004ad4:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	683a      	ldr	r2, [r7, #0]
 8004ada:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	729a      	strb	r2, [r3, #10]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8004ae8:	4619      	mov	r1, r3
 8004aea:	68f8      	ldr	r0, [r7, #12]
 8004aec:	f7ff fe91 	bl	8004812 <u8g2_font_decode_get_unsigned_bits>
 8004af0:	4603      	mov	r3, r0
 8004af2:	b25a      	sxtb	r2, r3
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	721a      	strb	r2, [r3, #8]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 8004afe:	4619      	mov	r1, r3
 8004b00:	68f8      	ldr	r0, [r7, #12]
 8004b02:	f7ff fe86 	bl	8004812 <u8g2_font_decode_get_unsigned_bits>
 8004b06:	4603      	mov	r3, r0
 8004b08:	b25a      	sxtb	r2, r3
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	725a      	strb	r2, [r3, #9]
  
  decode->fg_color = u8g2->draw_color;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	f893 2086 	ldrb.w	r2, [r3, #134]	; 0x86
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	731a      	strb	r2, [r3, #12]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	7b1b      	ldrb	r3, [r3, #12]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	bf0c      	ite	eq
 8004b20:	2301      	moveq	r3, #1
 8004b22:	2300      	movne	r3, #0
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	461a      	mov	r2, r3
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	735a      	strb	r2, [r3, #13]
}
 8004b2c:	bf00      	nop
 8004b2e:	3710      	adds	r7, #16
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b088      	sub	sp, #32
 8004b38:	af02      	add	r7, sp, #8
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	3358      	adds	r3, #88	; 0x58
 8004b42:	613b      	str	r3, [r7, #16]
    
  u8g2_font_setup_decode(u8g2, glyph_data);
 8004b44:	6839      	ldr	r1, [r7, #0]
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f7ff ffbd 	bl	8004ac6 <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8004b52:	73fb      	strb	r3, [r7, #15]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 8004b5a:	4619      	mov	r1, r3
 8004b5c:	6938      	ldr	r0, [r7, #16]
 8004b5e:	f7ff fea3 	bl	80048a8 <u8g2_font_decode_get_signed_bits>
 8004b62:	4603      	mov	r3, r0
 8004b64:	73bb      	strb	r3, [r7, #14]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 8004b6c:	4619      	mov	r1, r3
 8004b6e:	6938      	ldr	r0, [r7, #16]
 8004b70:	f7ff fe9a 	bl	80048a8 <u8g2_font_decode_get_signed_bits>
 8004b74:	4603      	mov	r3, r0
 8004b76:	737b      	strb	r3, [r7, #13]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004b7e:	4619      	mov	r1, r3
 8004b80:	6938      	ldr	r0, [r7, #16]
 8004b82:	f7ff fe91 	bl	80048a8 <u8g2_font_decode_get_signed_bits>
 8004b86:	4603      	mov	r3, r0
 8004b88:	733b      	strb	r3, [r7, #12]
  
  if ( decode->glyph_width > 0 )
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	f340 80cf 	ble.w	8004d34 <u8g2_font_decode_glyph+0x200>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	7918      	ldrb	r0, [r3, #4]
 8004b9a:	7bfa      	ldrb	r2, [r7, #15]
 8004b9c:	7b7b      	ldrb	r3, [r7, #13]
 8004b9e:	4413      	add	r3, r2
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	425b      	negs	r3, r3
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	b25a      	sxtb	r2, r3
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	7b9b      	ldrb	r3, [r3, #14]
 8004bac:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8004bb0:	f7ff fed0 	bl	8004954 <u8g2_add_vector_x>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	711a      	strb	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	7958      	ldrb	r0, [r3, #5]
 8004bc0:	7bfa      	ldrb	r2, [r7, #15]
 8004bc2:	7b7b      	ldrb	r3, [r7, #13]
 8004bc4:	4413      	add	r3, r2
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	425b      	negs	r3, r3
 8004bca:	b2db      	uxtb	r3, r3
 8004bcc:	b25a      	sxtb	r2, r3
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	7b9b      	ldrb	r3, [r3, #14]
 8004bd2:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8004bd6:	f7ff fe8a 	bl	80048ee <u8g2_add_vector_y>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	461a      	mov	r2, r3
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	715a      	strb	r2, [r3, #5]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	791b      	ldrb	r3, [r3, #4]
 8004be6:	75fb      	strb	r3, [r7, #23]
      y0 = decode->target_y;
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	795b      	ldrb	r3, [r3, #5]
 8004bec:	757b      	strb	r3, [r7, #21]
      x1 = x0;
 8004bee:	7dfb      	ldrb	r3, [r7, #23]
 8004bf0:	75bb      	strb	r3, [r7, #22]
      y1 = y0;
 8004bf2:	7d7b      	ldrb	r3, [r7, #21]
 8004bf4:	753b      	strb	r3, [r7, #20]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	7b9b      	ldrb	r3, [r3, #14]
 8004bfa:	2b03      	cmp	r3, #3
 8004bfc:	d852      	bhi.n	8004ca4 <u8g2_font_decode_glyph+0x170>
 8004bfe:	a201      	add	r2, pc, #4	; (adr r2, 8004c04 <u8g2_font_decode_glyph+0xd0>)
 8004c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c04:	08004c15 	.word	0x08004c15
 8004c08:	08004c2d 	.word	0x08004c2d
 8004c0c:	08004c51 	.word	0x08004c51
 8004c10:	08004c81 	.word	0x08004c81
      {
	case 0:
	    x1 += decode->glyph_width;
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8004c1a:	b2da      	uxtb	r2, r3
 8004c1c:	7dbb      	ldrb	r3, [r7, #22]
 8004c1e:	4413      	add	r3, r2
 8004c20:	75bb      	strb	r3, [r7, #22]
	    y1 += h;
 8004c22:	7bfa      	ldrb	r2, [r7, #15]
 8004c24:	7d3b      	ldrb	r3, [r7, #20]
 8004c26:	4413      	add	r3, r2
 8004c28:	753b      	strb	r3, [r7, #20]
	    break;
 8004c2a:	e03b      	b.n	8004ca4 <u8g2_font_decode_glyph+0x170>
	case 1:
	    x0 -= h;
 8004c2c:	7bfb      	ldrb	r3, [r7, #15]
 8004c2e:	7dfa      	ldrb	r2, [r7, #23]
 8004c30:	1ad3      	subs	r3, r2, r3
 8004c32:	75fb      	strb	r3, [r7, #23]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8004c34:	7dfb      	ldrb	r3, [r7, #23]
 8004c36:	3301      	adds	r3, #1
 8004c38:	75fb      	strb	r3, [r7, #23]
	    x1++;
 8004c3a:	7dbb      	ldrb	r3, [r7, #22]
 8004c3c:	3301      	adds	r3, #1
 8004c3e:	75bb      	strb	r3, [r7, #22]
	    y1 += decode->glyph_width;
 8004c40:	693b      	ldr	r3, [r7, #16]
 8004c42:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8004c46:	b2da      	uxtb	r2, r3
 8004c48:	7d3b      	ldrb	r3, [r7, #20]
 8004c4a:	4413      	add	r3, r2
 8004c4c:	753b      	strb	r3, [r7, #20]
	    break;
 8004c4e:	e029      	b.n	8004ca4 <u8g2_font_decode_glyph+0x170>
	case 2:
	    x0 -= decode->glyph_width;
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	7dfa      	ldrb	r2, [r7, #23]
 8004c5a:	1ad3      	subs	r3, r2, r3
 8004c5c:	75fb      	strb	r3, [r7, #23]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8004c5e:	7dfb      	ldrb	r3, [r7, #23]
 8004c60:	3301      	adds	r3, #1
 8004c62:	75fb      	strb	r3, [r7, #23]
	    x1++;
 8004c64:	7dbb      	ldrb	r3, [r7, #22]
 8004c66:	3301      	adds	r3, #1
 8004c68:	75bb      	strb	r3, [r7, #22]
	    y0 -= h;
 8004c6a:	7bfb      	ldrb	r3, [r7, #15]
 8004c6c:	7d7a      	ldrb	r2, [r7, #21]
 8004c6e:	1ad3      	subs	r3, r2, r3
 8004c70:	757b      	strb	r3, [r7, #21]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8004c72:	7d7b      	ldrb	r3, [r7, #21]
 8004c74:	3301      	adds	r3, #1
 8004c76:	757b      	strb	r3, [r7, #21]
	    y1++;
 8004c78:	7d3b      	ldrb	r3, [r7, #20]
 8004c7a:	3301      	adds	r3, #1
 8004c7c:	753b      	strb	r3, [r7, #20]
	    break;	  
 8004c7e:	e011      	b.n	8004ca4 <u8g2_font_decode_glyph+0x170>
	case 3:
	    x1 += h;
 8004c80:	7bfa      	ldrb	r2, [r7, #15]
 8004c82:	7dbb      	ldrb	r3, [r7, #22]
 8004c84:	4413      	add	r3, r2
 8004c86:	75bb      	strb	r3, [r7, #22]
	    y0 -= decode->glyph_width;
 8004c88:	693b      	ldr	r3, [r7, #16]
 8004c8a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8004c8e:	b2db      	uxtb	r3, r3
 8004c90:	7d7a      	ldrb	r2, [r7, #21]
 8004c92:	1ad3      	subs	r3, r2, r3
 8004c94:	757b      	strb	r3, [r7, #21]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8004c96:	7d7b      	ldrb	r3, [r7, #21]
 8004c98:	3301      	adds	r3, #1
 8004c9a:	757b      	strb	r3, [r7, #21]
	    y1++;
 8004c9c:	7d3b      	ldrb	r3, [r7, #20]
 8004c9e:	3301      	adds	r3, #1
 8004ca0:	753b      	strb	r3, [r7, #20]
	    break;	  
 8004ca2:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 8004ca4:	7db8      	ldrb	r0, [r7, #22]
 8004ca6:	7d7a      	ldrb	r2, [r7, #21]
 8004ca8:	7df9      	ldrb	r1, [r7, #23]
 8004caa:	7d3b      	ldrb	r3, [r7, #20]
 8004cac:	9300      	str	r3, [sp, #0]
 8004cae:	4603      	mov	r3, r0
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f000 fbf5 	bl	80054a0 <u8g2_IsIntersection>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d102      	bne.n	8004cc2 <u8g2_font_decode_glyph+0x18e>
	return d;
 8004cbc:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8004cc0:	e03a      	b.n	8004d38 <u8g2_font_decode_glyph+0x204>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	719a      	strb	r2, [r3, #6]
    decode->y = 0;
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	71da      	strb	r2, [r3, #7]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8004cd4:	4619      	mov	r1, r3
 8004cd6:	6938      	ldr	r0, [r7, #16]
 8004cd8:	f7ff fd9b 	bl	8004812 <u8g2_font_decode_get_unsigned_bits>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	72fb      	strb	r3, [r7, #11]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	6938      	ldr	r0, [r7, #16]
 8004cea:	f7ff fd92 	bl	8004812 <u8g2_font_decode_get_unsigned_bits>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	72bb      	strb	r3, [r7, #10]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 8004cf2:	7afb      	ldrb	r3, [r7, #11]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	4619      	mov	r1, r3
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f7ff fe5e 	bl	80049ba <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 8004cfe:	7abb      	ldrb	r3, [r7, #10]
 8004d00:	2201      	movs	r2, #1
 8004d02:	4619      	mov	r1, r3
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f7ff fe58 	bl	80049ba <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8004d0a:	2101      	movs	r1, #1
 8004d0c:	6938      	ldr	r0, [r7, #16]
 8004d0e:	f7ff fd80 	bl	8004812 <u8g2_font_decode_get_unsigned_bits>
 8004d12:	4603      	mov	r3, r0
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d1ec      	bne.n	8004cf2 <u8g2_font_decode_glyph+0x1be>

      if ( decode->y >= h )
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	f993 3007 	ldrsb.w	r3, [r3, #7]
 8004d1e:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8004d22:	429a      	cmp	r2, r3
 8004d24:	dd00      	ble.n	8004d28 <u8g2_font_decode_glyph+0x1f4>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8004d26:	e7d2      	b.n	8004cce <u8g2_font_decode_glyph+0x19a>
	break;
 8004d28:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	7b1a      	ldrb	r2, [r3, #12]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
  }
  return d;
 8004d34:	f997 300c 	ldrsb.w	r3, [r7, #12]
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3718      	adds	r7, #24
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b086      	sub	sp, #24
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
 8004d48:	460b      	mov	r3, r1
 8004d4a:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d50:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	3317      	adds	r3, #23
 8004d56:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 8004d58:	887b      	ldrh	r3, [r7, #2]
 8004d5a:	2bff      	cmp	r3, #255	; 0xff
 8004d5c:	d82a      	bhi.n	8004db4 <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 8004d5e:	887b      	ldrh	r3, [r7, #2]
 8004d60:	2b60      	cmp	r3, #96	; 0x60
 8004d62:	d907      	bls.n	8004d74 <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	4413      	add	r3, r2
 8004d70:	617b      	str	r3, [r7, #20]
 8004d72:	e009      	b.n	8004d88 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 8004d74:	887b      	ldrh	r3, [r7, #2]
 8004d76:	2b40      	cmp	r3, #64	; 0x40
 8004d78:	d906      	bls.n	8004d88 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	f8b3 307a 	ldrh.w	r3, [r3, #122]	; 0x7a
 8004d80:	461a      	mov	r2, r3
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	4413      	add	r3, r2
 8004d86:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	3301      	adds	r3, #1
 8004d8c:	781b      	ldrb	r3, [r3, #0]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d04e      	beq.n	8004e30 <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	781b      	ldrb	r3, [r3, #0]
 8004d96:	b29b      	uxth	r3, r3
 8004d98:	887a      	ldrh	r2, [r7, #2]
 8004d9a:	429a      	cmp	r2, r3
 8004d9c:	d102      	bne.n	8004da4 <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	3302      	adds	r3, #2
 8004da2:	e049      	b.n	8004e38 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	3301      	adds	r3, #1
 8004da8:	781b      	ldrb	r3, [r3, #0]
 8004daa:	461a      	mov	r2, r3
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	4413      	add	r3, r2
 8004db0:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8004db2:	e7e9      	b.n	8004d88 <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	f8b3 307e 	ldrh.w	r3, [r3, #126]	; 0x7e
 8004dba:	461a      	mov	r2, r3
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	4413      	add	r3, r2
 8004dc0:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8004dc6:	2100      	movs	r1, #0
 8004dc8:	6938      	ldr	r0, [r7, #16]
 8004dca:	f7ff fc59 	bl	8004680 <u8g2_font_get_word>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	461a      	mov	r2, r3
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	4413      	add	r3, r2
 8004dd6:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8004dd8:	2102      	movs	r1, #2
 8004dda:	6938      	ldr	r0, [r7, #16]
 8004ddc:	f7ff fc50 	bl	8004680 <u8g2_font_get_word>
 8004de0:	4603      	mov	r3, r0
 8004de2:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	3304      	adds	r3, #4
 8004de8:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 8004dea:	89fa      	ldrh	r2, [r7, #14]
 8004dec:	887b      	ldrh	r3, [r7, #2]
 8004dee:	429a      	cmp	r2, r3
 8004df0:	d3e9      	bcc.n	8004dc6 <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	781b      	ldrb	r3, [r3, #0]
 8004df6:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 8004df8:	89fb      	ldrh	r3, [r7, #14]
 8004dfa:	021b      	lsls	r3, r3, #8
 8004dfc:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	3301      	adds	r3, #1
 8004e02:	781b      	ldrb	r3, [r3, #0]
 8004e04:	b29a      	uxth	r2, r3
 8004e06:	89fb      	ldrh	r3, [r7, #14]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 8004e0c:	89fb      	ldrh	r3, [r7, #14]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d010      	beq.n	8004e34 <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 8004e12:	89fa      	ldrh	r2, [r7, #14]
 8004e14:	887b      	ldrh	r3, [r7, #2]
 8004e16:	429a      	cmp	r2, r3
 8004e18:	d102      	bne.n	8004e20 <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	3303      	adds	r3, #3
 8004e1e:	e00b      	b.n	8004e38 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	3302      	adds	r3, #2
 8004e24:	781b      	ldrb	r3, [r3, #0]
 8004e26:	461a      	mov	r2, r3
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	4413      	add	r3, r2
 8004e2c:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 8004e2e:	e7e0      	b.n	8004df2 <u8g2_font_get_glyph_data+0xb2>
	break;
 8004e30:	bf00      	nop
 8004e32:	e000      	b.n	8004e36 <u8g2_font_get_glyph_data+0xf6>
	break;
 8004e34:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 8004e36:	2300      	movs	r3, #0
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3718      	adds	r7, #24
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b084      	sub	sp, #16
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	4608      	mov	r0, r1
 8004e4a:	4611      	mov	r1, r2
 8004e4c:	461a      	mov	r2, r3
 8004e4e:	4603      	mov	r3, r0
 8004e50:	70fb      	strb	r3, [r7, #3]
 8004e52:	460b      	mov	r3, r1
 8004e54:	70bb      	strb	r3, [r7, #2]
 8004e56:	4613      	mov	r3, r2
 8004e58:	803b      	strh	r3, [r7, #0]
  u8g2_uint_t dx = 0;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	73fb      	strb	r3, [r7, #15]
  u8g2->font_decode.target_x = x;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	78fa      	ldrb	r2, [r7, #3]
 8004e62:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  u8g2->font_decode.target_y = y;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	78ba      	ldrb	r2, [r7, #2]
 8004e6a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 8004e6e:	883b      	ldrh	r3, [r7, #0]
 8004e70:	4619      	mov	r1, r3
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f7ff ff64 	bl	8004d40 <u8g2_font_get_glyph_data>
 8004e78:	60b8      	str	r0, [r7, #8]
  if ( glyph_data != NULL )
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d005      	beq.n	8004e8c <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 8004e80:	68b9      	ldr	r1, [r7, #8]
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f7ff fe56 	bl	8004b34 <u8g2_font_decode_glyph>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	73fb      	strb	r3, [r7, #15]
  }
  return dx;
 8004e8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3710      	adds	r7, #16
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
	...

08004e98 <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
 8004ea0:	4608      	mov	r0, r1
 8004ea2:	4611      	mov	r1, r2
 8004ea4:	461a      	mov	r2, r3
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	70fb      	strb	r3, [r7, #3]
 8004eaa:	460b      	mov	r3, r1
 8004eac:	70bb      	strb	r3, [r7, #2]
 8004eae:	4613      	mov	r3, r2
 8004eb0:	803b      	strh	r3, [r7, #0]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8004eb8:	2b03      	cmp	r3, #3
 8004eba:	d833      	bhi.n	8004f24 <u8g2_DrawGlyph+0x8c>
 8004ebc:	a201      	add	r2, pc, #4	; (adr r2, 8004ec4 <u8g2_DrawGlyph+0x2c>)
 8004ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec2:	bf00      	nop
 8004ec4:	08004ed5 	.word	0x08004ed5
 8004ec8:	08004ee9 	.word	0x08004ee9
 8004ecc:	08004efd 	.word	0x08004efd
 8004ed0:	08004f11 	.word	0x08004f11
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ed8:	6878      	ldr	r0, [r7, #4]
 8004eda:	4798      	blx	r3
 8004edc:	4603      	mov	r3, r0
 8004ede:	461a      	mov	r2, r3
 8004ee0:	78bb      	ldrb	r3, [r7, #2]
 8004ee2:	4413      	add	r3, r2
 8004ee4:	70bb      	strb	r3, [r7, #2]
      break;
 8004ee6:	e01d      	b.n	8004f24 <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eec:	6878      	ldr	r0, [r7, #4]
 8004eee:	4798      	blx	r3
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	78fb      	ldrb	r3, [r7, #3]
 8004ef6:	1a9b      	subs	r3, r3, r2
 8004ef8:	70fb      	strb	r3, [r7, #3]
      break;
 8004efa:	e013      	b.n	8004f24 <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f00:	6878      	ldr	r0, [r7, #4]
 8004f02:	4798      	blx	r3
 8004f04:	4603      	mov	r3, r0
 8004f06:	461a      	mov	r2, r3
 8004f08:	78bb      	ldrb	r3, [r7, #2]
 8004f0a:	1a9b      	subs	r3, r3, r2
 8004f0c:	70bb      	strb	r3, [r7, #2]
      break;
 8004f0e:	e009      	b.n	8004f24 <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f14:	6878      	ldr	r0, [r7, #4]
 8004f16:	4798      	blx	r3
 8004f18:	4603      	mov	r3, r0
 8004f1a:	461a      	mov	r2, r3
 8004f1c:	78fb      	ldrb	r3, [r7, #3]
 8004f1e:	4413      	add	r3, r2
 8004f20:	70fb      	strb	r3, [r7, #3]
      break;
 8004f22:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 8004f24:	883b      	ldrh	r3, [r7, #0]
 8004f26:	78ba      	ldrb	r2, [r7, #2]
 8004f28:	78f9      	ldrb	r1, [r7, #3]
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f7ff ff88 	bl	8004e40 <u8g2_font_draw_glyph>
 8004f30:	4603      	mov	r3, r0
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3708      	adds	r7, #8
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
 8004f3a:	bf00      	nop

08004f3c <u8g2_draw_string>:

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b086      	sub	sp, #24
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	60f8      	str	r0, [r7, #12]
 8004f44:	607b      	str	r3, [r7, #4]
 8004f46:	460b      	mov	r3, r1
 8004f48:	72fb      	strb	r3, [r7, #11]
 8004f4a:	4613      	mov	r3, r2
 8004f4c:	72bb      	strb	r3, [r7, #10]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8004f4e:	68f8      	ldr	r0, [r7, #12]
 8004f50:	f000 fce3 	bl	800591a <u8x8_utf8_init>
  sum = 0;
 8004f54:	2300      	movs	r3, #0
 8004f56:	75fb      	strb	r3, [r7, #23]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	687a      	ldr	r2, [r7, #4]
 8004f5e:	7812      	ldrb	r2, [r2, #0]
 8004f60:	4611      	mov	r1, r2
 8004f62:	68f8      	ldr	r0, [r7, #12]
 8004f64:	4798      	blx	r3
 8004f66:	4603      	mov	r3, r0
 8004f68:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 8004f6a:	8abb      	ldrh	r3, [r7, #20]
 8004f6c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d038      	beq.n	8004fe6 <u8g2_draw_string+0xaa>
      break;
    str++;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	3301      	adds	r3, #1
 8004f78:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 8004f7a:	8abb      	ldrh	r3, [r7, #20]
 8004f7c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d0e9      	beq.n	8004f58 <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8004f84:	8abb      	ldrh	r3, [r7, #20]
 8004f86:	7aba      	ldrb	r2, [r7, #10]
 8004f88:	7af9      	ldrb	r1, [r7, #11]
 8004f8a:	68f8      	ldr	r0, [r7, #12]
 8004f8c:	f7ff ff84 	bl	8004e98 <u8g2_DrawGlyph>
 8004f90:	4603      	mov	r3, r0
 8004f92:	74fb      	strb	r3, [r7, #19]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8004f9a:	2b03      	cmp	r3, #3
 8004f9c:	d81e      	bhi.n	8004fdc <u8g2_draw_string+0xa0>
 8004f9e:	a201      	add	r2, pc, #4	; (adr r2, 8004fa4 <u8g2_draw_string+0x68>)
 8004fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fa4:	08004fb5 	.word	0x08004fb5
 8004fa8:	08004fbf 	.word	0x08004fbf
 8004fac:	08004fc9 	.word	0x08004fc9
 8004fb0:	08004fd3 	.word	0x08004fd3
      {
	case 0:
	  x += delta;
 8004fb4:	7afa      	ldrb	r2, [r7, #11]
 8004fb6:	7cfb      	ldrb	r3, [r7, #19]
 8004fb8:	4413      	add	r3, r2
 8004fba:	72fb      	strb	r3, [r7, #11]
	  break;
 8004fbc:	e00e      	b.n	8004fdc <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 8004fbe:	7aba      	ldrb	r2, [r7, #10]
 8004fc0:	7cfb      	ldrb	r3, [r7, #19]
 8004fc2:	4413      	add	r3, r2
 8004fc4:	72bb      	strb	r3, [r7, #10]
	  break;
 8004fc6:	e009      	b.n	8004fdc <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8004fc8:	7afa      	ldrb	r2, [r7, #11]
 8004fca:	7cfb      	ldrb	r3, [r7, #19]
 8004fcc:	1ad3      	subs	r3, r2, r3
 8004fce:	72fb      	strb	r3, [r7, #11]
	  break;
 8004fd0:	e004      	b.n	8004fdc <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 8004fd2:	7aba      	ldrb	r2, [r7, #10]
 8004fd4:	7cfb      	ldrb	r3, [r7, #19]
 8004fd6:	1ad3      	subs	r3, r2, r3
 8004fd8:	72bb      	strb	r3, [r7, #10]
	  break;
 8004fda:	bf00      	nop
      }
#else
      x += delta;
#endif

      sum += delta;    
 8004fdc:	7dfa      	ldrb	r2, [r7, #23]
 8004fde:	7cfb      	ldrb	r3, [r7, #19]
 8004fe0:	4413      	add	r3, r2
 8004fe2:	75fb      	strb	r3, [r7, #23]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8004fe4:	e7b8      	b.n	8004f58 <u8g2_draw_string+0x1c>
      break;
 8004fe6:	bf00      	nop
    }
  }
  return sum;
 8004fe8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3718      	adds	r7, #24
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	bf00      	nop

08004ff4 <u8g2_DrawStr>:

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b084      	sub	sp, #16
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	607b      	str	r3, [r7, #4]
 8004ffe:	460b      	mov	r3, r1
 8005000:	72fb      	strb	r3, [r7, #11]
 8005002:	4613      	mov	r3, r2
 8005004:	72bb      	strb	r3, [r7, #10]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	4a06      	ldr	r2, [pc, #24]	; (8005024 <u8g2_DrawStr+0x30>)
 800500a:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 800500c:	7aba      	ldrb	r2, [r7, #10]
 800500e:	7af9      	ldrb	r1, [r7, #11]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	68f8      	ldr	r0, [r7, #12]
 8005014:	f7ff ff92 	bl	8004f3c <u8g2_draw_string>
 8005018:	4603      	mov	r3, r0
}
 800501a:	4618      	mov	r0, r3
 800501c:	3710      	adds	r7, #16
 800501e:	46bd      	mov	sp, r7
 8005020:	bd80      	pop	{r7, pc}
 8005022:	bf00      	nop
 8005024:	08005937 	.word	0x08005937

08005028 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 8005028:	b480      	push	{r7}
 800502a:	b083      	sub	sp, #12
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005034:	2b00      	cmp	r3, #0
 8005036:	d05d      	beq.n	80050f4 <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	f993 2075 	ldrsb.w	r2, [r3, #117]	; 0x75
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	f993 2076 	ldrsb.w	r2, [r3, #118]	; 0x76
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8005056:	2b00      	cmp	r3, #0
 8005058:	d04d      	beq.n	80050f6 <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8005060:	2b01      	cmp	r3, #1
 8005062:	d11c      	bne.n	800509e <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	f993 2082 	ldrsb.w	r2, [r3, #130]	; 0x82
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	f993 3077 	ldrsb.w	r3, [r3, #119]	; 0x77
 8005070:	429a      	cmp	r2, r3
 8005072:	da05      	bge.n	8005080 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f993 2077 	ldrsb.w	r2, [r3, #119]	; 0x77
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	f993 2083 	ldrsb.w	r2, [r3, #131]	; 0x83
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	f993 3078 	ldrsb.w	r3, [r3, #120]	; 0x78
 800508c:	429a      	cmp	r2, r3
 800508e:	dd32      	ble.n	80050f6 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	f993 2078 	ldrsb.w	r2, [r3, #120]	; 0x78
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 800509c:	e02b      	b.n	80050f6 <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	f993 3082 	ldrsb.w	r3, [r3, #130]	; 0x82
 80050a4:	461a      	mov	r2, r3
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f993 3072 	ldrsb.w	r3, [r3, #114]	; 0x72
 80050ac:	4619      	mov	r1, r3
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	f993 3074 	ldrsb.w	r3, [r3, #116]	; 0x74
 80050b4:	440b      	add	r3, r1
 80050b6:	429a      	cmp	r2, r3
 80050b8:	da0d      	bge.n	80050d6 <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f993 3072 	ldrsb.w	r3, [r3, #114]	; 0x72
 80050c0:	b2da      	uxtb	r2, r3
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f993 3074 	ldrsb.w	r3, [r3, #116]	; 0x74
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	4413      	add	r3, r2
 80050cc:	b2db      	uxtb	r3, r3
 80050ce:	b25a      	sxtb	r2, r3
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	f993 2083 	ldrsb.w	r2, [r3, #131]	; 0x83
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	f993 3074 	ldrsb.w	r3, [r3, #116]	; 0x74
 80050e2:	429a      	cmp	r2, r3
 80050e4:	dd07      	ble.n	80050f6 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	f993 2074 	ldrsb.w	r2, [r3, #116]	; 0x74
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 80050f2:	e000      	b.n	80050f6 <u8g2_UpdateRefHeight+0xce>
    return;
 80050f4:	bf00      	nop
  }  
}
 80050f6:	370c      	adds	r7, #12
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr

08005100 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 8005100:	b480      	push	{r7}
 8005102:	b083      	sub	sp, #12
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  return 0;
 8005108:	2300      	movs	r3, #0
}
 800510a:	4618      	mov	r0, r3
 800510c:	370c      	adds	r7, #12
 800510e:	46bd      	mov	sp, r7
 8005110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005114:	4770      	bx	lr
	...

08005118 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 8005118:	b480      	push	{r7}
 800511a:	b083      	sub	sp, #12
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	4a04      	ldr	r2, [pc, #16]	; (8005134 <u8g2_SetFontPosBaseline+0x1c>)
 8005124:	655a      	str	r2, [r3, #84]	; 0x54
}
 8005126:	bf00      	nop
 8005128:	370c      	adds	r7, #12
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr
 8005132:	bf00      	nop
 8005134:	08005101 	.word	0x08005101

08005138 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b082      	sub	sp, #8
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
 8005140:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005146:	683a      	ldr	r2, [r7, #0]
 8005148:	429a      	cmp	r2, r3
 800514a:	d00b      	beq.n	8005164 <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	683a      	ldr	r2, [r7, #0]
 8005150:	651a      	str	r2, [r3, #80]	; 0x50
    u8g2_read_font_info(&(u8g2->font_info), font);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	3368      	adds	r3, #104	; 0x68
 8005156:	6839      	ldr	r1, [r7, #0]
 8005158:	4618      	mov	r0, r3
 800515a:	f7ff fab1 	bl	80046c0 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f7ff ff62 	bl	8005028 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8005164:	bf00      	nop
 8005166:	3708      	adds	r7, #8
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}

0800516c <u8g2_SetFontDirection>:
}



void u8g2_SetFontDirection(u8g2_t *u8g2, uint8_t dir)
{
 800516c:	b480      	push	{r7}
 800516e:	b083      	sub	sp, #12
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	460b      	mov	r3, r1
 8005176:	70fb      	strb	r3, [r7, #3]
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = dir;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	78fa      	ldrb	r2, [r7, #3]
 800517c:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
#endif
}
 8005180:	bf00      	nop
 8005182:	370c      	adds	r7, #12
 8005184:	46bd      	mov	sp, r7
 8005186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518a:	4770      	bx	lr

0800518c <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 800518c:	b480      	push	{r7}
 800518e:	b087      	sub	sp, #28
 8005190:	af00      	add	r7, sp, #0
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	4611      	mov	r1, r2
 8005198:	461a      	mov	r2, r3
 800519a:	460b      	mov	r3, r1
 800519c:	71fb      	strb	r3, [r7, #7]
 800519e:	4613      	mov	r3, r2
 80051a0:	71bb      	strb	r3, [r7, #6]
  u8g2_uint_t a = *ap;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	781b      	ldrb	r3, [r3, #0]
 80051a6:	75fb      	strb	r3, [r7, #23]
  u8g2_uint_t b;
  b  = a;
 80051a8:	7dfb      	ldrb	r3, [r7, #23]
 80051aa:	75bb      	strb	r3, [r7, #22]
  b += *len;
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	781a      	ldrb	r2, [r3, #0]
 80051b0:	7dbb      	ldrb	r3, [r7, #22]
 80051b2:	4413      	add	r3, r2
 80051b4:	75bb      	strb	r3, [r7, #22]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 80051b6:	7dfa      	ldrb	r2, [r7, #23]
 80051b8:	7dbb      	ldrb	r3, [r7, #22]
 80051ba:	429a      	cmp	r2, r3
 80051bc:	d90b      	bls.n	80051d6 <u8g2_clip_intersection2+0x4a>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 80051be:	7dfa      	ldrb	r2, [r7, #23]
 80051c0:	79bb      	ldrb	r3, [r7, #6]
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d205      	bcs.n	80051d2 <u8g2_clip_intersection2+0x46>
    {
      b = d;
 80051c6:	79bb      	ldrb	r3, [r7, #6]
 80051c8:	75bb      	strb	r3, [r7, #22]
      b--;
 80051ca:	7dbb      	ldrb	r3, [r7, #22]
 80051cc:	3b01      	subs	r3, #1
 80051ce:	75bb      	strb	r3, [r7, #22]
 80051d0:	e001      	b.n	80051d6 <u8g2_clip_intersection2+0x4a>
    }
    else
    {
      a = c;
 80051d2:	79fb      	ldrb	r3, [r7, #7]
 80051d4:	75fb      	strb	r3, [r7, #23]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 80051d6:	7dfa      	ldrb	r2, [r7, #23]
 80051d8:	79bb      	ldrb	r3, [r7, #6]
 80051da:	429a      	cmp	r2, r3
 80051dc:	d301      	bcc.n	80051e2 <u8g2_clip_intersection2+0x56>
    return 0;
 80051de:	2300      	movs	r3, #0
 80051e0:	e01c      	b.n	800521c <u8g2_clip_intersection2+0x90>
  if ( b <= c )
 80051e2:	7dba      	ldrb	r2, [r7, #22]
 80051e4:	79fb      	ldrb	r3, [r7, #7]
 80051e6:	429a      	cmp	r2, r3
 80051e8:	d801      	bhi.n	80051ee <u8g2_clip_intersection2+0x62>
    return 0;
 80051ea:	2300      	movs	r3, #0
 80051ec:	e016      	b.n	800521c <u8g2_clip_intersection2+0x90>
  if ( a < c )		
 80051ee:	7dfa      	ldrb	r2, [r7, #23]
 80051f0:	79fb      	ldrb	r3, [r7, #7]
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d201      	bcs.n	80051fa <u8g2_clip_intersection2+0x6e>
    a = c;
 80051f6:	79fb      	ldrb	r3, [r7, #7]
 80051f8:	75fb      	strb	r3, [r7, #23]
  if ( b > d )
 80051fa:	7dba      	ldrb	r2, [r7, #22]
 80051fc:	79bb      	ldrb	r3, [r7, #6]
 80051fe:	429a      	cmp	r2, r3
 8005200:	d901      	bls.n	8005206 <u8g2_clip_intersection2+0x7a>
    b = d;
 8005202:	79bb      	ldrb	r3, [r7, #6]
 8005204:	75bb      	strb	r3, [r7, #22]
  
  *ap = a;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	7dfa      	ldrb	r2, [r7, #23]
 800520a:	701a      	strb	r2, [r3, #0]
  b -= a;
 800520c:	7dba      	ldrb	r2, [r7, #22]
 800520e:	7dfb      	ldrb	r3, [r7, #23]
 8005210:	1ad3      	subs	r3, r2, r3
 8005212:	75bb      	strb	r3, [r7, #22]
  *len = b;
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	7dba      	ldrb	r2, [r7, #22]
 8005218:	701a      	strb	r2, [r3, #0]
  return 1;
 800521a:	2301      	movs	r3, #1
}
 800521c:	4618      	mov	r0, r3
 800521e:	371c      	adds	r7, #28
 8005220:	46bd      	mov	sp, r7
 8005222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005226:	4770      	bx	lr

08005228 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8005228:	b590      	push	{r4, r7, lr}
 800522a:	b085      	sub	sp, #20
 800522c:	af02      	add	r7, sp, #8
 800522e:	6078      	str	r0, [r7, #4]
 8005230:	4608      	mov	r0, r1
 8005232:	4611      	mov	r1, r2
 8005234:	461a      	mov	r2, r3
 8005236:	4603      	mov	r3, r0
 8005238:	70fb      	strb	r3, [r7, #3]
 800523a:	460b      	mov	r3, r1
 800523c:	70bb      	strb	r3, [r7, #2]
 800523e:	4613      	mov	r3, r2
 8005240:	707b      	strb	r3, [r7, #1]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005248:	78ba      	ldrb	r2, [r7, #2]
 800524a:	1ad3      	subs	r3, r2, r3
 800524c:	70bb      	strb	r3, [r7, #2]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8005252:	7878      	ldrb	r0, [r7, #1]
 8005254:	78ba      	ldrb	r2, [r7, #2]
 8005256:	78f9      	ldrb	r1, [r7, #3]
 8005258:	7e3b      	ldrb	r3, [r7, #24]
 800525a:	9300      	str	r3, [sp, #0]
 800525c:	4603      	mov	r3, r0
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	47a0      	blx	r4
}
 8005262:	bf00      	nop
 8005264:	370c      	adds	r7, #12
 8005266:	46bd      	mov	sp, r7
 8005268:	bd90      	pop	{r4, r7, pc}

0800526a <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800526a:	b590      	push	{r4, r7, lr}
 800526c:	b085      	sub	sp, #20
 800526e:	af02      	add	r7, sp, #8
 8005270:	6078      	str	r0, [r7, #4]
 8005272:	4608      	mov	r0, r1
 8005274:	4611      	mov	r1, r2
 8005276:	461a      	mov	r2, r3
 8005278:	4603      	mov	r3, r0
 800527a:	70fb      	strb	r3, [r7, #3]
 800527c:	460b      	mov	r3, r1
 800527e:	70bb      	strb	r3, [r7, #2]
 8005280:	4613      	mov	r3, r2
 8005282:	707b      	strb	r3, [r7, #1]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800528a:	2b00      	cmp	r3, #0
 800528c:	d06d      	beq.n	800536a <u8g2_DrawHVLine+0x100>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 800528e:	787b      	ldrb	r3, [r7, #1]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d06a      	beq.n	800536a <u8g2_DrawHVLine+0x100>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 8005294:	787b      	ldrb	r3, [r7, #1]
 8005296:	2b01      	cmp	r3, #1
 8005298:	d918      	bls.n	80052cc <u8g2_DrawHVLine+0x62>
      {
	if ( dir == 2 )
 800529a:	7e3b      	ldrb	r3, [r7, #24]
 800529c:	2b02      	cmp	r3, #2
 800529e:	d109      	bne.n	80052b4 <u8g2_DrawHVLine+0x4a>
	{
	  x -= len;
 80052a0:	78fa      	ldrb	r2, [r7, #3]
 80052a2:	787b      	ldrb	r3, [r7, #1]
 80052a4:	1ad3      	subs	r3, r2, r3
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	70fb      	strb	r3, [r7, #3]
	  x++;
 80052aa:	78fb      	ldrb	r3, [r7, #3]
 80052ac:	3301      	adds	r3, #1
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	70fb      	strb	r3, [r7, #3]
 80052b2:	e00b      	b.n	80052cc <u8g2_DrawHVLine+0x62>
	}
	else if ( dir == 3 )
 80052b4:	7e3b      	ldrb	r3, [r7, #24]
 80052b6:	2b03      	cmp	r3, #3
 80052b8:	d108      	bne.n	80052cc <u8g2_DrawHVLine+0x62>
	{
	  y -= len;
 80052ba:	78ba      	ldrb	r2, [r7, #2]
 80052bc:	787b      	ldrb	r3, [r7, #1]
 80052be:	1ad3      	subs	r3, r2, r3
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	70bb      	strb	r3, [r7, #2]
	  y++;
 80052c4:	78bb      	ldrb	r3, [r7, #2]
 80052c6:	3301      	adds	r3, #1
 80052c8:	b2db      	uxtb	r3, r3
 80052ca:	70bb      	strb	r3, [r7, #2]
	}
      }
      dir &= 1;  
 80052cc:	7e3b      	ldrb	r3, [r7, #24]
 80052ce:	f003 0301 	and.w	r3, r3, #1
 80052d2:	763b      	strb	r3, [r7, #24]
      
      /* clip against the user window */
      if ( dir == 0 )
 80052d4:	7e3b      	ldrb	r3, [r7, #24]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d119      	bne.n	800530e <u8g2_DrawHVLine+0xa4>
      {
	if ( y < u8g2->user_y0 )
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
 80052e0:	78bb      	ldrb	r3, [r7, #2]
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d838      	bhi.n	8005358 <u8g2_DrawHVLine+0xee>
	  return;
	if ( y >= u8g2->user_y1 )
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 80052ec:	78bb      	ldrb	r3, [r7, #2]
 80052ee:	429a      	cmp	r2, r3
 80052f0:	d934      	bls.n	800535c <u8g2_DrawHVLine+0xf2>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80052fe:	1c79      	adds	r1, r7, #1
 8005300:	1cf8      	adds	r0, r7, #3
 8005302:	f7ff ff43 	bl	800518c <u8g2_clip_intersection2>
 8005306:	4603      	mov	r3, r0
 8005308:	2b00      	cmp	r3, #0
 800530a:	d119      	bne.n	8005340 <u8g2_DrawHVLine+0xd6>
	  return;
 800530c:	e02d      	b.n	800536a <u8g2_DrawHVLine+0x100>
      }
      else
      {
	if ( x < u8g2->user_x0 )
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8005314:	78fb      	ldrb	r3, [r7, #3]
 8005316:	429a      	cmp	r2, r3
 8005318:	d822      	bhi.n	8005360 <u8g2_DrawHVLine+0xf6>
	  return;
	if ( x >= u8g2->user_x1 )
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8005320:	78fb      	ldrb	r3, [r7, #3]
 8005322:	429a      	cmp	r2, r3
 8005324:	d91e      	bls.n	8005364 <u8g2_DrawHVLine+0xfa>
	  return;
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8005332:	1c79      	adds	r1, r7, #1
 8005334:	1cb8      	adds	r0, r7, #2
 8005336:	f7ff ff29 	bl	800518c <u8g2_clip_intersection2>
 800533a:	4603      	mov	r3, r0
 800533c:	2b00      	cmp	r3, #0
 800533e:	d013      	beq.n	8005368 <u8g2_DrawHVLine+0xfe>
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005344:	689c      	ldr	r4, [r3, #8]
 8005346:	78f9      	ldrb	r1, [r7, #3]
 8005348:	78ba      	ldrb	r2, [r7, #2]
 800534a:	7878      	ldrb	r0, [r7, #1]
 800534c:	7e3b      	ldrb	r3, [r7, #24]
 800534e:	9300      	str	r3, [sp, #0]
 8005350:	4603      	mov	r3, r0
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	47a0      	blx	r4
 8005356:	e008      	b.n	800536a <u8g2_DrawHVLine+0x100>
	  return;
 8005358:	bf00      	nop
 800535a:	e006      	b.n	800536a <u8g2_DrawHVLine+0x100>
	  return;
 800535c:	bf00      	nop
 800535e:	e004      	b.n	800536a <u8g2_DrawHVLine+0x100>
	  return;
 8005360:	bf00      	nop
 8005362:	e002      	b.n	800536a <u8g2_DrawHVLine+0x100>
	  return;
 8005364:	bf00      	nop
 8005366:	e000      	b.n	800536a <u8g2_DrawHVLine+0x100>
	  return;
 8005368:	bf00      	nop
    }
}
 800536a:	370c      	adds	r7, #12
 800536c:	46bd      	mov	sp, r7
 800536e:	bd90      	pop	{r4, r7, pc}

08005370 <u8g2_DrawHLine>:

void u8g2_DrawHLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b084      	sub	sp, #16
 8005374:	af02      	add	r7, sp, #8
 8005376:	6078      	str	r0, [r7, #4]
 8005378:	4608      	mov	r0, r1
 800537a:	4611      	mov	r1, r2
 800537c:	461a      	mov	r2, r3
 800537e:	4603      	mov	r3, r0
 8005380:	70fb      	strb	r3, [r7, #3]
 8005382:	460b      	mov	r3, r1
 8005384:	70bb      	strb	r3, [r7, #2]
 8005386:	4613      	mov	r3, r2
 8005388:	707b      	strb	r3, [r7, #1]
// #ifdef U8G2_WITH_INTERSECTION
//   if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
//     return;
// #endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, len, 0);
 800538a:	787b      	ldrb	r3, [r7, #1]
 800538c:	78ba      	ldrb	r2, [r7, #2]
 800538e:	78f9      	ldrb	r1, [r7, #3]
 8005390:	2000      	movs	r0, #0
 8005392:	9000      	str	r0, [sp, #0]
 8005394:	6878      	ldr	r0, [r7, #4]
 8005396:	f7ff ff68 	bl	800526a <u8g2_DrawHVLine>
}
 800539a:	bf00      	nop
 800539c:	3708      	adds	r7, #8
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}

080053a2 <u8g2_DrawVLine>:

void u8g2_DrawVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len)
{
 80053a2:	b580      	push	{r7, lr}
 80053a4:	b084      	sub	sp, #16
 80053a6:	af02      	add	r7, sp, #8
 80053a8:	6078      	str	r0, [r7, #4]
 80053aa:	4608      	mov	r0, r1
 80053ac:	4611      	mov	r1, r2
 80053ae:	461a      	mov	r2, r3
 80053b0:	4603      	mov	r3, r0
 80053b2:	70fb      	strb	r3, [r7, #3]
 80053b4:	460b      	mov	r3, r1
 80053b6:	70bb      	strb	r3, [r7, #2]
 80053b8:	4613      	mov	r3, r2
 80053ba:	707b      	strb	r3, [r7, #1]
// #ifdef U8G2_WITH_INTERSECTION
//   if ( u8g2_IsIntersection(u8g2, x, y, x+1, y+len) == 0 ) 
//     return;
// #endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, len, 1);
 80053bc:	787b      	ldrb	r3, [r7, #1]
 80053be:	78ba      	ldrb	r2, [r7, #2]
 80053c0:	78f9      	ldrb	r1, [r7, #3]
 80053c2:	2001      	movs	r0, #1
 80053c4:	9000      	str	r0, [sp, #0]
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f7ff ff4f 	bl	800526a <u8g2_DrawHVLine>
}
 80053cc:	bf00      	nop
 80053ce:	3708      	adds	r7, #8
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}

080053d4 <u8g2_DrawPixel>:

void u8g2_DrawPixel(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b084      	sub	sp, #16
 80053d8:	af02      	add	r7, sp, #8
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	460b      	mov	r3, r1
 80053de:	70fb      	strb	r3, [r7, #3]
 80053e0:	4613      	mov	r3, r2
 80053e2:	70bb      	strb	r3, [r7, #2]
#ifdef U8G2_WITH_INTERSECTION
  if ( y < u8g2->user_y0 )
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80053ea:	78ba      	ldrb	r2, [r7, #2]
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d31a      	bcc.n	8005426 <u8g2_DrawPixel+0x52>
    return;
  if ( y >= u8g2->user_y1 )
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80053f6:	78ba      	ldrb	r2, [r7, #2]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d216      	bcs.n	800542a <u8g2_DrawPixel+0x56>
    return;
  if ( x < u8g2->user_x0 )
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005402:	78fa      	ldrb	r2, [r7, #3]
 8005404:	429a      	cmp	r2, r3
 8005406:	d312      	bcc.n	800542e <u8g2_DrawPixel+0x5a>
    return;
  if ( x >= u8g2->user_x1 )
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800540e:	78fa      	ldrb	r2, [r7, #3]
 8005410:	429a      	cmp	r2, r3
 8005412:	d20e      	bcs.n	8005432 <u8g2_DrawPixel+0x5e>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8005414:	78ba      	ldrb	r2, [r7, #2]
 8005416:	78f9      	ldrb	r1, [r7, #3]
 8005418:	2300      	movs	r3, #0
 800541a:	9300      	str	r3, [sp, #0]
 800541c:	2301      	movs	r3, #1
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f7ff ff23 	bl	800526a <u8g2_DrawHVLine>
 8005424:	e006      	b.n	8005434 <u8g2_DrawPixel+0x60>
    return;
 8005426:	bf00      	nop
 8005428:	e004      	b.n	8005434 <u8g2_DrawPixel+0x60>
    return;
 800542a:	bf00      	nop
 800542c:	e002      	b.n	8005434 <u8g2_DrawPixel+0x60>
    return;
 800542e:	bf00      	nop
 8005430:	e000      	b.n	8005434 <u8g2_DrawPixel+0x60>
    return;
 8005432:	bf00      	nop
}
 8005434:	3708      	adds	r7, #8
 8005436:	46bd      	mov	sp, r7
 8005438:	bd80      	pop	{r7, pc}

0800543a <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 800543a:	b490      	push	{r4, r7}
 800543c:	b082      	sub	sp, #8
 800543e:	af00      	add	r7, sp, #0
 8005440:	4604      	mov	r4, r0
 8005442:	4608      	mov	r0, r1
 8005444:	4611      	mov	r1, r2
 8005446:	461a      	mov	r2, r3
 8005448:	4623      	mov	r3, r4
 800544a:	71fb      	strb	r3, [r7, #7]
 800544c:	4603      	mov	r3, r0
 800544e:	71bb      	strb	r3, [r7, #6]
 8005450:	460b      	mov	r3, r1
 8005452:	717b      	strb	r3, [r7, #5]
 8005454:	4613      	mov	r3, r2
 8005456:	713b      	strb	r3, [r7, #4]
  if ( v0 < a1 )		// v0 <= a1
 8005458:	797a      	ldrb	r2, [r7, #5]
 800545a:	79bb      	ldrb	r3, [r7, #6]
 800545c:	429a      	cmp	r2, r3
 800545e:	d20d      	bcs.n	800547c <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 8005460:	793a      	ldrb	r2, [r7, #4]
 8005462:	79fb      	ldrb	r3, [r7, #7]
 8005464:	429a      	cmp	r2, r3
 8005466:	d901      	bls.n	800546c <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 8005468:	2301      	movs	r3, #1
 800546a:	e014      	b.n	8005496 <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 800546c:	797a      	ldrb	r2, [r7, #5]
 800546e:	793b      	ldrb	r3, [r7, #4]
 8005470:	429a      	cmp	r2, r3
 8005472:	d901      	bls.n	8005478 <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 8005474:	2301      	movs	r3, #1
 8005476:	e00e      	b.n	8005496 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8005478:	2300      	movs	r3, #0
 800547a:	e00c      	b.n	8005496 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 800547c:	793a      	ldrb	r2, [r7, #4]
 800547e:	79fb      	ldrb	r3, [r7, #7]
 8005480:	429a      	cmp	r2, r3
 8005482:	d907      	bls.n	8005494 <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 8005484:	797a      	ldrb	r2, [r7, #5]
 8005486:	793b      	ldrb	r3, [r7, #4]
 8005488:	429a      	cmp	r2, r3
 800548a:	d901      	bls.n	8005490 <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 800548c:	2301      	movs	r3, #1
 800548e:	e002      	b.n	8005496 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8005490:	2300      	movs	r3, #0
 8005492:	e000      	b.n	8005496 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 8005494:	2300      	movs	r3, #0
    }
  }
}
 8005496:	4618      	mov	r0, r3
 8005498:	3708      	adds	r7, #8
 800549a:	46bd      	mov	sp, r7
 800549c:	bc90      	pop	{r4, r7}
 800549e:	4770      	bx	lr

080054a0 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b082      	sub	sp, #8
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
 80054a8:	4608      	mov	r0, r1
 80054aa:	4611      	mov	r1, r2
 80054ac:	461a      	mov	r2, r3
 80054ae:	4603      	mov	r3, r0
 80054b0:	70fb      	strb	r3, [r7, #3]
 80054b2:	460b      	mov	r3, r1
 80054b4:	70bb      	strb	r3, [r7, #2]
 80054b6:	4613      	mov	r3, r2
 80054b8:	707b      	strb	r3, [r7, #1]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	f893 0047 	ldrb.w	r0, [r3, #71]	; 0x47
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	f893 1048 	ldrb.w	r1, [r3, #72]	; 0x48
 80054c6:	7c3b      	ldrb	r3, [r7, #16]
 80054c8:	78ba      	ldrb	r2, [r7, #2]
 80054ca:	f7ff ffb6 	bl	800543a <u8g2_is_intersection_decision_tree>
 80054ce:	4603      	mov	r3, r0
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d101      	bne.n	80054d8 <u8g2_IsIntersection+0x38>
    return 0; 
 80054d4:	2300      	movs	r3, #0
 80054d6:	e00a      	b.n	80054ee <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f893 0045 	ldrb.w	r0, [r3, #69]	; 0x45
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	f893 1046 	ldrb.w	r1, [r3, #70]	; 0x46
 80054e4:	787b      	ldrb	r3, [r7, #1]
 80054e6:	78fa      	ldrb	r2, [r7, #3]
 80054e8:	f7ff ffa7 	bl	800543a <u8g2_is_intersection_decision_tree>
 80054ec:	4603      	mov	r3, r0
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3708      	adds	r7, #8
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}

080054f6 <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80054f6:	b480      	push	{r7}
 80054f8:	b087      	sub	sp, #28
 80054fa:	af00      	add	r7, sp, #0
 80054fc:	6078      	str	r0, [r7, #4]
 80054fe:	4608      	mov	r0, r1
 8005500:	4611      	mov	r1, r2
 8005502:	461a      	mov	r2, r3
 8005504:	4603      	mov	r3, r0
 8005506:	70fb      	strb	r3, [r7, #3]
 8005508:	460b      	mov	r3, r1
 800550a:	70bb      	strb	r3, [r7, #2]
 800550c:	4613      	mov	r3, r2
 800550e:	707b      	strb	r3, [r7, #1]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8005510:	78bb      	ldrb	r3, [r7, #2]
 8005512:	74fb      	strb	r3, [r7, #19]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8005514:	7cfb      	ldrb	r3, [r7, #19]
 8005516:	f003 0307 	and.w	r3, r3, #7
 800551a:	74fb      	strb	r3, [r7, #19]
  mask = 1;
 800551c:	2301      	movs	r3, #1
 800551e:	743b      	strb	r3, [r7, #16]
  mask <<= bit_pos;
 8005520:	7c3a      	ldrb	r2, [r7, #16]
 8005522:	7cfb      	ldrb	r3, [r7, #19]
 8005524:	fa02 f303 	lsl.w	r3, r2, r3
 8005528:	743b      	strb	r3, [r7, #16]

  or_mask = 0;
 800552a:	2300      	movs	r3, #0
 800552c:	74bb      	strb	r3, [r7, #18]
  xor_mask = 0;
 800552e:	2300      	movs	r3, #0
 8005530:	747b      	strb	r3, [r7, #17]
  if ( u8g2->draw_color <= 1 )
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8005538:	2b01      	cmp	r3, #1
 800553a:	d801      	bhi.n	8005540 <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 800553c:	7c3b      	ldrb	r3, [r7, #16]
 800553e:	74bb      	strb	r3, [r7, #18]
  if ( u8g2->draw_color != 1 )
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8005546:	2b01      	cmp	r3, #1
 8005548:	d001      	beq.n	800554e <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 800554a:	7c3b      	ldrb	r3, [r7, #16]
 800554c:	747b      	strb	r3, [r7, #17]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 800554e:	78bb      	ldrb	r3, [r7, #2]
 8005550:	81fb      	strh	r3, [r7, #14]
  offset &= ~7;
 8005552:	89fb      	ldrh	r3, [r7, #14]
 8005554:	f023 0307 	bic.w	r3, r3, #7
 8005558:	81fb      	strh	r3, [r7, #14]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	7c1b      	ldrb	r3, [r3, #16]
 8005560:	b29b      	uxth	r3, r3
 8005562:	89fa      	ldrh	r2, [r7, #14]
 8005564:	fb12 f303 	smulbb	r3, r2, r3
 8005568:	81fb      	strh	r3, [r7, #14]
  ptr = u8g2->tile_buf_ptr;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800556e:	617b      	str	r3, [r7, #20]
  ptr += offset;
 8005570:	89fb      	ldrh	r3, [r7, #14]
 8005572:	697a      	ldr	r2, [r7, #20]
 8005574:	4413      	add	r3, r2
 8005576:	617b      	str	r3, [r7, #20]
  ptr += x;
 8005578:	78fb      	ldrb	r3, [r7, #3]
 800557a:	697a      	ldr	r2, [r7, #20]
 800557c:	4413      	add	r3, r2
 800557e:	617b      	str	r3, [r7, #20]
  
  if ( dir == 0 )
 8005580:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d117      	bne.n	80055b8 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	781a      	ldrb	r2, [r3, #0]
 800558c:	7cbb      	ldrb	r3, [r7, #18]
 800558e:	4313      	orrs	r3, r2
 8005590:	b2da      	uxtb	r2, r3
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	781a      	ldrb	r2, [r3, #0]
 800559a:	7c7b      	ldrb	r3, [r7, #17]
 800559c:	4053      	eors	r3, r2
 800559e:	b2da      	uxtb	r2, r3
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	701a      	strb	r2, [r3, #0]
	ptr++;
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	3301      	adds	r3, #1
 80055a8:	617b      	str	r3, [r7, #20]
	len--;
 80055aa:	787b      	ldrb	r3, [r7, #1]
 80055ac:	3b01      	subs	r3, #1
 80055ae:	707b      	strb	r3, [r7, #1]
      } while( len != 0 );
 80055b0:	787b      	ldrb	r3, [r7, #1]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d1e8      	bne.n	8005588 <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 80055b6:	e039      	b.n	800562c <u8g2_ll_hvline_vertical_top_lsb+0x136>
      *ptr |= or_mask;
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	781a      	ldrb	r2, [r3, #0]
 80055bc:	7cbb      	ldrb	r3, [r7, #18]
 80055be:	4313      	orrs	r3, r2
 80055c0:	b2da      	uxtb	r2, r3
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	781a      	ldrb	r2, [r3, #0]
 80055ca:	7c7b      	ldrb	r3, [r7, #17]
 80055cc:	4053      	eors	r3, r2
 80055ce:	b2da      	uxtb	r2, r3
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 80055d4:	7cfb      	ldrb	r3, [r7, #19]
 80055d6:	3301      	adds	r3, #1
 80055d8:	74fb      	strb	r3, [r7, #19]
      bit_pos &= 7;
 80055da:	7cfb      	ldrb	r3, [r7, #19]
 80055dc:	f003 0307 	and.w	r3, r3, #7
 80055e0:	74fb      	strb	r3, [r7, #19]
      len--;
 80055e2:	787b      	ldrb	r3, [r7, #1]
 80055e4:	3b01      	subs	r3, #1
 80055e6:	707b      	strb	r3, [r7, #1]
      if ( bit_pos == 0 )
 80055e8:	7cfb      	ldrb	r3, [r7, #19]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d115      	bne.n	800561a <u8g2_ll_hvline_vertical_top_lsb+0x124>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055f4:	461a      	mov	r2, r3
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	4413      	add	r3, r2
 80055fa:	617b      	str	r3, [r7, #20]
	if ( u8g2->draw_color <= 1 )
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8005602:	2b01      	cmp	r3, #1
 8005604:	d801      	bhi.n	800560a <u8g2_ll_hvline_vertical_top_lsb+0x114>
	  or_mask  = 1;
 8005606:	2301      	movs	r3, #1
 8005608:	74bb      	strb	r3, [r7, #18]
	if ( u8g2->draw_color != 1 )
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8005610:	2b01      	cmp	r3, #1
 8005612:	d008      	beq.n	8005626 <u8g2_ll_hvline_vertical_top_lsb+0x130>
	  xor_mask = 1;
 8005614:	2301      	movs	r3, #1
 8005616:	747b      	strb	r3, [r7, #17]
 8005618:	e005      	b.n	8005626 <u8g2_ll_hvline_vertical_top_lsb+0x130>
	or_mask <<= 1;
 800561a:	7cbb      	ldrb	r3, [r7, #18]
 800561c:	005b      	lsls	r3, r3, #1
 800561e:	74bb      	strb	r3, [r7, #18]
	xor_mask <<= 1;
 8005620:	7c7b      	ldrb	r3, [r7, #17]
 8005622:	005b      	lsls	r3, r3, #1
 8005624:	747b      	strb	r3, [r7, #17]
    } while( len != 0 );
 8005626:	787b      	ldrb	r3, [r7, #1]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d1c5      	bne.n	80055b8 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 800562c:	bf00      	nop
 800562e:	371c      	adds	r7, #28
 8005630:	46bd      	mov	sp, r7
 8005632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005636:	4770      	bx	lr

08005638 <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b082      	sub	sp, #8
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2200      	movs	r2, #0
 8005644:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  u8g2->clip_y0 = 0;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2200      	movs	r2, #0
 800564c:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	22ff      	movs	r2, #255	; 0xff
 8005654:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	22ff      	movs	r2, #255	; 0xff
 800565c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  
  u8g2->cb->update_page_win(u8g2);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	4798      	blx	r3
}
 800566a:	bf00      	nop
 800566c:	3708      	adds	r7, #8
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}

08005672 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 8005672:	b580      	push	{r7, lr}
 8005674:	b084      	sub	sp, #16
 8005676:	af00      	add	r7, sp, #0
 8005678:	60f8      	str	r0, [r7, #12]
 800567a:	60b9      	str	r1, [r7, #8]
 800567c:	603b      	str	r3, [r7, #0]
 800567e:	4613      	mov	r3, r2
 8005680:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2200      	movs	r2, #0
 8005686:	651a      	str	r2, [r3, #80]	; 0x50
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	683a      	ldr	r2, [r7, #0]
 800568c:	631a      	str	r2, [r3, #48]	; 0x30
  
  u8g2->tile_buf_ptr = buf;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	68ba      	ldr	r2, [r7, #8]
 8005692:	639a      	str	r2, [r3, #56]	; 0x38
  u8g2->tile_buf_height = tile_buf_height;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	79fa      	ldrb	r2, [r7, #7]
 8005698:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  u8g2->tile_curr_row = 0;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2200      	movs	r2, #0
 80056a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2200      	movs	r2, #0
 80056a8:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
  u8g2->bitmap_transparency = 0;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2200      	movs	r2, #0
 80056b0:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
  
  u8g2->draw_color = 1;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2201      	movs	r2, #1
 80056b8:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
  u8g2->is_auto_page_clear = 1;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
  
  u8g2->cb = u8g2_cb;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	69ba      	ldr	r2, [r7, #24]
 80056c8:	635a      	str	r2, [r3, #52]	; 0x34
  u8g2->cb->update_dimension(u8g2);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	68f8      	ldr	r0, [r7, #12]
 80056d2:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 80056d4:	68f8      	ldr	r0, [r7, #12]
 80056d6:	f7ff ffaf 	bl	8005638 <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 80056da:	68f8      	ldr	r0, [r7, #12]
 80056dc:	f7ff fd1c 	bl	8005118 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2200      	movs	r2, #0
 80056e4:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
#endif
}
 80056e8:	bf00      	nop
 80056ea:	3710      	adds	r7, #16
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bd80      	pop	{r7, pc}

080056f0 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b085      	sub	sp, #20
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005704:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 8005706:	7bfb      	ldrb	r3, [r7, #15]
 8005708:	00db      	lsls	r3, r3, #3
 800570a:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_buf_height = t;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	7bfa      	ldrb	r2, [r7, #15]
 8005710:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  
  t = display_info->tile_width;
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	7c1b      	ldrb	r3, [r3, #16]
 8005718:	73fb      	strb	r3, [r7, #15]
#ifndef U8G2_16BIT
  if ( t >= 32 )
 800571a:	7bfb      	ldrb	r3, [r7, #15]
 800571c:	2b1f      	cmp	r3, #31
 800571e:	d901      	bls.n	8005724 <u8g2_update_dimension_common+0x34>
    t = 31;
 8005720:	231f      	movs	r3, #31
 8005722:	73fb      	strb	r3, [r7, #15]
#endif
  t *= 8;
 8005724:	7bfb      	ldrb	r3, [r7, #15]
 8005726:	00db      	lsls	r3, r3, #3
 8005728:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_buf_width = t;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	7bfa      	ldrb	r2, [r7, #15]
 800572e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  
  t = u8g2->tile_curr_row;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005738:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 800573a:	7bfb      	ldrb	r3, [r7, #15]
 800573c:	00db      	lsls	r3, r3, #3
 800573e:	73fb      	strb	r3, [r7, #15]
  u8g2->pixel_curr_row = t;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	7bfa      	ldrb	r2, [r7, #15]
 8005744:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  t = u8g2->tile_buf_height;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800574e:	73fb      	strb	r3, [r7, #15]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 8005750:	7bfb      	ldrb	r3, [r7, #15]
 8005752:	687a      	ldr	r2, [r7, #4]
 8005754:	f892 203d 	ldrb.w	r2, [r2, #61]	; 0x3d
 8005758:	4413      	add	r3, r2
 800575a:	68ba      	ldr	r2, [r7, #8]
 800575c:	7c52      	ldrb	r2, [r2, #17]
 800575e:	4293      	cmp	r3, r2
 8005760:	dd06      	ble.n	8005770 <u8g2_update_dimension_common+0x80>
    t = display_info->tile_height - u8g2->tile_curr_row;
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	7c5a      	ldrb	r2, [r3, #17]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800576c:	1ad3      	subs	r3, r2, r3
 800576e:	73fb      	strb	r3, [r7, #15]
  t *= 8;
 8005770:	7bfb      	ldrb	r3, [r7, #15]
 8005772:	00db      	lsls	r3, r3, #3
 8005774:	73fb      	strb	r3, [r7, #15]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  u8g2->buf_y1 = u8g2->buf_y0;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  u8g2->buf_y1 += t;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8005794:	7bfb      	ldrb	r3, [r7, #15]
 8005796:	4413      	add	r3, r2
 8005798:	b2da      	uxtb	r2, r3
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#else
  u8g2->width = 240;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	22f0      	movs	r2, #240	; 0xf0
 80057a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  if ( display_info->pixel_width <= 240 )
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	8a9b      	ldrh	r3, [r3, #20]
 80057ac:	2bf0      	cmp	r3, #240	; 0xf0
 80057ae:	d805      	bhi.n	80057bc <u8g2_update_dimension_common+0xcc>
    u8g2->width = display_info->pixel_width;
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	8a9b      	ldrh	r3, [r3, #20]
 80057b4:	b2da      	uxtb	r2, r3
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  u8g2->height = display_info->pixel_height;
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	8adb      	ldrh	r3, [r3, #22]
 80057c0:	b2da      	uxtb	r2, r3
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
#endif

}
 80057c8:	bf00      	nop
 80057ca:	3714      	adds	r7, #20
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr

080057d4 <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b084      	sub	sp, #16
 80057d8:	af02      	add	r7, sp, #8
 80057da:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	f893 1049 	ldrb.w	r1, [r3, #73]	; 0x49
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	f893 004a 	ldrb.w	r0, [r3, #74]	; 0x4a
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80057f4:	9300      	str	r3, [sp, #0]
 80057f6:	4603      	mov	r3, r0
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f7ff fe51 	bl	80054a0 <u8g2_IsIntersection>
 80057fe:	4603      	mov	r3, r0
 8005800:	2b00      	cmp	r3, #0
 8005802:	d104      	bne.n	800580e <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2200      	movs	r2, #0
 8005808:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 800580c:	e03b      	b.n	8005886 <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2201      	movs	r2, #1
 8005812:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8005822:	429a      	cmp	r2, r3
 8005824:	d205      	bcs.n	8005832 <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800583e:	429a      	cmp	r2, r3
 8005840:	d905      	bls.n	800584e <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 800585a:	429a      	cmp	r2, r3
 800585c:	d205      	bcs.n	800586a <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8005876:	429a      	cmp	r2, r3
 8005878:	d905      	bls.n	8005886 <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
}
 8005886:	bf00      	nop
 8005888:	3708      	adds	r7, #8
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}

0800588e <u8g2_update_dimension_r0>:

/*==========================================================*/


void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 800588e:	b580      	push	{r7, lr}
 8005890:	b082      	sub	sp, #8
 8005892:	af00      	add	r7, sp, #0
 8005894:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);  
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f7ff ff2a 	bl	80056f0 <u8g2_update_dimension_common>
}
 800589c:	bf00      	nop
 800589e:	3708      	adds	r7, #8
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <u8g2_update_page_win_r0>:

void u8g2_update_page_win_r0(u8g2_t *u8g2)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b082      	sub	sp, #8
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2200      	movs	r2, #0
 80058b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	f893 2043 	ldrb.w	r2, [r3, #67]	; 0x43
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
  
  u8g2->user_y0 = u8g2->buf_y0;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
  u8g2->user_y1 = u8g2->buf_y1;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	f7ff ff7b 	bl	80057d4 <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 80058de:	bf00      	nop
 80058e0:	3708      	adds	r7, #8
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}

080058e6 <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80058e6:	b580      	push	{r7, lr}
 80058e8:	b084      	sub	sp, #16
 80058ea:	af02      	add	r7, sp, #8
 80058ec:	6078      	str	r0, [r7, #4]
 80058ee:	4608      	mov	r0, r1
 80058f0:	4611      	mov	r1, r2
 80058f2:	461a      	mov	r2, r3
 80058f4:	4603      	mov	r3, r0
 80058f6:	70fb      	strb	r3, [r7, #3]
 80058f8:	460b      	mov	r3, r1
 80058fa:	70bb      	strb	r3, [r7, #2]
 80058fc:	4613      	mov	r3, r2
 80058fe:	707b      	strb	r3, [r7, #1]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 8005900:	7878      	ldrb	r0, [r7, #1]
 8005902:	78ba      	ldrb	r2, [r7, #2]
 8005904:	78f9      	ldrb	r1, [r7, #3]
 8005906:	7c3b      	ldrb	r3, [r7, #16]
 8005908:	9300      	str	r3, [sp, #0]
 800590a:	4603      	mov	r3, r0
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	f7ff fc8b 	bl	8005228 <u8g2_draw_hv_line_2dir>
}
 8005912:	bf00      	nop
 8005914:	3708      	adds	r7, #8
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}

0800591a <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 800591a:	b480      	push	{r7}
 800591c:	b083      	sub	sp, #12
 800591e:	af00      	add	r7, sp, #0
 8005920:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2200      	movs	r2, #0
 8005926:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 800592a:	bf00      	nop
 800592c:	370c      	adds	r7, #12
 800592e:	46bd      	mov	sp, r7
 8005930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005934:	4770      	bx	lr

08005936 <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 8005936:	b480      	push	{r7}
 8005938:	b083      	sub	sp, #12
 800593a:	af00      	add	r7, sp, #0
 800593c:	6078      	str	r0, [r7, #4]
 800593e:	460b      	mov	r3, r1
 8005940:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8005942:	78fb      	ldrb	r3, [r7, #3]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d002      	beq.n	800594e <u8x8_ascii_next+0x18>
 8005948:	78fb      	ldrb	r3, [r7, #3]
 800594a:	2b0a      	cmp	r3, #10
 800594c:	d102      	bne.n	8005954 <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 800594e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005952:	e001      	b.n	8005958 <u8x8_ascii_next+0x22>
  return b;
 8005954:	78fb      	ldrb	r3, [r7, #3]
 8005956:	b29b      	uxth	r3, r3
}
 8005958:	4618      	mov	r0, r3
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <u8x8_byte_SendBytes>:
{
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
}

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8005964:	b590      	push	{r4, r7, lr}
 8005966:	b085      	sub	sp, #20
 8005968:	af00      	add	r7, sp, #0
 800596a:	60f8      	str	r0, [r7, #12]
 800596c:	460b      	mov	r3, r1
 800596e:	607a      	str	r2, [r7, #4]
 8005970:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	691c      	ldr	r4, [r3, #16]
 8005976:	7afa      	ldrb	r2, [r7, #11]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2117      	movs	r1, #23
 800597c:	68f8      	ldr	r0, [r7, #12]
 800597e:	47a0      	blx	r4
 8005980:	4603      	mov	r3, r0
}
 8005982:	4618      	mov	r0, r3
 8005984:	3714      	adds	r7, #20
 8005986:	46bd      	mov	sp, r7
 8005988:	bd90      	pop	{r4, r7, pc}

0800598a <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 800598a:	b580      	push	{r7, lr}
 800598c:	b082      	sub	sp, #8
 800598e:	af00      	add	r7, sp, #0
 8005990:	6078      	str	r0, [r7, #4]
 8005992:	460b      	mov	r3, r1
 8005994:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 8005996:	1cfb      	adds	r3, r7, #3
 8005998:	461a      	mov	r2, r3
 800599a:	2101      	movs	r1, #1
 800599c:	6878      	ldr	r0, [r7, #4]
 800599e:	f7ff ffe1 	bl	8005964 <u8x8_byte_SendBytes>
 80059a2:	4603      	mov	r3, r0
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3708      	adds	r7, #8
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}

080059ac <u8x8_byte_StartTransfer>:

uint8_t u8x8_byte_StartTransfer(u8x8_t *u8x8)
{
 80059ac:	b590      	push	{r4, r7, lr}
 80059ae:	b083      	sub	sp, #12
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_START_TRANSFER, 0, NULL);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	691c      	ldr	r4, [r3, #16]
 80059b8:	2300      	movs	r3, #0
 80059ba:	2200      	movs	r2, #0
 80059bc:	2118      	movs	r1, #24
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	47a0      	blx	r4
 80059c2:	4603      	mov	r3, r0
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	370c      	adds	r7, #12
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd90      	pop	{r4, r7, pc}

080059cc <u8x8_byte_EndTransfer>:

uint8_t u8x8_byte_EndTransfer(u8x8_t *u8x8)
{
 80059cc:	b590      	push	{r4, r7, lr}
 80059ce:	b083      	sub	sp, #12
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_END_TRANSFER, 0, NULL);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	691c      	ldr	r4, [r3, #16]
 80059d8:	2300      	movs	r3, #0
 80059da:	2200      	movs	r2, #0
 80059dc:	2119      	movs	r1, #25
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	47a0      	blx	r4
 80059e2:	4603      	mov	r3, r0
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	370c      	adds	r7, #12
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bd90      	pop	{r4, r7, pc}

080059ec <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 80059ec:	b590      	push	{r4, r7, lr}
 80059ee:	b083      	sub	sp, #12
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
 80059f4:	460b      	mov	r3, r1
 80059f6:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	68dc      	ldr	r4, [r3, #12]
 80059fc:	78fa      	ldrb	r2, [r7, #3]
 80059fe:	2300      	movs	r3, #0
 8005a00:	2115      	movs	r1, #21
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	47a0      	blx	r4
 8005a06:	4603      	mov	r3, r0
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	370c      	adds	r7, #12
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd90      	pop	{r4, r7, pc}

08005a10 <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 8005a10:	b590      	push	{r4, r7, lr}
 8005a12:	b083      	sub	sp, #12
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
 8005a18:	460b      	mov	r3, r1
 8005a1a:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	68dc      	ldr	r4, [r3, #12]
 8005a20:	78fa      	ldrb	r2, [r7, #3]
 8005a22:	2300      	movs	r3, #0
 8005a24:	2116      	movs	r1, #22
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	47a0      	blx	r4
 8005a2a:	4603      	mov	r3, r0
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	370c      	adds	r7, #12
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd90      	pop	{r4, r7, pc}

08005a34 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8005a34:	b590      	push	{r4, r7, lr}
 8005a36:	b085      	sub	sp, #20
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	60f8      	str	r0, [r7, #12]
 8005a3c:	460b      	mov	r3, r1
 8005a3e:	607a      	str	r2, [r7, #4]
 8005a40:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	68dc      	ldr	r4, [r3, #12]
 8005a46:	7afa      	ldrb	r2, [r7, #11]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2117      	movs	r1, #23
 8005a4c:	68f8      	ldr	r0, [r7, #12]
 8005a4e:	47a0      	blx	r4
 8005a50:	4603      	mov	r3, r0
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3714      	adds	r7, #20
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd90      	pop	{r4, r7, pc}

08005a5a <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8005a5a:	b590      	push	{r4, r7, lr}
 8005a5c:	b083      	sub	sp, #12
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	68dc      	ldr	r4, [r3, #12]
 8005a66:	2300      	movs	r3, #0
 8005a68:	2200      	movs	r2, #0
 8005a6a:	2118      	movs	r1, #24
 8005a6c:	6878      	ldr	r0, [r7, #4]
 8005a6e:	47a0      	blx	r4
 8005a70:	4603      	mov	r3, r0
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	370c      	adds	r7, #12
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd90      	pop	{r4, r7, pc}

08005a7a <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 8005a7a:	b590      	push	{r4, r7, lr}
 8005a7c:	b083      	sub	sp, #12
 8005a7e:	af00      	add	r7, sp, #0
 8005a80:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	68dc      	ldr	r4, [r3, #12]
 8005a86:	2300      	movs	r3, #0
 8005a88:	2200      	movs	r2, #0
 8005a8a:	2119      	movs	r1, #25
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	47a0      	blx	r4
 8005a90:	4603      	mov	r3, r0
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	370c      	adds	r7, #12
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd90      	pop	{r4, r7, pc}

08005a9a <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 8005a9a:	b590      	push	{r4, r7, lr}
 8005a9c:	b085      	sub	sp, #20
 8005a9e:	af00      	add	r7, sp, #0
 8005aa0:	6078      	str	r0, [r7, #4]
 8005aa2:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	781b      	ldrb	r3, [r3, #0]
 8005aa8:	73fb      	strb	r3, [r7, #15]
    data++;
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	3301      	adds	r3, #1
 8005aae:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8005ab0:	7bfb      	ldrb	r3, [r7, #15]
 8005ab2:	2bfe      	cmp	r3, #254	; 0xfe
 8005ab4:	d031      	beq.n	8005b1a <u8x8_cad_SendSequence+0x80>
 8005ab6:	2bfe      	cmp	r3, #254	; 0xfe
 8005ab8:	dc3d      	bgt.n	8005b36 <u8x8_cad_SendSequence+0x9c>
 8005aba:	2b19      	cmp	r3, #25
 8005abc:	dc3b      	bgt.n	8005b36 <u8x8_cad_SendSequence+0x9c>
 8005abe:	2b18      	cmp	r3, #24
 8005ac0:	da23      	bge.n	8005b0a <u8x8_cad_SendSequence+0x70>
 8005ac2:	2b16      	cmp	r3, #22
 8005ac4:	dc02      	bgt.n	8005acc <u8x8_cad_SendSequence+0x32>
 8005ac6:	2b15      	cmp	r3, #21
 8005ac8:	da03      	bge.n	8005ad2 <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 8005aca:	e034      	b.n	8005b36 <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 8005acc:	2b17      	cmp	r3, #23
 8005ace:	d00e      	beq.n	8005aee <u8x8_cad_SendSequence+0x54>
	return;
 8005ad0:	e031      	b.n	8005b36 <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	781b      	ldrb	r3, [r3, #0]
 8005ad6:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	68dc      	ldr	r4, [r3, #12]
 8005adc:	7bba      	ldrb	r2, [r7, #14]
 8005ade:	7bf9      	ldrb	r1, [r7, #15]
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	6878      	ldr	r0, [r7, #4]
 8005ae4:	47a0      	blx	r4
	  data++;
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	3301      	adds	r3, #1
 8005aea:	603b      	str	r3, [r7, #0]
	  break;
 8005aec:	e022      	b.n	8005b34 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	781b      	ldrb	r3, [r3, #0]
 8005af2:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8005af4:	f107 030e 	add.w	r3, r7, #14
 8005af8:	461a      	mov	r2, r3
 8005afa:	2101      	movs	r1, #1
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f7ff ff99 	bl	8005a34 <u8x8_cad_SendData>
	  data++;
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	3301      	adds	r3, #1
 8005b06:	603b      	str	r3, [r7, #0]
	  break;
 8005b08:	e014      	b.n	8005b34 <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	68dc      	ldr	r4, [r3, #12]
 8005b0e:	7bf9      	ldrb	r1, [r7, #15]
 8005b10:	2300      	movs	r3, #0
 8005b12:	2200      	movs	r2, #0
 8005b14:	6878      	ldr	r0, [r7, #4]
 8005b16:	47a0      	blx	r4
	  break;
 8005b18:	e00c      	b.n	8005b34 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	781b      	ldrb	r3, [r3, #0]
 8005b1e:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8005b20:	7bbb      	ldrb	r3, [r7, #14]
 8005b22:	461a      	mov	r2, r3
 8005b24:	2129      	movs	r1, #41	; 0x29
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f000 fa2d 	bl	8005f86 <u8x8_gpio_call>
	  data++;
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	3301      	adds	r3, #1
 8005b30:	603b      	str	r3, [r7, #0]
	  break;
 8005b32:	bf00      	nop
    cmd = *data;
 8005b34:	e7b6      	b.n	8005aa4 <u8x8_cad_SendSequence+0xa>
	return;
 8005b36:	bf00      	nop
    }
  }
}
 8005b38:	3714      	adds	r7, #20
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd90      	pop	{r4, r7, pc}

08005b3e <u8x8_i2c_data_transfer>:
/* U8X8_MSG_BYTE_START_TRANSFER starts i2c transfer, U8X8_MSG_BYTE_END_TRANSFER stops transfer */
/* After transfer start, a full byte indicates command or data mode */

static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr) U8X8_NOINLINE;
static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr)
{
 8005b3e:	b590      	push	{r4, r7, lr}
 8005b40:	b085      	sub	sp, #20
 8005b42:	af00      	add	r7, sp, #0
 8005b44:	60f8      	str	r0, [r7, #12]
 8005b46:	460b      	mov	r3, r1
 8005b48:	607a      	str	r2, [r7, #4]
 8005b4a:	72fb      	strb	r3, [r7, #11]
    u8x8_byte_StartTransfer(u8x8);    
 8005b4c:	68f8      	ldr	r0, [r7, #12]
 8005b4e:	f7ff ff2d 	bl	80059ac <u8x8_byte_StartTransfer>
    u8x8_byte_SendByte(u8x8, 0x040);
 8005b52:	2140      	movs	r1, #64	; 0x40
 8005b54:	68f8      	ldr	r0, [r7, #12]
 8005b56:	f7ff ff18 	bl	800598a <u8x8_byte_SendByte>
    u8x8->byte_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, arg_int, arg_ptr);
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	691c      	ldr	r4, [r3, #16]
 8005b5e:	7afa      	ldrb	r2, [r7, #11]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2117      	movs	r1, #23
 8005b64:	68f8      	ldr	r0, [r7, #12]
 8005b66:	47a0      	blx	r4
    u8x8_byte_EndTransfer(u8x8);
 8005b68:	68f8      	ldr	r0, [r7, #12]
 8005b6a:	f7ff ff2f 	bl	80059cc <u8x8_byte_EndTransfer>
}
 8005b6e:	bf00      	nop
 8005b70:	3714      	adds	r7, #20
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd90      	pop	{r4, r7, pc}
	...

08005b78 <u8x8_cad_ssd13xx_fast_i2c>:
}


/* fast version with reduced data start/stops, issue 735 */
uint8_t u8x8_cad_ssd13xx_fast_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8005b78:	b590      	push	{r4, r7, lr}
 8005b7a:	b087      	sub	sp, #28
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	607b      	str	r3, [r7, #4]
 8005b82:	460b      	mov	r3, r1
 8005b84:	72fb      	strb	r3, [r7, #11]
 8005b86:	4613      	mov	r3, r2
 8005b88:	72bb      	strb	r3, [r7, #10]
  static uint8_t in_transfer = 0;
  uint8_t *p;
  switch(msg)
 8005b8a:	7afb      	ldrb	r3, [r7, #11]
 8005b8c:	3b14      	subs	r3, #20
 8005b8e:	2b05      	cmp	r3, #5
 8005b90:	d86e      	bhi.n	8005c70 <u8x8_cad_ssd13xx_fast_i2c+0xf8>
 8005b92:	a201      	add	r2, pc, #4	; (adr r2, 8005b98 <u8x8_cad_ssd13xx_fast_i2c+0x20>)
 8005b94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b98:	08005c2f 	.word	0x08005c2f
 8005b9c:	08005bb1 	.word	0x08005bb1
 8005ba0:	08005bdf 	.word	0x08005bdf
 8005ba4:	08005beb 	.word	0x08005beb
 8005ba8:	08005c53 	.word	0x08005c53
 8005bac:	08005c5b 	.word	0x08005c5b
  {
    case U8X8_MSG_CAD_SEND_CMD:
      /* improved version, takeover from ld7032 */
      /* assumes, that the args of a command is not longer than 31 bytes */
      /* speed improvement is about 4% compared to the classic version */
      if ( in_transfer != 0 )
 8005bb0:	4b33      	ldr	r3, [pc, #204]	; (8005c80 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 8005bb2:	781b      	ldrb	r3, [r3, #0]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d002      	beq.n	8005bbe <u8x8_cad_ssd13xx_fast_i2c+0x46>
	 u8x8_byte_EndTransfer(u8x8); 
 8005bb8:	68f8      	ldr	r0, [r7, #12]
 8005bba:	f7ff ff07 	bl	80059cc <u8x8_byte_EndTransfer>
      
      u8x8_byte_StartTransfer(u8x8);
 8005bbe:	68f8      	ldr	r0, [r7, #12]
 8005bc0:	f7ff fef4 	bl	80059ac <u8x8_byte_StartTransfer>
      u8x8_byte_SendByte(u8x8, 0x000);	/* cmd byte for ssd13xx controller */
 8005bc4:	2100      	movs	r1, #0
 8005bc6:	68f8      	ldr	r0, [r7, #12]
 8005bc8:	f7ff fedf 	bl	800598a <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int);
 8005bcc:	7abb      	ldrb	r3, [r7, #10]
 8005bce:	4619      	mov	r1, r3
 8005bd0:	68f8      	ldr	r0, [r7, #12]
 8005bd2:	f7ff feda 	bl	800598a <u8x8_byte_SendByte>
      in_transfer = 1;
 8005bd6:	4b2a      	ldr	r3, [pc, #168]	; (8005c80 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 8005bd8:	2201      	movs	r2, #1
 8005bda:	701a      	strb	r2, [r3, #0]
	//   u8x8_byte_StartTransfer(u8x8);
	//   u8x8_byte_SendByte(u8x8, 0x000);	/* cmd byte for ssd13xx controller */
	//   in_transfer = 1;
	// }
	//u8x8_byte_SendByte(u8x8, arg_int);
      break;
 8005bdc:	e04a      	b.n	8005c74 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SendByte(u8x8, arg_int);
 8005bde:	7abb      	ldrb	r3, [r7, #10]
 8005be0:	4619      	mov	r1, r3
 8005be2:	68f8      	ldr	r0, [r7, #12]
 8005be4:	f7ff fed1 	bl	800598a <u8x8_byte_SendByte>
      break;      
 8005be8:	e044      	b.n	8005c74 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    case U8X8_MSG_CAD_SEND_DATA:
      if ( in_transfer != 0 )
 8005bea:	4b25      	ldr	r3, [pc, #148]	; (8005c80 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 8005bec:	781b      	ldrb	r3, [r3, #0]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d002      	beq.n	8005bf8 <u8x8_cad_ssd13xx_fast_i2c+0x80>
	u8x8_byte_EndTransfer(u8x8); 
 8005bf2:	68f8      	ldr	r0, [r7, #12]
 8005bf4:	f7ff feea 	bl	80059cc <u8x8_byte_EndTransfer>
      /* smaller streams, 32 seems to be the limit... */
      /* I guess this is related to the size of the Wire buffers in Arduino */
      /* Unfortunately, this can not be handled in the byte level drivers, */
      /* so this is done here. Even further, only 24 bytes will be sent, */
      /* because there will be another byte (DC) required during the transfer */
      p = arg_ptr;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	617b      	str	r3, [r7, #20]
       while( arg_int > 24 )
 8005bfc:	e00a      	b.n	8005c14 <u8x8_cad_ssd13xx_fast_i2c+0x9c>
      {
	u8x8_i2c_data_transfer(u8x8, 24, p);
 8005bfe:	697a      	ldr	r2, [r7, #20]
 8005c00:	2118      	movs	r1, #24
 8005c02:	68f8      	ldr	r0, [r7, #12]
 8005c04:	f7ff ff9b 	bl	8005b3e <u8x8_i2c_data_transfer>
	arg_int-=24;
 8005c08:	7abb      	ldrb	r3, [r7, #10]
 8005c0a:	3b18      	subs	r3, #24
 8005c0c:	72bb      	strb	r3, [r7, #10]
	p+=24;
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	3318      	adds	r3, #24
 8005c12:	617b      	str	r3, [r7, #20]
       while( arg_int > 24 )
 8005c14:	7abb      	ldrb	r3, [r7, #10]
 8005c16:	2b18      	cmp	r3, #24
 8005c18:	d8f1      	bhi.n	8005bfe <u8x8_cad_ssd13xx_fast_i2c+0x86>
      }
      u8x8_i2c_data_transfer(u8x8, arg_int, p);
 8005c1a:	7abb      	ldrb	r3, [r7, #10]
 8005c1c:	697a      	ldr	r2, [r7, #20]
 8005c1e:	4619      	mov	r1, r3
 8005c20:	68f8      	ldr	r0, [r7, #12]
 8005c22:	f7ff ff8c 	bl	8005b3e <u8x8_i2c_data_transfer>
      in_transfer = 0;
 8005c26:	4b16      	ldr	r3, [pc, #88]	; (8005c80 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 8005c28:	2200      	movs	r2, #0
 8005c2a:	701a      	strb	r2, [r3, #0]
      break;
 8005c2c:	e022      	b.n	8005c74 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    case U8X8_MSG_CAD_INIT:
      /* apply default i2c adr if required so that the start transfer msg can use this */
      if ( u8x8->i2c_address == 255 )
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005c34:	2bff      	cmp	r3, #255	; 0xff
 8005c36:	d103      	bne.n	8005c40 <u8x8_cad_ssd13xx_fast_i2c+0xc8>
	u8x8->i2c_address = 0x078;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2278      	movs	r2, #120	; 0x78
 8005c3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	691c      	ldr	r4, [r3, #16]
 8005c44:	7aba      	ldrb	r2, [r7, #10]
 8005c46:	7af9      	ldrb	r1, [r7, #11]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	68f8      	ldr	r0, [r7, #12]
 8005c4c:	47a0      	blx	r4
 8005c4e:	4603      	mov	r3, r0
 8005c50:	e011      	b.n	8005c76 <u8x8_cad_ssd13xx_fast_i2c+0xfe>
    case U8X8_MSG_CAD_START_TRANSFER:
      in_transfer = 0;
 8005c52:	4b0b      	ldr	r3, [pc, #44]	; (8005c80 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 8005c54:	2200      	movs	r2, #0
 8005c56:	701a      	strb	r2, [r3, #0]
      break;
 8005c58:	e00c      	b.n	8005c74 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    case U8X8_MSG_CAD_END_TRANSFER:
      if ( in_transfer != 0 )
 8005c5a:	4b09      	ldr	r3, [pc, #36]	; (8005c80 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 8005c5c:	781b      	ldrb	r3, [r3, #0]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d002      	beq.n	8005c68 <u8x8_cad_ssd13xx_fast_i2c+0xf0>
	u8x8_byte_EndTransfer(u8x8); 
 8005c62:	68f8      	ldr	r0, [r7, #12]
 8005c64:	f7ff feb2 	bl	80059cc <u8x8_byte_EndTransfer>
      in_transfer = 0;
 8005c68:	4b05      	ldr	r3, [pc, #20]	; (8005c80 <u8x8_cad_ssd13xx_fast_i2c+0x108>)
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	701a      	strb	r2, [r3, #0]
      break;
 8005c6e:	e001      	b.n	8005c74 <u8x8_cad_ssd13xx_fast_i2c+0xfc>
    default:
      return 0;
 8005c70:	2300      	movs	r3, #0
 8005c72:	e000      	b.n	8005c76 <u8x8_cad_ssd13xx_fast_i2c+0xfe>
  }
  return 1;
 8005c74:	2301      	movs	r3, #1
}
 8005c76:	4618      	mov	r0, r3
 8005c78:	371c      	adds	r7, #28
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bd90      	pop	{r4, r7, pc}
 8005c7e:	bf00      	nop
 8005c80:	2000064c 	.word	0x2000064c

08005c84 <u8x8_d_ssd1306_128x32_generic>:
  U8X8_END()             			/* end of sequence */
};


static uint8_t u8x8_d_ssd1306_128x32_generic(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b086      	sub	sp, #24
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	60f8      	str	r0, [r7, #12]
 8005c8c:	607b      	str	r3, [r7, #4]
 8005c8e:	460b      	mov	r3, r1
 8005c90:	72fb      	strb	r3, [r7, #11]
 8005c92:	4613      	mov	r3, r2
 8005c94:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 8005c96:	7afb      	ldrb	r3, [r7, #11]
 8005c98:	3b0a      	subs	r3, #10
 8005c9a:	2b05      	cmp	r3, #5
 8005c9c:	f200 8090 	bhi.w	8005dc0 <u8x8_d_ssd1306_128x32_generic+0x13c>
 8005ca0:	a201      	add	r2, pc, #4	; (adr r2, 8005ca8 <u8x8_d_ssd1306_128x32_generic+0x24>)
 8005ca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ca6:	bf00      	nop
 8005ca8:	08005cc1 	.word	0x08005cc1
 8005cac:	08005cd1 	.word	0x08005cd1
 8005cb0:	08005dc1 	.word	0x08005dc1
 8005cb4:	08005ceb 	.word	0x08005ceb
 8005cb8:	08005d1d 	.word	0x08005d1d
 8005cbc:	08005d3d 	.word	0x08005d3d
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1306_128x32_univision_display_info);
      break;
    */
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 8005cc0:	68f8      	ldr	r0, [r7, #12]
 8005cc2:	f000 f8c3 	bl	8005e4c <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x32_univision_init_seq);    
 8005cc6:	4942      	ldr	r1, [pc, #264]	; (8005dd0 <u8x8_d_ssd1306_128x32_generic+0x14c>)
 8005cc8:	68f8      	ldr	r0, [r7, #12]
 8005cca:	f7ff fee6 	bl	8005a9a <u8x8_cad_SendSequence>
      break;
 8005cce:	e079      	b.n	8005dc4 <u8x8_d_ssd1306_128x32_generic+0x140>
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 8005cd0:	7abb      	ldrb	r3, [r7, #10]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d104      	bne.n	8005ce0 <u8x8_d_ssd1306_128x32_generic+0x5c>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x32_univision_powersave0_seq);
 8005cd6:	493f      	ldr	r1, [pc, #252]	; (8005dd4 <u8x8_d_ssd1306_128x32_generic+0x150>)
 8005cd8:	68f8      	ldr	r0, [r7, #12]
 8005cda:	f7ff fede 	bl	8005a9a <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x32_univision_powersave1_seq);
      break;
 8005cde:	e071      	b.n	8005dc4 <u8x8_d_ssd1306_128x32_generic+0x140>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x32_univision_powersave1_seq);
 8005ce0:	493d      	ldr	r1, [pc, #244]	; (8005dd8 <u8x8_d_ssd1306_128x32_generic+0x154>)
 8005ce2:	68f8      	ldr	r0, [r7, #12]
 8005ce4:	f7ff fed9 	bl	8005a9a <u8x8_cad_SendSequence>
      break;
 8005ce8:	e06c      	b.n	8005dc4 <u8x8_d_ssd1306_128x32_generic+0x140>
    case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
      if ( arg_int == 0 )
 8005cea:	7abb      	ldrb	r3, [r7, #10]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d10a      	bne.n	8005d06 <u8x8_d_ssd1306_128x32_generic+0x82>
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x32_univision_flip0_seq);
 8005cf0:	493a      	ldr	r1, [pc, #232]	; (8005ddc <u8x8_d_ssd1306_128x32_generic+0x158>)
 8005cf2:	68f8      	ldr	r0, [r7, #12]
 8005cf4:	f7ff fed1 	bl	8005a9a <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->default_x_offset;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	7c9a      	ldrb	r2, [r3, #18]
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
      else
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x32_univision_flip1_seq);
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
      }
      break;
 8005d04:	e05e      	b.n	8005dc4 <u8x8_d_ssd1306_128x32_generic+0x140>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x32_univision_flip1_seq);
 8005d06:	4936      	ldr	r1, [pc, #216]	; (8005de0 <u8x8_d_ssd1306_128x32_generic+0x15c>)
 8005d08:	68f8      	ldr	r0, [r7, #12]
 8005d0a:	f7ff fec6 	bl	8005a9a <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	7cda      	ldrb	r2, [r3, #19]
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
      break;
 8005d1a:	e053      	b.n	8005dc4 <u8x8_d_ssd1306_128x32_generic+0x140>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 8005d1c:	68f8      	ldr	r0, [r7, #12]
 8005d1e:	f7ff fe9c 	bl	8005a5a <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 8005d22:	2181      	movs	r1, #129	; 0x81
 8005d24:	68f8      	ldr	r0, [r7, #12]
 8005d26:	f7ff fe61 	bl	80059ec <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int );	/* ssd1306 has range from 0 to 255 */
 8005d2a:	7abb      	ldrb	r3, [r7, #10]
 8005d2c:	4619      	mov	r1, r3
 8005d2e:	68f8      	ldr	r0, [r7, #12]
 8005d30:	f7ff fe6e 	bl	8005a10 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 8005d34:	68f8      	ldr	r0, [r7, #12]
 8005d36:	f7ff fea0 	bl	8005a7a <u8x8_cad_EndTransfer>
      break;
 8005d3a:	e043      	b.n	8005dc4 <u8x8_d_ssd1306_128x32_generic+0x140>
#endif
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 8005d3c:	68f8      	ldr	r0, [r7, #12]
 8005d3e:	f7ff fe8c 	bl	8005a5a <u8x8_cad_StartTransfer>
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;    
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	795b      	ldrb	r3, [r3, #5]
 8005d46:	75fb      	strb	r3, [r7, #23]
      x *= 8;
 8005d48:	7dfb      	ldrb	r3, [r7, #23]
 8005d4a:	00db      	lsls	r3, r3, #3
 8005d4c:	75fb      	strb	r3, [r7, #23]
      x += u8x8->x_offset;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8005d54:	7dfb      	ldrb	r3, [r7, #23]
 8005d56:	4413      	add	r3, r2
 8005d58:	75fb      	strb	r3, [r7, #23]
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 8005d5a:	7dfb      	ldrb	r3, [r7, #23]
 8005d5c:	091b      	lsrs	r3, r3, #4
 8005d5e:	b2db      	uxtb	r3, r3
 8005d60:	f043 0310 	orr.w	r3, r3, #16
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	4619      	mov	r1, r3
 8005d68:	68f8      	ldr	r0, [r7, #12]
 8005d6a:	f7ff fe3f 	bl	80059ec <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x000 | ((x&15)));
 8005d6e:	7dfb      	ldrb	r3, [r7, #23]
 8005d70:	f003 030f 	and.w	r3, r3, #15
 8005d74:	b2db      	uxtb	r3, r3
 8005d76:	4619      	mov	r1, r3
 8005d78:	68f8      	ldr	r0, [r7, #12]
 8005d7a:	f7ff fe37 	bl	80059ec <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	799b      	ldrb	r3, [r3, #6]
 8005d82:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8005d86:	b2db      	uxtb	r3, r3
 8005d88:	4619      	mov	r1, r3
 8005d8a:	68f8      	ldr	r0, [r7, #12]
 8005d8c:	f7ff fe2e 	bl	80059ec <u8x8_cad_SendCmd>
      
      do
      {
	c = ((u8x8_tile_t *)arg_ptr)->cnt;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	791b      	ldrb	r3, [r3, #4]
 8005d94:	75bb      	strb	r3, [r7, #22]
	ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	613b      	str	r3, [r7, #16]
	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 8005d9c:	7dbb      	ldrb	r3, [r7, #22]
 8005d9e:	00db      	lsls	r3, r3, #3
 8005da0:	b2db      	uxtb	r3, r3
 8005da2:	693a      	ldr	r2, [r7, #16]
 8005da4:	4619      	mov	r1, r3
 8005da6:	68f8      	ldr	r0, [r7, #12]
 8005da8:	f7ff fe44 	bl	8005a34 <u8x8_cad_SendData>
	  u8x8_cad_SendData(u8x8, 8, ptr);
	  ptr += 8;
	  c--;
	} while( c > 0 );
	*/
	arg_int--;
 8005dac:	7abb      	ldrb	r3, [r7, #10]
 8005dae:	3b01      	subs	r3, #1
 8005db0:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 8005db2:	7abb      	ldrb	r3, [r7, #10]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d1eb      	bne.n	8005d90 <u8x8_d_ssd1306_128x32_generic+0x10c>
      
      u8x8_cad_EndTransfer(u8x8);
 8005db8:	68f8      	ldr	r0, [r7, #12]
 8005dba:	f7ff fe5e 	bl	8005a7a <u8x8_cad_EndTransfer>
      break;
 8005dbe:	e001      	b.n	8005dc4 <u8x8_d_ssd1306_128x32_generic+0x140>
    default:
      return 0;
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	e000      	b.n	8005dc6 <u8x8_d_ssd1306_128x32_generic+0x142>
  }
  return 1;
 8005dc4:	2301      	movs	r3, #1
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3718      	adds	r7, #24
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}
 8005dce:	bf00      	nop
 8005dd0:	0801a3fc 	.word	0x0801a3fc
 8005dd4:	0801a434 	.word	0x0801a434
 8005dd8:	0801a43c 	.word	0x0801a43c
 8005ddc:	0801a444 	.word	0x0801a444
 8005de0:	0801a44c 	.word	0x0801a44c

08005de4 <u8x8_d_ssd1306_128x32_univision>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 32
};

uint8_t u8x8_d_ssd1306_128x32_univision(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b084      	sub	sp, #16
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	60f8      	str	r0, [r7, #12]
 8005dec:	607b      	str	r3, [r7, #4]
 8005dee:	460b      	mov	r3, r1
 8005df0:	72fb      	strb	r3, [r7, #11]
 8005df2:	4613      	mov	r3, r2
 8005df4:	72bb      	strb	r3, [r7, #10]
    if ( msg == U8X8_MSG_DISPLAY_SETUP_MEMORY )
 8005df6:	7afb      	ldrb	r3, [r7, #11]
 8005df8:	2b09      	cmp	r3, #9
 8005dfa:	d105      	bne.n	8005e08 <u8x8_d_ssd1306_128x32_univision+0x24>
    {
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1306_128x32_univision_display_info);
 8005dfc:	4908      	ldr	r1, [pc, #32]	; (8005e20 <u8x8_d_ssd1306_128x32_univision+0x3c>)
 8005dfe:	68f8      	ldr	r0, [r7, #12]
 8005e00:	f000 f810 	bl	8005e24 <u8x8_d_helper_display_setup_memory>
      return 1;
 8005e04:	2301      	movs	r3, #1
 8005e06:	e006      	b.n	8005e16 <u8x8_d_ssd1306_128x32_univision+0x32>
    }
    return u8x8_d_ssd1306_128x32_generic(u8x8, msg, arg_int, arg_ptr);
 8005e08:	7aba      	ldrb	r2, [r7, #10]
 8005e0a:	7af9      	ldrb	r1, [r7, #11]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	68f8      	ldr	r0, [r7, #12]
 8005e10:	f7ff ff38 	bl	8005c84 <u8x8_d_ssd1306_128x32_generic>
 8005e14:	4603      	mov	r3, r0
}
 8005e16:	4618      	mov	r0, r3
 8005e18:	3710      	adds	r7, #16
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bd80      	pop	{r7, pc}
 8005e1e:	bf00      	nop
 8005e20:	0801a454 	.word	0x0801a454

08005e24 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b083      	sub	sp, #12
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
 8005e2c:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	683a      	ldr	r2, [r7, #0]
 8005e32:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	7c9a      	ldrb	r2, [r3, #18]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 8005e40:	bf00      	nop
 8005e42:	370c      	adds	r7, #12
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr

08005e4c <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 8005e4c:	b590      	push	{r4, r7, lr}
 8005e4e:	b083      	sub	sp, #12
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	695c      	ldr	r4, [r3, #20]
 8005e58:	2300      	movs	r3, #0
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	2128      	movs	r1, #40	; 0x28
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	68dc      	ldr	r4, [r3, #12]
 8005e66:	2300      	movs	r3, #0
 8005e68:	2200      	movs	r2, #0
 8005e6a:	2114      	movs	r1, #20
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 8005e70:	2201      	movs	r2, #1
 8005e72:	214b      	movs	r1, #75	; 0x4b
 8005e74:	6878      	ldr	r0, [r7, #4]
 8005e76:	f000 f886 	bl	8005f86 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	791b      	ldrb	r3, [r3, #4]
 8005e80:	461a      	mov	r2, r3
 8005e82:	2129      	movs	r1, #41	; 0x29
 8005e84:	6878      	ldr	r0, [r7, #4]
 8005e86:	f000 f87e 	bl	8005f86 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	214b      	movs	r1, #75	; 0x4b
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f000 f879 	bl	8005f86 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	791b      	ldrb	r3, [r3, #4]
 8005e9a:	461a      	mov	r2, r3
 8005e9c:	2129      	movs	r1, #41	; 0x29
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f000 f871 	bl	8005f86 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 8005ea4:	2201      	movs	r2, #1
 8005ea6:	214b      	movs	r1, #75	; 0x4b
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	f000 f86c 	bl	8005f86 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	795b      	ldrb	r3, [r3, #5]
 8005eb4:	461a      	mov	r2, r3
 8005eb6:	2129      	movs	r1, #41	; 0x29
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f000 f864 	bl	8005f86 <u8x8_gpio_call>
}    
 8005ebe:	bf00      	nop
 8005ec0:	370c      	adds	r7, #12
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd90      	pop	{r4, r7, pc}

08005ec6 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 8005ec6:	b590      	push	{r4, r7, lr}
 8005ec8:	b085      	sub	sp, #20
 8005eca:	af00      	add	r7, sp, #0
 8005ecc:	6078      	str	r0, [r7, #4]
 8005ece:	4608      	mov	r0, r1
 8005ed0:	4611      	mov	r1, r2
 8005ed2:	461a      	mov	r2, r3
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	70fb      	strb	r3, [r7, #3]
 8005ed8:	460b      	mov	r3, r1
 8005eda:	70bb      	strb	r3, [r7, #2]
 8005edc:	4613      	mov	r3, r2
 8005ede:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 8005ee0:	78fb      	ldrb	r3, [r7, #3]
 8005ee2:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 8005ee4:	78bb      	ldrb	r3, [r7, #2]
 8005ee6:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 8005ee8:	787b      	ldrb	r3, [r7, #1]
 8005eea:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 8005eec:	6a3b      	ldr	r3, [r7, #32]
 8005eee:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	689c      	ldr	r4, [r3, #8]
 8005ef4:	f107 0308 	add.w	r3, r7, #8
 8005ef8:	2201      	movs	r2, #1
 8005efa:	210f      	movs	r1, #15
 8005efc:	6878      	ldr	r0, [r7, #4]
 8005efe:	47a0      	blx	r4
 8005f00:	4603      	mov	r3, r0
}
 8005f02:	4618      	mov	r0, r3
 8005f04:	3714      	adds	r7, #20
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bd90      	pop	{r4, r7, pc}

08005f0a <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8005f0a:	b590      	push	{r4, r7, lr}
 8005f0c:	b083      	sub	sp, #12
 8005f0e:	af00      	add	r7, sp, #0
 8005f10:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	689c      	ldr	r4, [r3, #8]
 8005f16:	2300      	movs	r3, #0
 8005f18:	2200      	movs	r2, #0
 8005f1a:	2109      	movs	r1, #9
 8005f1c:	6878      	ldr	r0, [r7, #4]
 8005f1e:	47a0      	blx	r4
}
 8005f20:	bf00      	nop
 8005f22:	370c      	adds	r7, #12
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd90      	pop	{r4, r7, pc}

08005f28 <u8x8_InitDisplay>:

void u8x8_InitDisplay(u8x8_t *u8x8)
{
 8005f28:	b590      	push	{r4, r7, lr}
 8005f2a:	b083      	sub	sp, #12
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);  
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	689c      	ldr	r4, [r3, #8]
 8005f34:	2300      	movs	r3, #0
 8005f36:	2200      	movs	r2, #0
 8005f38:	210a      	movs	r1, #10
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	47a0      	blx	r4
}
 8005f3e:	bf00      	nop
 8005f40:	370c      	adds	r7, #12
 8005f42:	46bd      	mov	sp, r7
 8005f44:	bd90      	pop	{r4, r7, pc}

08005f46 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 8005f46:	b590      	push	{r4, r7, lr}
 8005f48:	b083      	sub	sp, #12
 8005f4a:	af00      	add	r7, sp, #0
 8005f4c:	6078      	str	r0, [r7, #4]
 8005f4e:	460b      	mov	r3, r1
 8005f50:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	689c      	ldr	r4, [r3, #8]
 8005f56:	78fa      	ldrb	r2, [r7, #3]
 8005f58:	2300      	movs	r3, #0
 8005f5a:	210b      	movs	r1, #11
 8005f5c:	6878      	ldr	r0, [r7, #4]
 8005f5e:	47a0      	blx	r4
}
 8005f60:	bf00      	nop
 8005f62:	370c      	adds	r7, #12
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd90      	pop	{r4, r7, pc}

08005f68 <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 8005f68:	b590      	push	{r4, r7, lr}
 8005f6a:	b083      	sub	sp, #12
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	689c      	ldr	r4, [r3, #8]
 8005f74:	2300      	movs	r3, #0
 8005f76:	2200      	movs	r2, #0
 8005f78:	2110      	movs	r1, #16
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	47a0      	blx	r4
}
 8005f7e:	bf00      	nop
 8005f80:	370c      	adds	r7, #12
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd90      	pop	{r4, r7, pc}

08005f86 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 8005f86:	b590      	push	{r4, r7, lr}
 8005f88:	b083      	sub	sp, #12
 8005f8a:	af00      	add	r7, sp, #0
 8005f8c:	6078      	str	r0, [r7, #4]
 8005f8e:	460b      	mov	r3, r1
 8005f90:	70fb      	strb	r3, [r7, #3]
 8005f92:	4613      	mov	r3, r2
 8005f94:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	695c      	ldr	r4, [r3, #20]
 8005f9a:	78ba      	ldrb	r2, [r7, #2]
 8005f9c:	78f9      	ldrb	r1, [r7, #3]
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	47a0      	blx	r4
}
 8005fa4:	bf00      	nop
 8005fa6:	370c      	adds	r7, #12
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd90      	pop	{r4, r7, pc}

08005fac <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b085      	sub	sp, #20
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	60f8      	str	r0, [r7, #12]
 8005fb4:	607b      	str	r3, [r7, #4]
 8005fb6:	460b      	mov	r3, r1
 8005fb8:	72fb      	strb	r3, [r7, #11]
 8005fba:	4613      	mov	r3, r2
 8005fbc:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 8005fbe:	2300      	movs	r3, #0
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	3714      	adds	r7, #20
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr

08005fcc <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b083      	sub	sp, #12
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	4a13      	ldr	r2, [pc, #76]	; (800602c <u8x8_SetupDefaults+0x60>)
 8005fde:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	4a12      	ldr	r2, [pc, #72]	; (800602c <u8x8_SetupDefaults+0x60>)
 8005fe4:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	4a10      	ldr	r2, [pc, #64]	; (800602c <u8x8_SetupDefaults+0x60>)
 8005fea:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	4a0f      	ldr	r2, [pc, #60]	; (800602c <u8x8_SetupDefaults+0x60>)
 8005ff0:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    u8x8->device_address = 0;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2200      	movs	r2, #0
 8006006:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
    u8x8->bus_clock = 0;		/* issue 769 */
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2200      	movs	r2, #0
 800600e:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	22ff      	movs	r2, #255	; 0xff
 8006014:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	22ff      	movs	r2, #255	; 0xff
 800601c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8006020:	bf00      	nop
 8006022:	370c      	adds	r7, #12
 8006024:	46bd      	mov	sp, r7
 8006026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602a:	4770      	bx	lr
 800602c:	08005fad 	.word	0x08005fad

08006030 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b084      	sub	sp, #16
 8006034:	af00      	add	r7, sp, #0
 8006036:	60f8      	str	r0, [r7, #12]
 8006038:	60b9      	str	r1, [r7, #8]
 800603a:	607a      	str	r2, [r7, #4]
 800603c:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 800603e:	68f8      	ldr	r0, [r7, #12]
 8006040:	f7ff ffc4 	bl	8005fcc <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	68ba      	ldr	r2, [r7, #8]
 8006048:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	687a      	ldr	r2, [r7, #4]
 800604e:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	683a      	ldr	r2, [r7, #0]
 8006054:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	69ba      	ldr	r2, [r7, #24]
 800605a:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 800605c:	68f8      	ldr	r0, [r7, #12]
 800605e:	f7ff ff54 	bl	8005f0a <u8x8_SetupMemory>
}
 8006062:	bf00      	nop
 8006064:	3710      	adds	r7, #16
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}
	...

0800606c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800606c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80060a4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006070:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006072:	e003      	b.n	800607c <LoopCopyDataInit>

08006074 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006074:	4b0c      	ldr	r3, [pc, #48]	; (80060a8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006076:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006078:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800607a:	3104      	adds	r1, #4

0800607c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800607c:	480b      	ldr	r0, [pc, #44]	; (80060ac <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800607e:	4b0c      	ldr	r3, [pc, #48]	; (80060b0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006080:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006082:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006084:	d3f6      	bcc.n	8006074 <CopyDataInit>
  ldr  r2, =_sbss
 8006086:	4a0b      	ldr	r2, [pc, #44]	; (80060b4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006088:	e002      	b.n	8006090 <LoopFillZerobss>

0800608a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800608a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800608c:	f842 3b04 	str.w	r3, [r2], #4

08006090 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006090:	4b09      	ldr	r3, [pc, #36]	; (80060b8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8006092:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006094:	d3f9      	bcc.n	800608a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006096:	f7fd fa1d 	bl	80034d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800609a:	f00c ff63 	bl	8012f64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800609e:	f7fc fd3b 	bl	8002b18 <main>
  bx  lr    
 80060a2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80060a4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80060a8:	0801aa10 	.word	0x0801aa10
  ldr  r0, =_sdata
 80060ac:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80060b0:	20000374 	.word	0x20000374
  ldr  r2, =_sbss
 80060b4:	20000378 	.word	0x20000378
  ldr  r3, = _ebss
 80060b8:	20003380 	.word	0x20003380

080060bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80060bc:	e7fe      	b.n	80060bc <ADC_IRQHandler>
	...

080060c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80060c4:	4b0e      	ldr	r3, [pc, #56]	; (8006100 <HAL_Init+0x40>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a0d      	ldr	r2, [pc, #52]	; (8006100 <HAL_Init+0x40>)
 80060ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80060ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80060d0:	4b0b      	ldr	r3, [pc, #44]	; (8006100 <HAL_Init+0x40>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a0a      	ldr	r2, [pc, #40]	; (8006100 <HAL_Init+0x40>)
 80060d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80060da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80060dc:	4b08      	ldr	r3, [pc, #32]	; (8006100 <HAL_Init+0x40>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a07      	ldr	r2, [pc, #28]	; (8006100 <HAL_Init+0x40>)
 80060e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80060e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80060e8:	2003      	movs	r0, #3
 80060ea:	f000 fd1b 	bl	8006b24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80060ee:	2000      	movs	r0, #0
 80060f0:	f000 f808 	bl	8006104 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80060f4:	f7fd f8b8 	bl	8003268 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80060f8:	2300      	movs	r3, #0
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	bd80      	pop	{r7, pc}
 80060fe:	bf00      	nop
 8006100:	40023c00 	.word	0x40023c00

08006104 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b082      	sub	sp, #8
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800610c:	4b12      	ldr	r3, [pc, #72]	; (8006158 <HAL_InitTick+0x54>)
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	4b12      	ldr	r3, [pc, #72]	; (800615c <HAL_InitTick+0x58>)
 8006112:	781b      	ldrb	r3, [r3, #0]
 8006114:	4619      	mov	r1, r3
 8006116:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800611a:	fbb3 f3f1 	udiv	r3, r3, r1
 800611e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006122:	4618      	mov	r0, r3
 8006124:	f000 fd33 	bl	8006b8e <HAL_SYSTICK_Config>
 8006128:	4603      	mov	r3, r0
 800612a:	2b00      	cmp	r3, #0
 800612c:	d001      	beq.n	8006132 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	e00e      	b.n	8006150 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2b0f      	cmp	r3, #15
 8006136:	d80a      	bhi.n	800614e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006138:	2200      	movs	r2, #0
 800613a:	6879      	ldr	r1, [r7, #4]
 800613c:	f04f 30ff 	mov.w	r0, #4294967295
 8006140:	f000 fcfb 	bl	8006b3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006144:	4a06      	ldr	r2, [pc, #24]	; (8006160 <HAL_InitTick+0x5c>)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800614a:	2300      	movs	r3, #0
 800614c:	e000      	b.n	8006150 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800614e:	2301      	movs	r3, #1
}
 8006150:	4618      	mov	r0, r3
 8006152:	3708      	adds	r7, #8
 8006154:	46bd      	mov	sp, r7
 8006156:	bd80      	pop	{r7, pc}
 8006158:	20000004 	.word	0x20000004
 800615c:	2000000c 	.word	0x2000000c
 8006160:	20000008 	.word	0x20000008

08006164 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006164:	b480      	push	{r7}
 8006166:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006168:	4b06      	ldr	r3, [pc, #24]	; (8006184 <HAL_IncTick+0x20>)
 800616a:	781b      	ldrb	r3, [r3, #0]
 800616c:	461a      	mov	r2, r3
 800616e:	4b06      	ldr	r3, [pc, #24]	; (8006188 <HAL_IncTick+0x24>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	4413      	add	r3, r2
 8006174:	4a04      	ldr	r2, [pc, #16]	; (8006188 <HAL_IncTick+0x24>)
 8006176:	6013      	str	r3, [r2, #0]
}
 8006178:	bf00      	nop
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr
 8006182:	bf00      	nop
 8006184:	2000000c 	.word	0x2000000c
 8006188:	20001624 	.word	0x20001624

0800618c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800618c:	b480      	push	{r7}
 800618e:	af00      	add	r7, sp, #0
  return uwTick;
 8006190:	4b03      	ldr	r3, [pc, #12]	; (80061a0 <HAL_GetTick+0x14>)
 8006192:	681b      	ldr	r3, [r3, #0]
}
 8006194:	4618      	mov	r0, r3
 8006196:	46bd      	mov	sp, r7
 8006198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619c:	4770      	bx	lr
 800619e:	bf00      	nop
 80061a0:	20001624 	.word	0x20001624

080061a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b084      	sub	sp, #16
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80061ac:	f7ff ffee 	bl	800618c <HAL_GetTick>
 80061b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061bc:	d005      	beq.n	80061ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80061be:	4b0a      	ldr	r3, [pc, #40]	; (80061e8 <HAL_Delay+0x44>)
 80061c0:	781b      	ldrb	r3, [r3, #0]
 80061c2:	461a      	mov	r2, r3
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	4413      	add	r3, r2
 80061c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80061ca:	bf00      	nop
 80061cc:	f7ff ffde 	bl	800618c <HAL_GetTick>
 80061d0:	4602      	mov	r2, r0
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	1ad3      	subs	r3, r2, r3
 80061d6:	68fa      	ldr	r2, [r7, #12]
 80061d8:	429a      	cmp	r2, r3
 80061da:	d8f7      	bhi.n	80061cc <HAL_Delay+0x28>
  {
  }
}
 80061dc:	bf00      	nop
 80061de:	bf00      	nop
 80061e0:	3710      	adds	r7, #16
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bd80      	pop	{r7, pc}
 80061e6:	bf00      	nop
 80061e8:	2000000c 	.word	0x2000000c

080061ec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b084      	sub	sp, #16
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80061f4:	2300      	movs	r3, #0
 80061f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d101      	bne.n	8006202 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e033      	b.n	800626a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006206:	2b00      	cmp	r3, #0
 8006208:	d109      	bne.n	800621e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f7fb fb3c 	bl	8001888 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2200      	movs	r2, #0
 8006214:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2200      	movs	r2, #0
 800621a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006222:	f003 0310 	and.w	r3, r3, #16
 8006226:	2b00      	cmp	r3, #0
 8006228:	d118      	bne.n	800625c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800622e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006232:	f023 0302 	bic.w	r3, r3, #2
 8006236:	f043 0202 	orr.w	r2, r3, #2
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	f000 faa4 	bl	800678c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2200      	movs	r2, #0
 8006248:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800624e:	f023 0303 	bic.w	r3, r3, #3
 8006252:	f043 0201 	orr.w	r2, r3, #1
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	641a      	str	r2, [r3, #64]	; 0x40
 800625a:	e001      	b.n	8006260 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800625c:	2301      	movs	r3, #1
 800625e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2200      	movs	r2, #0
 8006264:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006268:	7bfb      	ldrb	r3, [r7, #15]
}
 800626a:	4618      	mov	r0, r3
 800626c:	3710      	adds	r7, #16
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}
	...

08006274 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8006274:	b480      	push	{r7}
 8006276:	b085      	sub	sp, #20
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800627c:	2300      	movs	r3, #0
 800627e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006286:	2b01      	cmp	r3, #1
 8006288:	d101      	bne.n	800628e <HAL_ADC_Start+0x1a>
 800628a:	2302      	movs	r3, #2
 800628c:	e0b2      	b.n	80063f4 <HAL_ADC_Start+0x180>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2201      	movs	r2, #1
 8006292:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	f003 0301 	and.w	r3, r3, #1
 80062a0:	2b01      	cmp	r3, #1
 80062a2:	d018      	beq.n	80062d6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	689a      	ldr	r2, [r3, #8]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f042 0201 	orr.w	r2, r2, #1
 80062b2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80062b4:	4b52      	ldr	r3, [pc, #328]	; (8006400 <HAL_ADC_Start+0x18c>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a52      	ldr	r2, [pc, #328]	; (8006404 <HAL_ADC_Start+0x190>)
 80062ba:	fba2 2303 	umull	r2, r3, r2, r3
 80062be:	0c9a      	lsrs	r2, r3, #18
 80062c0:	4613      	mov	r3, r2
 80062c2:	005b      	lsls	r3, r3, #1
 80062c4:	4413      	add	r3, r2
 80062c6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80062c8:	e002      	b.n	80062d0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	3b01      	subs	r3, #1
 80062ce:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d1f9      	bne.n	80062ca <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	f003 0301 	and.w	r3, r3, #1
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	d17a      	bne.n	80063da <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062e8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80062ec:	f023 0301 	bic.w	r3, r3, #1
 80062f0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006302:	2b00      	cmp	r3, #0
 8006304:	d007      	beq.n	8006316 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800630a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800630e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800631a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800631e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006322:	d106      	bne.n	8006332 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006328:	f023 0206 	bic.w	r2, r3, #6
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	645a      	str	r2, [r3, #68]	; 0x44
 8006330:	e002      	b.n	8006338 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2200      	movs	r2, #0
 8006336:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2200      	movs	r2, #0
 800633c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006340:	4b31      	ldr	r3, [pc, #196]	; (8006408 <HAL_ADC_Start+0x194>)
 8006342:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800634c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	f003 031f 	and.w	r3, r3, #31
 8006356:	2b00      	cmp	r3, #0
 8006358:	d12a      	bne.n	80063b0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a2b      	ldr	r2, [pc, #172]	; (800640c <HAL_ADC_Start+0x198>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d015      	beq.n	8006390 <HAL_ADC_Start+0x11c>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a29      	ldr	r2, [pc, #164]	; (8006410 <HAL_ADC_Start+0x19c>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d105      	bne.n	800637a <HAL_ADC_Start+0x106>
 800636e:	4b26      	ldr	r3, [pc, #152]	; (8006408 <HAL_ADC_Start+0x194>)
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	f003 031f 	and.w	r3, r3, #31
 8006376:	2b00      	cmp	r3, #0
 8006378:	d00a      	beq.n	8006390 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a25      	ldr	r2, [pc, #148]	; (8006414 <HAL_ADC_Start+0x1a0>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d136      	bne.n	80063f2 <HAL_ADC_Start+0x17e>
 8006384:	4b20      	ldr	r3, [pc, #128]	; (8006408 <HAL_ADC_Start+0x194>)
 8006386:	685b      	ldr	r3, [r3, #4]
 8006388:	f003 0310 	and.w	r3, r3, #16
 800638c:	2b00      	cmp	r3, #0
 800638e:	d130      	bne.n	80063f2 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	689b      	ldr	r3, [r3, #8]
 8006396:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800639a:	2b00      	cmp	r3, #0
 800639c:	d129      	bne.n	80063f2 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	689a      	ldr	r2, [r3, #8]
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80063ac:	609a      	str	r2, [r3, #8]
 80063ae:	e020      	b.n	80063f2 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a15      	ldr	r2, [pc, #84]	; (800640c <HAL_ADC_Start+0x198>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d11b      	bne.n	80063f2 <HAL_ADC_Start+0x17e>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d114      	bne.n	80063f2 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	689a      	ldr	r2, [r3, #8]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80063d6:	609a      	str	r2, [r3, #8]
 80063d8:	e00b      	b.n	80063f2 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063de:	f043 0210 	orr.w	r2, r3, #16
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063ea:	f043 0201 	orr.w	r2, r3, #1
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80063f2:	2300      	movs	r3, #0
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3714      	adds	r7, #20
 80063f8:	46bd      	mov	sp, r7
 80063fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fe:	4770      	bx	lr
 8006400:	20000004 	.word	0x20000004
 8006404:	431bde83 	.word	0x431bde83
 8006408:	40012300 	.word	0x40012300
 800640c:	40012000 	.word	0x40012000
 8006410:	40012100 	.word	0x40012100
 8006414:	40012200 	.word	0x40012200

08006418 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b084      	sub	sp, #16
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
 8006420:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006422:	2300      	movs	r3, #0
 8006424:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	689b      	ldr	r3, [r3, #8]
 800642c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006430:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006434:	d113      	bne.n	800645e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8006440:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006444:	d10b      	bne.n	800645e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800644a:	f043 0220 	orr.w	r2, r3, #32
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2200      	movs	r2, #0
 8006456:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	e063      	b.n	8006526 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800645e:	f7ff fe95 	bl	800618c <HAL_GetTick>
 8006462:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8006464:	e021      	b.n	80064aa <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800646c:	d01d      	beq.n	80064aa <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d007      	beq.n	8006484 <HAL_ADC_PollForConversion+0x6c>
 8006474:	f7ff fe8a 	bl	800618c <HAL_GetTick>
 8006478:	4602      	mov	r2, r0
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	1ad3      	subs	r3, r2, r3
 800647e:	683a      	ldr	r2, [r7, #0]
 8006480:	429a      	cmp	r2, r3
 8006482:	d212      	bcs.n	80064aa <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f003 0302 	and.w	r3, r3, #2
 800648e:	2b02      	cmp	r3, #2
 8006490:	d00b      	beq.n	80064aa <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006496:	f043 0204 	orr.w	r2, r3, #4
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2200      	movs	r2, #0
 80064a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80064a6:	2303      	movs	r3, #3
 80064a8:	e03d      	b.n	8006526 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f003 0302 	and.w	r3, r3, #2
 80064b4:	2b02      	cmp	r3, #2
 80064b6:	d1d6      	bne.n	8006466 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f06f 0212 	mvn.w	r2, #18
 80064c0:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064c6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	689b      	ldr	r3, [r3, #8]
 80064d4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d123      	bne.n	8006524 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d11f      	bne.n	8006524 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064ea:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d006      	beq.n	8006500 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	689b      	ldr	r3, [r3, #8]
 80064f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d111      	bne.n	8006524 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006504:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006510:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006514:	2b00      	cmp	r3, #0
 8006516:	d105      	bne.n	8006524 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800651c:	f043 0201 	orr.w	r2, r3, #1
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8006524:	2300      	movs	r3, #0
}
 8006526:	4618      	mov	r0, r3
 8006528:	3710      	adds	r7, #16
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}

0800652e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800652e:	b480      	push	{r7}
 8006530:	b083      	sub	sp, #12
 8006532:	af00      	add	r7, sp, #0
 8006534:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800653c:	4618      	mov	r0, r3
 800653e:	370c      	adds	r7, #12
 8006540:	46bd      	mov	sp, r7
 8006542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006546:	4770      	bx	lr

08006548 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006548:	b480      	push	{r7}
 800654a:	b085      	sub	sp, #20
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
 8006550:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006552:	2300      	movs	r3, #0
 8006554:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800655c:	2b01      	cmp	r3, #1
 800655e:	d101      	bne.n	8006564 <HAL_ADC_ConfigChannel+0x1c>
 8006560:	2302      	movs	r3, #2
 8006562:	e105      	b.n	8006770 <HAL_ADC_ConfigChannel+0x228>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2201      	movs	r2, #1
 8006568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	2b09      	cmp	r3, #9
 8006572:	d925      	bls.n	80065c0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	68d9      	ldr	r1, [r3, #12]
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	b29b      	uxth	r3, r3
 8006580:	461a      	mov	r2, r3
 8006582:	4613      	mov	r3, r2
 8006584:	005b      	lsls	r3, r3, #1
 8006586:	4413      	add	r3, r2
 8006588:	3b1e      	subs	r3, #30
 800658a:	2207      	movs	r2, #7
 800658c:	fa02 f303 	lsl.w	r3, r2, r3
 8006590:	43da      	mvns	r2, r3
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	400a      	ands	r2, r1
 8006598:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	68d9      	ldr	r1, [r3, #12]
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	689a      	ldr	r2, [r3, #8]
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	b29b      	uxth	r3, r3
 80065aa:	4618      	mov	r0, r3
 80065ac:	4603      	mov	r3, r0
 80065ae:	005b      	lsls	r3, r3, #1
 80065b0:	4403      	add	r3, r0
 80065b2:	3b1e      	subs	r3, #30
 80065b4:	409a      	lsls	r2, r3
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	430a      	orrs	r2, r1
 80065bc:	60da      	str	r2, [r3, #12]
 80065be:	e022      	b.n	8006606 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	6919      	ldr	r1, [r3, #16]
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	b29b      	uxth	r3, r3
 80065cc:	461a      	mov	r2, r3
 80065ce:	4613      	mov	r3, r2
 80065d0:	005b      	lsls	r3, r3, #1
 80065d2:	4413      	add	r3, r2
 80065d4:	2207      	movs	r2, #7
 80065d6:	fa02 f303 	lsl.w	r3, r2, r3
 80065da:	43da      	mvns	r2, r3
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	400a      	ands	r2, r1
 80065e2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	6919      	ldr	r1, [r3, #16]
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	689a      	ldr	r2, [r3, #8]
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	b29b      	uxth	r3, r3
 80065f4:	4618      	mov	r0, r3
 80065f6:	4603      	mov	r3, r0
 80065f8:	005b      	lsls	r3, r3, #1
 80065fa:	4403      	add	r3, r0
 80065fc:	409a      	lsls	r2, r3
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	430a      	orrs	r2, r1
 8006604:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	2b06      	cmp	r3, #6
 800660c:	d824      	bhi.n	8006658 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	685a      	ldr	r2, [r3, #4]
 8006618:	4613      	mov	r3, r2
 800661a:	009b      	lsls	r3, r3, #2
 800661c:	4413      	add	r3, r2
 800661e:	3b05      	subs	r3, #5
 8006620:	221f      	movs	r2, #31
 8006622:	fa02 f303 	lsl.w	r3, r2, r3
 8006626:	43da      	mvns	r2, r3
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	400a      	ands	r2, r1
 800662e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	b29b      	uxth	r3, r3
 800663c:	4618      	mov	r0, r3
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	685a      	ldr	r2, [r3, #4]
 8006642:	4613      	mov	r3, r2
 8006644:	009b      	lsls	r3, r3, #2
 8006646:	4413      	add	r3, r2
 8006648:	3b05      	subs	r3, #5
 800664a:	fa00 f203 	lsl.w	r2, r0, r3
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	430a      	orrs	r2, r1
 8006654:	635a      	str	r2, [r3, #52]	; 0x34
 8006656:	e04c      	b.n	80066f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	685b      	ldr	r3, [r3, #4]
 800665c:	2b0c      	cmp	r3, #12
 800665e:	d824      	bhi.n	80066aa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	685a      	ldr	r2, [r3, #4]
 800666a:	4613      	mov	r3, r2
 800666c:	009b      	lsls	r3, r3, #2
 800666e:	4413      	add	r3, r2
 8006670:	3b23      	subs	r3, #35	; 0x23
 8006672:	221f      	movs	r2, #31
 8006674:	fa02 f303 	lsl.w	r3, r2, r3
 8006678:	43da      	mvns	r2, r3
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	400a      	ands	r2, r1
 8006680:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	b29b      	uxth	r3, r3
 800668e:	4618      	mov	r0, r3
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	685a      	ldr	r2, [r3, #4]
 8006694:	4613      	mov	r3, r2
 8006696:	009b      	lsls	r3, r3, #2
 8006698:	4413      	add	r3, r2
 800669a:	3b23      	subs	r3, #35	; 0x23
 800669c:	fa00 f203 	lsl.w	r2, r0, r3
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	430a      	orrs	r2, r1
 80066a6:	631a      	str	r2, [r3, #48]	; 0x30
 80066a8:	e023      	b.n	80066f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	685a      	ldr	r2, [r3, #4]
 80066b4:	4613      	mov	r3, r2
 80066b6:	009b      	lsls	r3, r3, #2
 80066b8:	4413      	add	r3, r2
 80066ba:	3b41      	subs	r3, #65	; 0x41
 80066bc:	221f      	movs	r2, #31
 80066be:	fa02 f303 	lsl.w	r3, r2, r3
 80066c2:	43da      	mvns	r2, r3
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	400a      	ands	r2, r1
 80066ca:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	b29b      	uxth	r3, r3
 80066d8:	4618      	mov	r0, r3
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	685a      	ldr	r2, [r3, #4]
 80066de:	4613      	mov	r3, r2
 80066e0:	009b      	lsls	r3, r3, #2
 80066e2:	4413      	add	r3, r2
 80066e4:	3b41      	subs	r3, #65	; 0x41
 80066e6:	fa00 f203 	lsl.w	r2, r0, r3
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	430a      	orrs	r2, r1
 80066f0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80066f2:	4b22      	ldr	r3, [pc, #136]	; (800677c <HAL_ADC_ConfigChannel+0x234>)
 80066f4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a21      	ldr	r2, [pc, #132]	; (8006780 <HAL_ADC_ConfigChannel+0x238>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d109      	bne.n	8006714 <HAL_ADC_ConfigChannel+0x1cc>
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	2b12      	cmp	r3, #18
 8006706:	d105      	bne.n	8006714 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a19      	ldr	r2, [pc, #100]	; (8006780 <HAL_ADC_ConfigChannel+0x238>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d123      	bne.n	8006766 <HAL_ADC_ConfigChannel+0x21e>
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	2b10      	cmp	r3, #16
 8006724:	d003      	beq.n	800672e <HAL_ADC_ConfigChannel+0x1e6>
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	2b11      	cmp	r3, #17
 800672c:	d11b      	bne.n	8006766 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	2b10      	cmp	r3, #16
 8006740:	d111      	bne.n	8006766 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006742:	4b10      	ldr	r3, [pc, #64]	; (8006784 <HAL_ADC_ConfigChannel+0x23c>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a10      	ldr	r2, [pc, #64]	; (8006788 <HAL_ADC_ConfigChannel+0x240>)
 8006748:	fba2 2303 	umull	r2, r3, r2, r3
 800674c:	0c9a      	lsrs	r2, r3, #18
 800674e:	4613      	mov	r3, r2
 8006750:	009b      	lsls	r3, r3, #2
 8006752:	4413      	add	r3, r2
 8006754:	005b      	lsls	r3, r3, #1
 8006756:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006758:	e002      	b.n	8006760 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	3b01      	subs	r3, #1
 800675e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d1f9      	bne.n	800675a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2200      	movs	r2, #0
 800676a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800676e:	2300      	movs	r3, #0
}
 8006770:	4618      	mov	r0, r3
 8006772:	3714      	adds	r7, #20
 8006774:	46bd      	mov	sp, r7
 8006776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677a:	4770      	bx	lr
 800677c:	40012300 	.word	0x40012300
 8006780:	40012000 	.word	0x40012000
 8006784:	20000004 	.word	0x20000004
 8006788:	431bde83 	.word	0x431bde83

0800678c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800678c:	b480      	push	{r7}
 800678e:	b085      	sub	sp, #20
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006794:	4b79      	ldr	r3, [pc, #484]	; (800697c <ADC_Init+0x1f0>)
 8006796:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	685a      	ldr	r2, [r3, #4]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	431a      	orrs	r2, r3
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	685a      	ldr	r2, [r3, #4]
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80067c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	6859      	ldr	r1, [r3, #4]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	691b      	ldr	r3, [r3, #16]
 80067cc:	021a      	lsls	r2, r3, #8
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	430a      	orrs	r2, r1
 80067d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	685a      	ldr	r2, [r3, #4]
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80067e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	6859      	ldr	r1, [r3, #4]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	689a      	ldr	r2, [r3, #8]
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	430a      	orrs	r2, r1
 80067f6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	689a      	ldr	r2, [r3, #8]
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006806:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	6899      	ldr	r1, [r3, #8]
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	68da      	ldr	r2, [r3, #12]
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	430a      	orrs	r2, r1
 8006818:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800681e:	4a58      	ldr	r2, [pc, #352]	; (8006980 <ADC_Init+0x1f4>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d022      	beq.n	800686a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	689a      	ldr	r2, [r3, #8]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006832:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	6899      	ldr	r1, [r3, #8]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	430a      	orrs	r2, r1
 8006844:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	689a      	ldr	r2, [r3, #8]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006854:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	6899      	ldr	r1, [r3, #8]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	430a      	orrs	r2, r1
 8006866:	609a      	str	r2, [r3, #8]
 8006868:	e00f      	b.n	800688a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	689a      	ldr	r2, [r3, #8]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006878:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	689a      	ldr	r2, [r3, #8]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006888:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	689a      	ldr	r2, [r3, #8]
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f022 0202 	bic.w	r2, r2, #2
 8006898:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	6899      	ldr	r1, [r3, #8]
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	7e1b      	ldrb	r3, [r3, #24]
 80068a4:	005a      	lsls	r2, r3, #1
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	430a      	orrs	r2, r1
 80068ac:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d01b      	beq.n	80068f0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	685a      	ldr	r2, [r3, #4]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80068c6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	685a      	ldr	r2, [r3, #4]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80068d6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	6859      	ldr	r1, [r3, #4]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068e2:	3b01      	subs	r3, #1
 80068e4:	035a      	lsls	r2, r3, #13
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	430a      	orrs	r2, r1
 80068ec:	605a      	str	r2, [r3, #4]
 80068ee:	e007      	b.n	8006900 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	685a      	ldr	r2, [r3, #4]
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80068fe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800690e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	69db      	ldr	r3, [r3, #28]
 800691a:	3b01      	subs	r3, #1
 800691c:	051a      	lsls	r2, r3, #20
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	430a      	orrs	r2, r1
 8006924:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	689a      	ldr	r2, [r3, #8]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006934:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	6899      	ldr	r1, [r3, #8]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006942:	025a      	lsls	r2, r3, #9
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	430a      	orrs	r2, r1
 800694a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	689a      	ldr	r2, [r3, #8]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800695a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	6899      	ldr	r1, [r3, #8]
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	695b      	ldr	r3, [r3, #20]
 8006966:	029a      	lsls	r2, r3, #10
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	430a      	orrs	r2, r1
 800696e:	609a      	str	r2, [r3, #8]
}
 8006970:	bf00      	nop
 8006972:	3714      	adds	r7, #20
 8006974:	46bd      	mov	sp, r7
 8006976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697a:	4770      	bx	lr
 800697c:	40012300 	.word	0x40012300
 8006980:	0f000001 	.word	0x0f000001

08006984 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006984:	b480      	push	{r7}
 8006986:	b085      	sub	sp, #20
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f003 0307 	and.w	r3, r3, #7
 8006992:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006994:	4b0c      	ldr	r3, [pc, #48]	; (80069c8 <__NVIC_SetPriorityGrouping+0x44>)
 8006996:	68db      	ldr	r3, [r3, #12]
 8006998:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800699a:	68ba      	ldr	r2, [r7, #8]
 800699c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80069a0:	4013      	ands	r3, r2
 80069a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80069ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80069b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80069b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80069b6:	4a04      	ldr	r2, [pc, #16]	; (80069c8 <__NVIC_SetPriorityGrouping+0x44>)
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	60d3      	str	r3, [r2, #12]
}
 80069bc:	bf00      	nop
 80069be:	3714      	adds	r7, #20
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr
 80069c8:	e000ed00 	.word	0xe000ed00

080069cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80069cc:	b480      	push	{r7}
 80069ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80069d0:	4b04      	ldr	r3, [pc, #16]	; (80069e4 <__NVIC_GetPriorityGrouping+0x18>)
 80069d2:	68db      	ldr	r3, [r3, #12]
 80069d4:	0a1b      	lsrs	r3, r3, #8
 80069d6:	f003 0307 	and.w	r3, r3, #7
}
 80069da:	4618      	mov	r0, r3
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr
 80069e4:	e000ed00 	.word	0xe000ed00

080069e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b083      	sub	sp, #12
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	4603      	mov	r3, r0
 80069f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80069f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	db0b      	blt.n	8006a12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80069fa:	79fb      	ldrb	r3, [r7, #7]
 80069fc:	f003 021f 	and.w	r2, r3, #31
 8006a00:	4907      	ldr	r1, [pc, #28]	; (8006a20 <__NVIC_EnableIRQ+0x38>)
 8006a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a06:	095b      	lsrs	r3, r3, #5
 8006a08:	2001      	movs	r0, #1
 8006a0a:	fa00 f202 	lsl.w	r2, r0, r2
 8006a0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006a12:	bf00      	nop
 8006a14:	370c      	adds	r7, #12
 8006a16:	46bd      	mov	sp, r7
 8006a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1c:	4770      	bx	lr
 8006a1e:	bf00      	nop
 8006a20:	e000e100 	.word	0xe000e100

08006a24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006a24:	b480      	push	{r7}
 8006a26:	b083      	sub	sp, #12
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	6039      	str	r1, [r7, #0]
 8006a2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	db0a      	blt.n	8006a4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	b2da      	uxtb	r2, r3
 8006a3c:	490c      	ldr	r1, [pc, #48]	; (8006a70 <__NVIC_SetPriority+0x4c>)
 8006a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a42:	0112      	lsls	r2, r2, #4
 8006a44:	b2d2      	uxtb	r2, r2
 8006a46:	440b      	add	r3, r1
 8006a48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006a4c:	e00a      	b.n	8006a64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	b2da      	uxtb	r2, r3
 8006a52:	4908      	ldr	r1, [pc, #32]	; (8006a74 <__NVIC_SetPriority+0x50>)
 8006a54:	79fb      	ldrb	r3, [r7, #7]
 8006a56:	f003 030f 	and.w	r3, r3, #15
 8006a5a:	3b04      	subs	r3, #4
 8006a5c:	0112      	lsls	r2, r2, #4
 8006a5e:	b2d2      	uxtb	r2, r2
 8006a60:	440b      	add	r3, r1
 8006a62:	761a      	strb	r2, [r3, #24]
}
 8006a64:	bf00      	nop
 8006a66:	370c      	adds	r7, #12
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6e:	4770      	bx	lr
 8006a70:	e000e100 	.word	0xe000e100
 8006a74:	e000ed00 	.word	0xe000ed00

08006a78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006a78:	b480      	push	{r7}
 8006a7a:	b089      	sub	sp, #36	; 0x24
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	f003 0307 	and.w	r3, r3, #7
 8006a8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006a8c:	69fb      	ldr	r3, [r7, #28]
 8006a8e:	f1c3 0307 	rsb	r3, r3, #7
 8006a92:	2b04      	cmp	r3, #4
 8006a94:	bf28      	it	cs
 8006a96:	2304      	movcs	r3, #4
 8006a98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006a9a:	69fb      	ldr	r3, [r7, #28]
 8006a9c:	3304      	adds	r3, #4
 8006a9e:	2b06      	cmp	r3, #6
 8006aa0:	d902      	bls.n	8006aa8 <NVIC_EncodePriority+0x30>
 8006aa2:	69fb      	ldr	r3, [r7, #28]
 8006aa4:	3b03      	subs	r3, #3
 8006aa6:	e000      	b.n	8006aaa <NVIC_EncodePriority+0x32>
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006aac:	f04f 32ff 	mov.w	r2, #4294967295
 8006ab0:	69bb      	ldr	r3, [r7, #24]
 8006ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ab6:	43da      	mvns	r2, r3
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	401a      	ands	r2, r3
 8006abc:	697b      	ldr	r3, [r7, #20]
 8006abe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006ac0:	f04f 31ff 	mov.w	r1, #4294967295
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8006aca:	43d9      	mvns	r1, r3
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006ad0:	4313      	orrs	r3, r2
         );
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3724      	adds	r7, #36	; 0x24
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006adc:	4770      	bx	lr
	...

08006ae0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b082      	sub	sp, #8
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	3b01      	subs	r3, #1
 8006aec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006af0:	d301      	bcc.n	8006af6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006af2:	2301      	movs	r3, #1
 8006af4:	e00f      	b.n	8006b16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006af6:	4a0a      	ldr	r2, [pc, #40]	; (8006b20 <SysTick_Config+0x40>)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	3b01      	subs	r3, #1
 8006afc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006afe:	210f      	movs	r1, #15
 8006b00:	f04f 30ff 	mov.w	r0, #4294967295
 8006b04:	f7ff ff8e 	bl	8006a24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006b08:	4b05      	ldr	r3, [pc, #20]	; (8006b20 <SysTick_Config+0x40>)
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006b0e:	4b04      	ldr	r3, [pc, #16]	; (8006b20 <SysTick_Config+0x40>)
 8006b10:	2207      	movs	r2, #7
 8006b12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006b14:	2300      	movs	r3, #0
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3708      	adds	r7, #8
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}
 8006b1e:	bf00      	nop
 8006b20:	e000e010 	.word	0xe000e010

08006b24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b082      	sub	sp, #8
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	f7ff ff29 	bl	8006984 <__NVIC_SetPriorityGrouping>
}
 8006b32:	bf00      	nop
 8006b34:	3708      	adds	r7, #8
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}

08006b3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006b3a:	b580      	push	{r7, lr}
 8006b3c:	b086      	sub	sp, #24
 8006b3e:	af00      	add	r7, sp, #0
 8006b40:	4603      	mov	r3, r0
 8006b42:	60b9      	str	r1, [r7, #8]
 8006b44:	607a      	str	r2, [r7, #4]
 8006b46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006b48:	2300      	movs	r3, #0
 8006b4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006b4c:	f7ff ff3e 	bl	80069cc <__NVIC_GetPriorityGrouping>
 8006b50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006b52:	687a      	ldr	r2, [r7, #4]
 8006b54:	68b9      	ldr	r1, [r7, #8]
 8006b56:	6978      	ldr	r0, [r7, #20]
 8006b58:	f7ff ff8e 	bl	8006a78 <NVIC_EncodePriority>
 8006b5c:	4602      	mov	r2, r0
 8006b5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006b62:	4611      	mov	r1, r2
 8006b64:	4618      	mov	r0, r3
 8006b66:	f7ff ff5d 	bl	8006a24 <__NVIC_SetPriority>
}
 8006b6a:	bf00      	nop
 8006b6c:	3718      	adds	r7, #24
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}

08006b72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006b72:	b580      	push	{r7, lr}
 8006b74:	b082      	sub	sp, #8
 8006b76:	af00      	add	r7, sp, #0
 8006b78:	4603      	mov	r3, r0
 8006b7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006b7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b80:	4618      	mov	r0, r3
 8006b82:	f7ff ff31 	bl	80069e8 <__NVIC_EnableIRQ>
}
 8006b86:	bf00      	nop
 8006b88:	3708      	adds	r7, #8
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}

08006b8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006b8e:	b580      	push	{r7, lr}
 8006b90:	b082      	sub	sp, #8
 8006b92:	af00      	add	r7, sp, #0
 8006b94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006b96:	6878      	ldr	r0, [r7, #4]
 8006b98:	f7ff ffa2 	bl	8006ae0 <SysTick_Config>
 8006b9c:	4603      	mov	r3, r0
}
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	3708      	adds	r7, #8
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bd80      	pop	{r7, pc}
	...

08006ba8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b086      	sub	sp, #24
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006bb4:	f7ff faea 	bl	800618c <HAL_GetTick>
 8006bb8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d101      	bne.n	8006bc4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	e099      	b.n	8006cf8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2202      	movs	r2, #2
 8006bd0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	681a      	ldr	r2, [r3, #0]
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f022 0201 	bic.w	r2, r2, #1
 8006be2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006be4:	e00f      	b.n	8006c06 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006be6:	f7ff fad1 	bl	800618c <HAL_GetTick>
 8006bea:	4602      	mov	r2, r0
 8006bec:	693b      	ldr	r3, [r7, #16]
 8006bee:	1ad3      	subs	r3, r2, r3
 8006bf0:	2b05      	cmp	r3, #5
 8006bf2:	d908      	bls.n	8006c06 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2220      	movs	r2, #32
 8006bf8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2203      	movs	r2, #3
 8006bfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8006c02:	2303      	movs	r3, #3
 8006c04:	e078      	b.n	8006cf8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f003 0301 	and.w	r3, r3, #1
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d1e8      	bne.n	8006be6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006c1c:	697a      	ldr	r2, [r7, #20]
 8006c1e:	4b38      	ldr	r3, [pc, #224]	; (8006d00 <HAL_DMA_Init+0x158>)
 8006c20:	4013      	ands	r3, r2
 8006c22:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	685a      	ldr	r2, [r3, #4]
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	689b      	ldr	r3, [r3, #8]
 8006c2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006c32:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	691b      	ldr	r3, [r3, #16]
 8006c38:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	699b      	ldr	r3, [r3, #24]
 8006c44:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c4a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6a1b      	ldr	r3, [r3, #32]
 8006c50:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006c52:	697a      	ldr	r2, [r7, #20]
 8006c54:	4313      	orrs	r3, r2
 8006c56:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5c:	2b04      	cmp	r3, #4
 8006c5e:	d107      	bne.n	8006c70 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	697a      	ldr	r2, [r7, #20]
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	697a      	ldr	r2, [r7, #20]
 8006c76:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	695b      	ldr	r3, [r3, #20]
 8006c7e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006c80:	697b      	ldr	r3, [r7, #20]
 8006c82:	f023 0307 	bic.w	r3, r3, #7
 8006c86:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c8c:	697a      	ldr	r2, [r7, #20]
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c96:	2b04      	cmp	r3, #4
 8006c98:	d117      	bne.n	8006cca <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c9e:	697a      	ldr	r2, [r7, #20]
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d00e      	beq.n	8006cca <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006cac:	6878      	ldr	r0, [r7, #4]
 8006cae:	f000 fb01 	bl	80072b4 <DMA_CheckFifoParam>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d008      	beq.n	8006cca <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2240      	movs	r2, #64	; 0x40
 8006cbc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2201      	movs	r2, #1
 8006cc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	e016      	b.n	8006cf8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	697a      	ldr	r2, [r7, #20]
 8006cd0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	f000 fab8 	bl	8007248 <DMA_CalcBaseAndBitshift>
 8006cd8:	4603      	mov	r3, r0
 8006cda:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ce0:	223f      	movs	r2, #63	; 0x3f
 8006ce2:	409a      	lsls	r2, r3
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2200      	movs	r2, #0
 8006cec:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006cf6:	2300      	movs	r3, #0
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3718      	adds	r7, #24
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}
 8006d00:	f010803f 	.word	0xf010803f

08006d04 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b086      	sub	sp, #24
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	60f8      	str	r0, [r7, #12]
 8006d0c:	60b9      	str	r1, [r7, #8]
 8006d0e:	607a      	str	r2, [r7, #4]
 8006d10:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d12:	2300      	movs	r3, #0
 8006d14:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d1a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006d22:	2b01      	cmp	r3, #1
 8006d24:	d101      	bne.n	8006d2a <HAL_DMA_Start_IT+0x26>
 8006d26:	2302      	movs	r3, #2
 8006d28:	e040      	b.n	8006dac <HAL_DMA_Start_IT+0xa8>
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2201      	movs	r2, #1
 8006d2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006d38:	b2db      	uxtb	r3, r3
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d12f      	bne.n	8006d9e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2202      	movs	r2, #2
 8006d42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	687a      	ldr	r2, [r7, #4]
 8006d50:	68b9      	ldr	r1, [r7, #8]
 8006d52:	68f8      	ldr	r0, [r7, #12]
 8006d54:	f000 fa4a 	bl	80071ec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d5c:	223f      	movs	r2, #63	; 0x3f
 8006d5e:	409a      	lsls	r2, r3
 8006d60:	693b      	ldr	r3, [r7, #16]
 8006d62:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	681a      	ldr	r2, [r3, #0]
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f042 0216 	orr.w	r2, r2, #22
 8006d72:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d007      	beq.n	8006d8c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	681a      	ldr	r2, [r3, #0]
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f042 0208 	orr.w	r2, r2, #8
 8006d8a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	681a      	ldr	r2, [r3, #0]
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f042 0201 	orr.w	r2, r2, #1
 8006d9a:	601a      	str	r2, [r3, #0]
 8006d9c:	e005      	b.n	8006daa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2200      	movs	r2, #0
 8006da2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006da6:	2302      	movs	r3, #2
 8006da8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006daa:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dac:	4618      	mov	r0, r3
 8006dae:	3718      	adds	r7, #24
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}

08006db4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b084      	sub	sp, #16
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dc0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006dc2:	f7ff f9e3 	bl	800618c <HAL_GetTick>
 8006dc6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006dce:	b2db      	uxtb	r3, r3
 8006dd0:	2b02      	cmp	r3, #2
 8006dd2:	d008      	beq.n	8006de6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2280      	movs	r2, #128	; 0x80
 8006dd8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8006de2:	2301      	movs	r3, #1
 8006de4:	e052      	b.n	8006e8c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	681a      	ldr	r2, [r3, #0]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f022 0216 	bic.w	r2, r2, #22
 8006df4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	695a      	ldr	r2, [r3, #20]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e04:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d103      	bne.n	8006e16 <HAL_DMA_Abort+0x62>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d007      	beq.n	8006e26 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f022 0208 	bic.w	r2, r2, #8
 8006e24:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	681a      	ldr	r2, [r3, #0]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f022 0201 	bic.w	r2, r2, #1
 8006e34:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006e36:	e013      	b.n	8006e60 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006e38:	f7ff f9a8 	bl	800618c <HAL_GetTick>
 8006e3c:	4602      	mov	r2, r0
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	1ad3      	subs	r3, r2, r3
 8006e42:	2b05      	cmp	r3, #5
 8006e44:	d90c      	bls.n	8006e60 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2220      	movs	r2, #32
 8006e4a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2203      	movs	r2, #3
 8006e58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8006e5c:	2303      	movs	r3, #3
 8006e5e:	e015      	b.n	8006e8c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f003 0301 	and.w	r3, r3, #1
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d1e4      	bne.n	8006e38 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e72:	223f      	movs	r2, #63	; 0x3f
 8006e74:	409a      	lsls	r2, r3
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2201      	movs	r2, #1
 8006e86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8006e8a:	2300      	movs	r3, #0
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3710      	adds	r7, #16
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}

08006e94 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006e94:	b480      	push	{r7}
 8006e96:	b083      	sub	sp, #12
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006ea2:	b2db      	uxtb	r3, r3
 8006ea4:	2b02      	cmp	r3, #2
 8006ea6:	d004      	beq.n	8006eb2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2280      	movs	r2, #128	; 0x80
 8006eac:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e00c      	b.n	8006ecc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2205      	movs	r2, #5
 8006eb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	681a      	ldr	r2, [r3, #0]
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f022 0201 	bic.w	r2, r2, #1
 8006ec8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006eca:	2300      	movs	r3, #0
}
 8006ecc:	4618      	mov	r0, r3
 8006ece:	370c      	adds	r7, #12
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed6:	4770      	bx	lr

08006ed8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b086      	sub	sp, #24
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006ee4:	4b92      	ldr	r3, [pc, #584]	; (8007130 <HAL_DMA_IRQHandler+0x258>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	4a92      	ldr	r2, [pc, #584]	; (8007134 <HAL_DMA_IRQHandler+0x25c>)
 8006eea:	fba2 2303 	umull	r2, r3, r2, r3
 8006eee:	0a9b      	lsrs	r3, r3, #10
 8006ef0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ef6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006ef8:	693b      	ldr	r3, [r7, #16]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f02:	2208      	movs	r2, #8
 8006f04:	409a      	lsls	r2, r3
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	4013      	ands	r3, r2
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d01a      	beq.n	8006f44 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f003 0304 	and.w	r3, r3, #4
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d013      	beq.n	8006f44 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	681a      	ldr	r2, [r3, #0]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f022 0204 	bic.w	r2, r2, #4
 8006f2a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f30:	2208      	movs	r2, #8
 8006f32:	409a      	lsls	r2, r3
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f3c:	f043 0201 	orr.w	r2, r3, #1
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f48:	2201      	movs	r2, #1
 8006f4a:	409a      	lsls	r2, r3
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	4013      	ands	r3, r2
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d012      	beq.n	8006f7a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	695b      	ldr	r3, [r3, #20]
 8006f5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d00b      	beq.n	8006f7a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f66:	2201      	movs	r2, #1
 8006f68:	409a      	lsls	r2, r3
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f72:	f043 0202 	orr.w	r2, r3, #2
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f7e:	2204      	movs	r2, #4
 8006f80:	409a      	lsls	r2, r3
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	4013      	ands	r3, r2
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d012      	beq.n	8006fb0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f003 0302 	and.w	r3, r3, #2
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d00b      	beq.n	8006fb0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f9c:	2204      	movs	r2, #4
 8006f9e:	409a      	lsls	r2, r3
 8006fa0:	693b      	ldr	r3, [r7, #16]
 8006fa2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fa8:	f043 0204 	orr.w	r2, r3, #4
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fb4:	2210      	movs	r2, #16
 8006fb6:	409a      	lsls	r2, r3
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	4013      	ands	r3, r2
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d043      	beq.n	8007048 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f003 0308 	and.w	r3, r3, #8
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d03c      	beq.n	8007048 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fd2:	2210      	movs	r2, #16
 8006fd4:	409a      	lsls	r2, r3
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d018      	beq.n	800701a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d108      	bne.n	8007008 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d024      	beq.n	8007048 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	4798      	blx	r3
 8007006:	e01f      	b.n	8007048 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800700c:	2b00      	cmp	r3, #0
 800700e:	d01b      	beq.n	8007048 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007014:	6878      	ldr	r0, [r7, #4]
 8007016:	4798      	blx	r3
 8007018:	e016      	b.n	8007048 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007024:	2b00      	cmp	r3, #0
 8007026:	d107      	bne.n	8007038 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	681a      	ldr	r2, [r3, #0]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f022 0208 	bic.w	r2, r2, #8
 8007036:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800703c:	2b00      	cmp	r3, #0
 800703e:	d003      	beq.n	8007048 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800704c:	2220      	movs	r2, #32
 800704e:	409a      	lsls	r2, r3
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	4013      	ands	r3, r2
 8007054:	2b00      	cmp	r3, #0
 8007056:	f000 808e 	beq.w	8007176 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f003 0310 	and.w	r3, r3, #16
 8007064:	2b00      	cmp	r3, #0
 8007066:	f000 8086 	beq.w	8007176 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800706e:	2220      	movs	r2, #32
 8007070:	409a      	lsls	r2, r3
 8007072:	693b      	ldr	r3, [r7, #16]
 8007074:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800707c:	b2db      	uxtb	r3, r3
 800707e:	2b05      	cmp	r3, #5
 8007080:	d136      	bne.n	80070f0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	681a      	ldr	r2, [r3, #0]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f022 0216 	bic.w	r2, r2, #22
 8007090:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	695a      	ldr	r2, [r3, #20]
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80070a0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d103      	bne.n	80070b2 <HAL_DMA_IRQHandler+0x1da>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d007      	beq.n	80070c2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	681a      	ldr	r2, [r3, #0]
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f022 0208 	bic.w	r2, r2, #8
 80070c0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070c6:	223f      	movs	r2, #63	; 0x3f
 80070c8:	409a      	lsls	r2, r3
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2200      	movs	r2, #0
 80070d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2201      	movs	r2, #1
 80070da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d07d      	beq.n	80071e2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070ea:	6878      	ldr	r0, [r7, #4]
 80070ec:	4798      	blx	r3
        }
        return;
 80070ee:	e078      	b.n	80071e2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d01c      	beq.n	8007138 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007108:	2b00      	cmp	r3, #0
 800710a:	d108      	bne.n	800711e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007110:	2b00      	cmp	r3, #0
 8007112:	d030      	beq.n	8007176 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	4798      	blx	r3
 800711c:	e02b      	b.n	8007176 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007122:	2b00      	cmp	r3, #0
 8007124:	d027      	beq.n	8007176 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	4798      	blx	r3
 800712e:	e022      	b.n	8007176 <HAL_DMA_IRQHandler+0x29e>
 8007130:	20000004 	.word	0x20000004
 8007134:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007142:	2b00      	cmp	r3, #0
 8007144:	d10f      	bne.n	8007166 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	681a      	ldr	r2, [r3, #0]
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f022 0210 	bic.w	r2, r2, #16
 8007154:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2200      	movs	r2, #0
 800715a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2201      	movs	r2, #1
 8007162:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800716a:	2b00      	cmp	r3, #0
 800716c:	d003      	beq.n	8007176 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800717a:	2b00      	cmp	r3, #0
 800717c:	d032      	beq.n	80071e4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007182:	f003 0301 	and.w	r3, r3, #1
 8007186:	2b00      	cmp	r3, #0
 8007188:	d022      	beq.n	80071d0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2205      	movs	r2, #5
 800718e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	681a      	ldr	r2, [r3, #0]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f022 0201 	bic.w	r2, r2, #1
 80071a0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	3301      	adds	r3, #1
 80071a6:	60bb      	str	r3, [r7, #8]
 80071a8:	697a      	ldr	r2, [r7, #20]
 80071aa:	429a      	cmp	r2, r3
 80071ac:	d307      	bcc.n	80071be <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f003 0301 	and.w	r3, r3, #1
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d1f2      	bne.n	80071a2 <HAL_DMA_IRQHandler+0x2ca>
 80071bc:	e000      	b.n	80071c0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80071be:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2200      	movs	r2, #0
 80071c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2201      	movs	r2, #1
 80071cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d005      	beq.n	80071e4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	4798      	blx	r3
 80071e0:	e000      	b.n	80071e4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80071e2:	bf00      	nop
    }
  }
}
 80071e4:	3718      	adds	r7, #24
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}
 80071ea:	bf00      	nop

080071ec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80071ec:	b480      	push	{r7}
 80071ee:	b085      	sub	sp, #20
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	60f8      	str	r0, [r7, #12]
 80071f4:	60b9      	str	r1, [r7, #8]
 80071f6:	607a      	str	r2, [r7, #4]
 80071f8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	681a      	ldr	r2, [r3, #0]
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007208:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	683a      	ldr	r2, [r7, #0]
 8007210:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	689b      	ldr	r3, [r3, #8]
 8007216:	2b40      	cmp	r3, #64	; 0x40
 8007218:	d108      	bne.n	800722c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	687a      	ldr	r2, [r7, #4]
 8007220:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	68ba      	ldr	r2, [r7, #8]
 8007228:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800722a:	e007      	b.n	800723c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	68ba      	ldr	r2, [r7, #8]
 8007232:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	687a      	ldr	r2, [r7, #4]
 800723a:	60da      	str	r2, [r3, #12]
}
 800723c:	bf00      	nop
 800723e:	3714      	adds	r7, #20
 8007240:	46bd      	mov	sp, r7
 8007242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007246:	4770      	bx	lr

08007248 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007248:	b480      	push	{r7}
 800724a:	b085      	sub	sp, #20
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	b2db      	uxtb	r3, r3
 8007256:	3b10      	subs	r3, #16
 8007258:	4a14      	ldr	r2, [pc, #80]	; (80072ac <DMA_CalcBaseAndBitshift+0x64>)
 800725a:	fba2 2303 	umull	r2, r3, r2, r3
 800725e:	091b      	lsrs	r3, r3, #4
 8007260:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007262:	4a13      	ldr	r2, [pc, #76]	; (80072b0 <DMA_CalcBaseAndBitshift+0x68>)
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	4413      	add	r3, r2
 8007268:	781b      	ldrb	r3, [r3, #0]
 800726a:	461a      	mov	r2, r3
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	2b03      	cmp	r3, #3
 8007274:	d909      	bls.n	800728a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800727e:	f023 0303 	bic.w	r3, r3, #3
 8007282:	1d1a      	adds	r2, r3, #4
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	659a      	str	r2, [r3, #88]	; 0x58
 8007288:	e007      	b.n	800729a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007292:	f023 0303 	bic.w	r3, r3, #3
 8007296:	687a      	ldr	r2, [r7, #4]
 8007298:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800729e:	4618      	mov	r0, r3
 80072a0:	3714      	adds	r7, #20
 80072a2:	46bd      	mov	sp, r7
 80072a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a8:	4770      	bx	lr
 80072aa:	bf00      	nop
 80072ac:	aaaaaaab 	.word	0xaaaaaaab
 80072b0:	0801a46c 	.word	0x0801a46c

080072b4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b085      	sub	sp, #20
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80072bc:	2300      	movs	r3, #0
 80072be:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072c4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	699b      	ldr	r3, [r3, #24]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d11f      	bne.n	800730e <DMA_CheckFifoParam+0x5a>
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	2b03      	cmp	r3, #3
 80072d2:	d856      	bhi.n	8007382 <DMA_CheckFifoParam+0xce>
 80072d4:	a201      	add	r2, pc, #4	; (adr r2, 80072dc <DMA_CheckFifoParam+0x28>)
 80072d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072da:	bf00      	nop
 80072dc:	080072ed 	.word	0x080072ed
 80072e0:	080072ff 	.word	0x080072ff
 80072e4:	080072ed 	.word	0x080072ed
 80072e8:	08007383 	.word	0x08007383
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d046      	beq.n	8007386 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80072f8:	2301      	movs	r3, #1
 80072fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80072fc:	e043      	b.n	8007386 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007302:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007306:	d140      	bne.n	800738a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007308:	2301      	movs	r3, #1
 800730a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800730c:	e03d      	b.n	800738a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	699b      	ldr	r3, [r3, #24]
 8007312:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007316:	d121      	bne.n	800735c <DMA_CheckFifoParam+0xa8>
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	2b03      	cmp	r3, #3
 800731c:	d837      	bhi.n	800738e <DMA_CheckFifoParam+0xda>
 800731e:	a201      	add	r2, pc, #4	; (adr r2, 8007324 <DMA_CheckFifoParam+0x70>)
 8007320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007324:	08007335 	.word	0x08007335
 8007328:	0800733b 	.word	0x0800733b
 800732c:	08007335 	.word	0x08007335
 8007330:	0800734d 	.word	0x0800734d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007334:	2301      	movs	r3, #1
 8007336:	73fb      	strb	r3, [r7, #15]
      break;
 8007338:	e030      	b.n	800739c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800733e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007342:	2b00      	cmp	r3, #0
 8007344:	d025      	beq.n	8007392 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8007346:	2301      	movs	r3, #1
 8007348:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800734a:	e022      	b.n	8007392 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007350:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007354:	d11f      	bne.n	8007396 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8007356:	2301      	movs	r3, #1
 8007358:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800735a:	e01c      	b.n	8007396 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	2b02      	cmp	r3, #2
 8007360:	d903      	bls.n	800736a <DMA_CheckFifoParam+0xb6>
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	2b03      	cmp	r3, #3
 8007366:	d003      	beq.n	8007370 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007368:	e018      	b.n	800739c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800736a:	2301      	movs	r3, #1
 800736c:	73fb      	strb	r3, [r7, #15]
      break;
 800736e:	e015      	b.n	800739c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007374:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007378:	2b00      	cmp	r3, #0
 800737a:	d00e      	beq.n	800739a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800737c:	2301      	movs	r3, #1
 800737e:	73fb      	strb	r3, [r7, #15]
      break;
 8007380:	e00b      	b.n	800739a <DMA_CheckFifoParam+0xe6>
      break;
 8007382:	bf00      	nop
 8007384:	e00a      	b.n	800739c <DMA_CheckFifoParam+0xe8>
      break;
 8007386:	bf00      	nop
 8007388:	e008      	b.n	800739c <DMA_CheckFifoParam+0xe8>
      break;
 800738a:	bf00      	nop
 800738c:	e006      	b.n	800739c <DMA_CheckFifoParam+0xe8>
      break;
 800738e:	bf00      	nop
 8007390:	e004      	b.n	800739c <DMA_CheckFifoParam+0xe8>
      break;
 8007392:	bf00      	nop
 8007394:	e002      	b.n	800739c <DMA_CheckFifoParam+0xe8>
      break;   
 8007396:	bf00      	nop
 8007398:	e000      	b.n	800739c <DMA_CheckFifoParam+0xe8>
      break;
 800739a:	bf00      	nop
    }
  } 
  
  return status; 
 800739c:	7bfb      	ldrb	r3, [r7, #15]
}
 800739e:	4618      	mov	r0, r3
 80073a0:	3714      	adds	r7, #20
 80073a2:	46bd      	mov	sp, r7
 80073a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a8:	4770      	bx	lr
 80073aa:	bf00      	nop

080073ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b089      	sub	sp, #36	; 0x24
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
 80073b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80073b6:	2300      	movs	r3, #0
 80073b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80073ba:	2300      	movs	r3, #0
 80073bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80073be:	2300      	movs	r3, #0
 80073c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80073c2:	2300      	movs	r3, #0
 80073c4:	61fb      	str	r3, [r7, #28]
 80073c6:	e16b      	b.n	80076a0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80073c8:	2201      	movs	r2, #1
 80073ca:	69fb      	ldr	r3, [r7, #28]
 80073cc:	fa02 f303 	lsl.w	r3, r2, r3
 80073d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	697a      	ldr	r2, [r7, #20]
 80073d8:	4013      	ands	r3, r2
 80073da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80073dc:	693a      	ldr	r2, [r7, #16]
 80073de:	697b      	ldr	r3, [r7, #20]
 80073e0:	429a      	cmp	r2, r3
 80073e2:	f040 815a 	bne.w	800769a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	685b      	ldr	r3, [r3, #4]
 80073ea:	f003 0303 	and.w	r3, r3, #3
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	d005      	beq.n	80073fe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	685b      	ldr	r3, [r3, #4]
 80073f6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80073fa:	2b02      	cmp	r3, #2
 80073fc:	d130      	bne.n	8007460 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	689b      	ldr	r3, [r3, #8]
 8007402:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007404:	69fb      	ldr	r3, [r7, #28]
 8007406:	005b      	lsls	r3, r3, #1
 8007408:	2203      	movs	r2, #3
 800740a:	fa02 f303 	lsl.w	r3, r2, r3
 800740e:	43db      	mvns	r3, r3
 8007410:	69ba      	ldr	r2, [r7, #24]
 8007412:	4013      	ands	r3, r2
 8007414:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	68da      	ldr	r2, [r3, #12]
 800741a:	69fb      	ldr	r3, [r7, #28]
 800741c:	005b      	lsls	r3, r3, #1
 800741e:	fa02 f303 	lsl.w	r3, r2, r3
 8007422:	69ba      	ldr	r2, [r7, #24]
 8007424:	4313      	orrs	r3, r2
 8007426:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	69ba      	ldr	r2, [r7, #24]
 800742c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007434:	2201      	movs	r2, #1
 8007436:	69fb      	ldr	r3, [r7, #28]
 8007438:	fa02 f303 	lsl.w	r3, r2, r3
 800743c:	43db      	mvns	r3, r3
 800743e:	69ba      	ldr	r2, [r7, #24]
 8007440:	4013      	ands	r3, r2
 8007442:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	685b      	ldr	r3, [r3, #4]
 8007448:	091b      	lsrs	r3, r3, #4
 800744a:	f003 0201 	and.w	r2, r3, #1
 800744e:	69fb      	ldr	r3, [r7, #28]
 8007450:	fa02 f303 	lsl.w	r3, r2, r3
 8007454:	69ba      	ldr	r2, [r7, #24]
 8007456:	4313      	orrs	r3, r2
 8007458:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	69ba      	ldr	r2, [r7, #24]
 800745e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	f003 0303 	and.w	r3, r3, #3
 8007468:	2b03      	cmp	r3, #3
 800746a:	d017      	beq.n	800749c <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	68db      	ldr	r3, [r3, #12]
 8007470:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007472:	69fb      	ldr	r3, [r7, #28]
 8007474:	005b      	lsls	r3, r3, #1
 8007476:	2203      	movs	r2, #3
 8007478:	fa02 f303 	lsl.w	r3, r2, r3
 800747c:	43db      	mvns	r3, r3
 800747e:	69ba      	ldr	r2, [r7, #24]
 8007480:	4013      	ands	r3, r2
 8007482:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	689a      	ldr	r2, [r3, #8]
 8007488:	69fb      	ldr	r3, [r7, #28]
 800748a:	005b      	lsls	r3, r3, #1
 800748c:	fa02 f303 	lsl.w	r3, r2, r3
 8007490:	69ba      	ldr	r2, [r7, #24]
 8007492:	4313      	orrs	r3, r2
 8007494:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	69ba      	ldr	r2, [r7, #24]
 800749a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	685b      	ldr	r3, [r3, #4]
 80074a0:	f003 0303 	and.w	r3, r3, #3
 80074a4:	2b02      	cmp	r3, #2
 80074a6:	d123      	bne.n	80074f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80074a8:	69fb      	ldr	r3, [r7, #28]
 80074aa:	08da      	lsrs	r2, r3, #3
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	3208      	adds	r2, #8
 80074b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80074b6:	69fb      	ldr	r3, [r7, #28]
 80074b8:	f003 0307 	and.w	r3, r3, #7
 80074bc:	009b      	lsls	r3, r3, #2
 80074be:	220f      	movs	r2, #15
 80074c0:	fa02 f303 	lsl.w	r3, r2, r3
 80074c4:	43db      	mvns	r3, r3
 80074c6:	69ba      	ldr	r2, [r7, #24]
 80074c8:	4013      	ands	r3, r2
 80074ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	691a      	ldr	r2, [r3, #16]
 80074d0:	69fb      	ldr	r3, [r7, #28]
 80074d2:	f003 0307 	and.w	r3, r3, #7
 80074d6:	009b      	lsls	r3, r3, #2
 80074d8:	fa02 f303 	lsl.w	r3, r2, r3
 80074dc:	69ba      	ldr	r2, [r7, #24]
 80074de:	4313      	orrs	r3, r2
 80074e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80074e2:	69fb      	ldr	r3, [r7, #28]
 80074e4:	08da      	lsrs	r2, r3, #3
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	3208      	adds	r2, #8
 80074ea:	69b9      	ldr	r1, [r7, #24]
 80074ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80074f6:	69fb      	ldr	r3, [r7, #28]
 80074f8:	005b      	lsls	r3, r3, #1
 80074fa:	2203      	movs	r2, #3
 80074fc:	fa02 f303 	lsl.w	r3, r2, r3
 8007500:	43db      	mvns	r3, r3
 8007502:	69ba      	ldr	r2, [r7, #24]
 8007504:	4013      	ands	r3, r2
 8007506:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	685b      	ldr	r3, [r3, #4]
 800750c:	f003 0203 	and.w	r2, r3, #3
 8007510:	69fb      	ldr	r3, [r7, #28]
 8007512:	005b      	lsls	r3, r3, #1
 8007514:	fa02 f303 	lsl.w	r3, r2, r3
 8007518:	69ba      	ldr	r2, [r7, #24]
 800751a:	4313      	orrs	r3, r2
 800751c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	69ba      	ldr	r2, [r7, #24]
 8007522:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	685b      	ldr	r3, [r3, #4]
 8007528:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800752c:	2b00      	cmp	r3, #0
 800752e:	f000 80b4 	beq.w	800769a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007532:	2300      	movs	r3, #0
 8007534:	60fb      	str	r3, [r7, #12]
 8007536:	4b60      	ldr	r3, [pc, #384]	; (80076b8 <HAL_GPIO_Init+0x30c>)
 8007538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800753a:	4a5f      	ldr	r2, [pc, #380]	; (80076b8 <HAL_GPIO_Init+0x30c>)
 800753c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007540:	6453      	str	r3, [r2, #68]	; 0x44
 8007542:	4b5d      	ldr	r3, [pc, #372]	; (80076b8 <HAL_GPIO_Init+0x30c>)
 8007544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007546:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800754a:	60fb      	str	r3, [r7, #12]
 800754c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800754e:	4a5b      	ldr	r2, [pc, #364]	; (80076bc <HAL_GPIO_Init+0x310>)
 8007550:	69fb      	ldr	r3, [r7, #28]
 8007552:	089b      	lsrs	r3, r3, #2
 8007554:	3302      	adds	r3, #2
 8007556:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800755a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800755c:	69fb      	ldr	r3, [r7, #28]
 800755e:	f003 0303 	and.w	r3, r3, #3
 8007562:	009b      	lsls	r3, r3, #2
 8007564:	220f      	movs	r2, #15
 8007566:	fa02 f303 	lsl.w	r3, r2, r3
 800756a:	43db      	mvns	r3, r3
 800756c:	69ba      	ldr	r2, [r7, #24]
 800756e:	4013      	ands	r3, r2
 8007570:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	4a52      	ldr	r2, [pc, #328]	; (80076c0 <HAL_GPIO_Init+0x314>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d02b      	beq.n	80075d2 <HAL_GPIO_Init+0x226>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	4a51      	ldr	r2, [pc, #324]	; (80076c4 <HAL_GPIO_Init+0x318>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d025      	beq.n	80075ce <HAL_GPIO_Init+0x222>
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	4a50      	ldr	r2, [pc, #320]	; (80076c8 <HAL_GPIO_Init+0x31c>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d01f      	beq.n	80075ca <HAL_GPIO_Init+0x21e>
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	4a4f      	ldr	r2, [pc, #316]	; (80076cc <HAL_GPIO_Init+0x320>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d019      	beq.n	80075c6 <HAL_GPIO_Init+0x21a>
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	4a4e      	ldr	r2, [pc, #312]	; (80076d0 <HAL_GPIO_Init+0x324>)
 8007596:	4293      	cmp	r3, r2
 8007598:	d013      	beq.n	80075c2 <HAL_GPIO_Init+0x216>
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	4a4d      	ldr	r2, [pc, #308]	; (80076d4 <HAL_GPIO_Init+0x328>)
 800759e:	4293      	cmp	r3, r2
 80075a0:	d00d      	beq.n	80075be <HAL_GPIO_Init+0x212>
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	4a4c      	ldr	r2, [pc, #304]	; (80076d8 <HAL_GPIO_Init+0x32c>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d007      	beq.n	80075ba <HAL_GPIO_Init+0x20e>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	4a4b      	ldr	r2, [pc, #300]	; (80076dc <HAL_GPIO_Init+0x330>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d101      	bne.n	80075b6 <HAL_GPIO_Init+0x20a>
 80075b2:	2307      	movs	r3, #7
 80075b4:	e00e      	b.n	80075d4 <HAL_GPIO_Init+0x228>
 80075b6:	2308      	movs	r3, #8
 80075b8:	e00c      	b.n	80075d4 <HAL_GPIO_Init+0x228>
 80075ba:	2306      	movs	r3, #6
 80075bc:	e00a      	b.n	80075d4 <HAL_GPIO_Init+0x228>
 80075be:	2305      	movs	r3, #5
 80075c0:	e008      	b.n	80075d4 <HAL_GPIO_Init+0x228>
 80075c2:	2304      	movs	r3, #4
 80075c4:	e006      	b.n	80075d4 <HAL_GPIO_Init+0x228>
 80075c6:	2303      	movs	r3, #3
 80075c8:	e004      	b.n	80075d4 <HAL_GPIO_Init+0x228>
 80075ca:	2302      	movs	r3, #2
 80075cc:	e002      	b.n	80075d4 <HAL_GPIO_Init+0x228>
 80075ce:	2301      	movs	r3, #1
 80075d0:	e000      	b.n	80075d4 <HAL_GPIO_Init+0x228>
 80075d2:	2300      	movs	r3, #0
 80075d4:	69fa      	ldr	r2, [r7, #28]
 80075d6:	f002 0203 	and.w	r2, r2, #3
 80075da:	0092      	lsls	r2, r2, #2
 80075dc:	4093      	lsls	r3, r2
 80075de:	69ba      	ldr	r2, [r7, #24]
 80075e0:	4313      	orrs	r3, r2
 80075e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80075e4:	4935      	ldr	r1, [pc, #212]	; (80076bc <HAL_GPIO_Init+0x310>)
 80075e6:	69fb      	ldr	r3, [r7, #28]
 80075e8:	089b      	lsrs	r3, r3, #2
 80075ea:	3302      	adds	r3, #2
 80075ec:	69ba      	ldr	r2, [r7, #24]
 80075ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80075f2:	4b3b      	ldr	r3, [pc, #236]	; (80076e0 <HAL_GPIO_Init+0x334>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	43db      	mvns	r3, r3
 80075fc:	69ba      	ldr	r2, [r7, #24]
 80075fe:	4013      	ands	r3, r2
 8007600:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800760a:	2b00      	cmp	r3, #0
 800760c:	d003      	beq.n	8007616 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800760e:	69ba      	ldr	r2, [r7, #24]
 8007610:	693b      	ldr	r3, [r7, #16]
 8007612:	4313      	orrs	r3, r2
 8007614:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007616:	4a32      	ldr	r2, [pc, #200]	; (80076e0 <HAL_GPIO_Init+0x334>)
 8007618:	69bb      	ldr	r3, [r7, #24]
 800761a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800761c:	4b30      	ldr	r3, [pc, #192]	; (80076e0 <HAL_GPIO_Init+0x334>)
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007622:	693b      	ldr	r3, [r7, #16]
 8007624:	43db      	mvns	r3, r3
 8007626:	69ba      	ldr	r2, [r7, #24]
 8007628:	4013      	ands	r3, r2
 800762a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007634:	2b00      	cmp	r3, #0
 8007636:	d003      	beq.n	8007640 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007638:	69ba      	ldr	r2, [r7, #24]
 800763a:	693b      	ldr	r3, [r7, #16]
 800763c:	4313      	orrs	r3, r2
 800763e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007640:	4a27      	ldr	r2, [pc, #156]	; (80076e0 <HAL_GPIO_Init+0x334>)
 8007642:	69bb      	ldr	r3, [r7, #24]
 8007644:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007646:	4b26      	ldr	r3, [pc, #152]	; (80076e0 <HAL_GPIO_Init+0x334>)
 8007648:	689b      	ldr	r3, [r3, #8]
 800764a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800764c:	693b      	ldr	r3, [r7, #16]
 800764e:	43db      	mvns	r3, r3
 8007650:	69ba      	ldr	r2, [r7, #24]
 8007652:	4013      	ands	r3, r2
 8007654:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800765e:	2b00      	cmp	r3, #0
 8007660:	d003      	beq.n	800766a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8007662:	69ba      	ldr	r2, [r7, #24]
 8007664:	693b      	ldr	r3, [r7, #16]
 8007666:	4313      	orrs	r3, r2
 8007668:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800766a:	4a1d      	ldr	r2, [pc, #116]	; (80076e0 <HAL_GPIO_Init+0x334>)
 800766c:	69bb      	ldr	r3, [r7, #24]
 800766e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007670:	4b1b      	ldr	r3, [pc, #108]	; (80076e0 <HAL_GPIO_Init+0x334>)
 8007672:	68db      	ldr	r3, [r3, #12]
 8007674:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007676:	693b      	ldr	r3, [r7, #16]
 8007678:	43db      	mvns	r3, r3
 800767a:	69ba      	ldr	r2, [r7, #24]
 800767c:	4013      	ands	r3, r2
 800767e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	685b      	ldr	r3, [r3, #4]
 8007684:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007688:	2b00      	cmp	r3, #0
 800768a:	d003      	beq.n	8007694 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800768c:	69ba      	ldr	r2, [r7, #24]
 800768e:	693b      	ldr	r3, [r7, #16]
 8007690:	4313      	orrs	r3, r2
 8007692:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007694:	4a12      	ldr	r2, [pc, #72]	; (80076e0 <HAL_GPIO_Init+0x334>)
 8007696:	69bb      	ldr	r3, [r7, #24]
 8007698:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800769a:	69fb      	ldr	r3, [r7, #28]
 800769c:	3301      	adds	r3, #1
 800769e:	61fb      	str	r3, [r7, #28]
 80076a0:	69fb      	ldr	r3, [r7, #28]
 80076a2:	2b0f      	cmp	r3, #15
 80076a4:	f67f ae90 	bls.w	80073c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80076a8:	bf00      	nop
 80076aa:	bf00      	nop
 80076ac:	3724      	adds	r7, #36	; 0x24
 80076ae:	46bd      	mov	sp, r7
 80076b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b4:	4770      	bx	lr
 80076b6:	bf00      	nop
 80076b8:	40023800 	.word	0x40023800
 80076bc:	40013800 	.word	0x40013800
 80076c0:	40020000 	.word	0x40020000
 80076c4:	40020400 	.word	0x40020400
 80076c8:	40020800 	.word	0x40020800
 80076cc:	40020c00 	.word	0x40020c00
 80076d0:	40021000 	.word	0x40021000
 80076d4:	40021400 	.word	0x40021400
 80076d8:	40021800 	.word	0x40021800
 80076dc:	40021c00 	.word	0x40021c00
 80076e0:	40013c00 	.word	0x40013c00

080076e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80076e4:	b480      	push	{r7}
 80076e6:	b083      	sub	sp, #12
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
 80076ec:	460b      	mov	r3, r1
 80076ee:	807b      	strh	r3, [r7, #2]
 80076f0:	4613      	mov	r3, r2
 80076f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80076f4:	787b      	ldrb	r3, [r7, #1]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d003      	beq.n	8007702 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80076fa:	887a      	ldrh	r2, [r7, #2]
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007700:	e003      	b.n	800770a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007702:	887b      	ldrh	r3, [r7, #2]
 8007704:	041a      	lsls	r2, r3, #16
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	619a      	str	r2, [r3, #24]
}
 800770a:	bf00      	nop
 800770c:	370c      	adds	r7, #12
 800770e:	46bd      	mov	sp, r7
 8007710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007714:	4770      	bx	lr
	...

08007718 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b084      	sub	sp, #16
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d101      	bne.n	800772a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007726:	2301      	movs	r3, #1
 8007728:	e12b      	b.n	8007982 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007730:	b2db      	uxtb	r3, r3
 8007732:	2b00      	cmp	r3, #0
 8007734:	d106      	bne.n	8007744 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2200      	movs	r2, #0
 800773a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f7fa fa08 	bl	8001b54 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2224      	movs	r2, #36	; 0x24
 8007748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	681a      	ldr	r2, [r3, #0]
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f022 0201 	bic.w	r2, r2, #1
 800775a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	681a      	ldr	r2, [r3, #0]
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800776a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	681a      	ldr	r2, [r3, #0]
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800777a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800777c:	f002 fd2e 	bl	800a1dc <HAL_RCC_GetPCLK1Freq>
 8007780:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	4a81      	ldr	r2, [pc, #516]	; (800798c <HAL_I2C_Init+0x274>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d807      	bhi.n	800779c <HAL_I2C_Init+0x84>
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	4a80      	ldr	r2, [pc, #512]	; (8007990 <HAL_I2C_Init+0x278>)
 8007790:	4293      	cmp	r3, r2
 8007792:	bf94      	ite	ls
 8007794:	2301      	movls	r3, #1
 8007796:	2300      	movhi	r3, #0
 8007798:	b2db      	uxtb	r3, r3
 800779a:	e006      	b.n	80077aa <HAL_I2C_Init+0x92>
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	4a7d      	ldr	r2, [pc, #500]	; (8007994 <HAL_I2C_Init+0x27c>)
 80077a0:	4293      	cmp	r3, r2
 80077a2:	bf94      	ite	ls
 80077a4:	2301      	movls	r3, #1
 80077a6:	2300      	movhi	r3, #0
 80077a8:	b2db      	uxtb	r3, r3
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d001      	beq.n	80077b2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80077ae:	2301      	movs	r3, #1
 80077b0:	e0e7      	b.n	8007982 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	4a78      	ldr	r2, [pc, #480]	; (8007998 <HAL_I2C_Init+0x280>)
 80077b6:	fba2 2303 	umull	r2, r3, r2, r3
 80077ba:	0c9b      	lsrs	r3, r3, #18
 80077bc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	685b      	ldr	r3, [r3, #4]
 80077c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	68ba      	ldr	r2, [r7, #8]
 80077ce:	430a      	orrs	r2, r1
 80077d0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	6a1b      	ldr	r3, [r3, #32]
 80077d8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	685b      	ldr	r3, [r3, #4]
 80077e0:	4a6a      	ldr	r2, [pc, #424]	; (800798c <HAL_I2C_Init+0x274>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d802      	bhi.n	80077ec <HAL_I2C_Init+0xd4>
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	3301      	adds	r3, #1
 80077ea:	e009      	b.n	8007800 <HAL_I2C_Init+0xe8>
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80077f2:	fb02 f303 	mul.w	r3, r2, r3
 80077f6:	4a69      	ldr	r2, [pc, #420]	; (800799c <HAL_I2C_Init+0x284>)
 80077f8:	fba2 2303 	umull	r2, r3, r2, r3
 80077fc:	099b      	lsrs	r3, r3, #6
 80077fe:	3301      	adds	r3, #1
 8007800:	687a      	ldr	r2, [r7, #4]
 8007802:	6812      	ldr	r2, [r2, #0]
 8007804:	430b      	orrs	r3, r1
 8007806:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	69db      	ldr	r3, [r3, #28]
 800780e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8007812:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	685b      	ldr	r3, [r3, #4]
 800781a:	495c      	ldr	r1, [pc, #368]	; (800798c <HAL_I2C_Init+0x274>)
 800781c:	428b      	cmp	r3, r1
 800781e:	d819      	bhi.n	8007854 <HAL_I2C_Init+0x13c>
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	1e59      	subs	r1, r3, #1
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	685b      	ldr	r3, [r3, #4]
 8007828:	005b      	lsls	r3, r3, #1
 800782a:	fbb1 f3f3 	udiv	r3, r1, r3
 800782e:	1c59      	adds	r1, r3, #1
 8007830:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007834:	400b      	ands	r3, r1
 8007836:	2b00      	cmp	r3, #0
 8007838:	d00a      	beq.n	8007850 <HAL_I2C_Init+0x138>
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	1e59      	subs	r1, r3, #1
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	685b      	ldr	r3, [r3, #4]
 8007842:	005b      	lsls	r3, r3, #1
 8007844:	fbb1 f3f3 	udiv	r3, r1, r3
 8007848:	3301      	adds	r3, #1
 800784a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800784e:	e051      	b.n	80078f4 <HAL_I2C_Init+0x1dc>
 8007850:	2304      	movs	r3, #4
 8007852:	e04f      	b.n	80078f4 <HAL_I2C_Init+0x1dc>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	689b      	ldr	r3, [r3, #8]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d111      	bne.n	8007880 <HAL_I2C_Init+0x168>
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	1e58      	subs	r0, r3, #1
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	6859      	ldr	r1, [r3, #4]
 8007864:	460b      	mov	r3, r1
 8007866:	005b      	lsls	r3, r3, #1
 8007868:	440b      	add	r3, r1
 800786a:	fbb0 f3f3 	udiv	r3, r0, r3
 800786e:	3301      	adds	r3, #1
 8007870:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007874:	2b00      	cmp	r3, #0
 8007876:	bf0c      	ite	eq
 8007878:	2301      	moveq	r3, #1
 800787a:	2300      	movne	r3, #0
 800787c:	b2db      	uxtb	r3, r3
 800787e:	e012      	b.n	80078a6 <HAL_I2C_Init+0x18e>
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	1e58      	subs	r0, r3, #1
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6859      	ldr	r1, [r3, #4]
 8007888:	460b      	mov	r3, r1
 800788a:	009b      	lsls	r3, r3, #2
 800788c:	440b      	add	r3, r1
 800788e:	0099      	lsls	r1, r3, #2
 8007890:	440b      	add	r3, r1
 8007892:	fbb0 f3f3 	udiv	r3, r0, r3
 8007896:	3301      	adds	r3, #1
 8007898:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800789c:	2b00      	cmp	r3, #0
 800789e:	bf0c      	ite	eq
 80078a0:	2301      	moveq	r3, #1
 80078a2:	2300      	movne	r3, #0
 80078a4:	b2db      	uxtb	r3, r3
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d001      	beq.n	80078ae <HAL_I2C_Init+0x196>
 80078aa:	2301      	movs	r3, #1
 80078ac:	e022      	b.n	80078f4 <HAL_I2C_Init+0x1dc>
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	689b      	ldr	r3, [r3, #8]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d10e      	bne.n	80078d4 <HAL_I2C_Init+0x1bc>
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	1e58      	subs	r0, r3, #1
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6859      	ldr	r1, [r3, #4]
 80078be:	460b      	mov	r3, r1
 80078c0:	005b      	lsls	r3, r3, #1
 80078c2:	440b      	add	r3, r1
 80078c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80078c8:	3301      	adds	r3, #1
 80078ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80078ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80078d2:	e00f      	b.n	80078f4 <HAL_I2C_Init+0x1dc>
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	1e58      	subs	r0, r3, #1
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6859      	ldr	r1, [r3, #4]
 80078dc:	460b      	mov	r3, r1
 80078de:	009b      	lsls	r3, r3, #2
 80078e0:	440b      	add	r3, r1
 80078e2:	0099      	lsls	r1, r3, #2
 80078e4:	440b      	add	r3, r1
 80078e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80078ea:	3301      	adds	r3, #1
 80078ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80078f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80078f4:	6879      	ldr	r1, [r7, #4]
 80078f6:	6809      	ldr	r1, [r1, #0]
 80078f8:	4313      	orrs	r3, r2
 80078fa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	69da      	ldr	r2, [r3, #28]
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6a1b      	ldr	r3, [r3, #32]
 800790e:	431a      	orrs	r2, r3
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	430a      	orrs	r2, r1
 8007916:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	689b      	ldr	r3, [r3, #8]
 800791e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007922:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007926:	687a      	ldr	r2, [r7, #4]
 8007928:	6911      	ldr	r1, [r2, #16]
 800792a:	687a      	ldr	r2, [r7, #4]
 800792c:	68d2      	ldr	r2, [r2, #12]
 800792e:	4311      	orrs	r1, r2
 8007930:	687a      	ldr	r2, [r7, #4]
 8007932:	6812      	ldr	r2, [r2, #0]
 8007934:	430b      	orrs	r3, r1
 8007936:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	68db      	ldr	r3, [r3, #12]
 800793e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	695a      	ldr	r2, [r3, #20]
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	699b      	ldr	r3, [r3, #24]
 800794a:	431a      	orrs	r2, r3
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	430a      	orrs	r2, r1
 8007952:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	681a      	ldr	r2, [r3, #0]
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f042 0201 	orr.w	r2, r2, #1
 8007962:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2200      	movs	r2, #0
 8007968:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2220      	movs	r2, #32
 800796e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2200      	movs	r2, #0
 8007976:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2200      	movs	r2, #0
 800797c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007980:	2300      	movs	r3, #0
}
 8007982:	4618      	mov	r0, r3
 8007984:	3710      	adds	r7, #16
 8007986:	46bd      	mov	sp, r7
 8007988:	bd80      	pop	{r7, pc}
 800798a:	bf00      	nop
 800798c:	000186a0 	.word	0x000186a0
 8007990:	001e847f 	.word	0x001e847f
 8007994:	003d08ff 	.word	0x003d08ff
 8007998:	431bde83 	.word	0x431bde83
 800799c:	10624dd3 	.word	0x10624dd3

080079a0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b088      	sub	sp, #32
 80079a4:	af02      	add	r7, sp, #8
 80079a6:	60f8      	str	r0, [r7, #12]
 80079a8:	607a      	str	r2, [r7, #4]
 80079aa:	461a      	mov	r2, r3
 80079ac:	460b      	mov	r3, r1
 80079ae:	817b      	strh	r3, [r7, #10]
 80079b0:	4613      	mov	r3, r2
 80079b2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80079b4:	f7fe fbea 	bl	800618c <HAL_GetTick>
 80079b8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079c0:	b2db      	uxtb	r3, r3
 80079c2:	2b20      	cmp	r3, #32
 80079c4:	f040 80e0 	bne.w	8007b88 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	9300      	str	r3, [sp, #0]
 80079cc:	2319      	movs	r3, #25
 80079ce:	2201      	movs	r2, #1
 80079d0:	4970      	ldr	r1, [pc, #448]	; (8007b94 <HAL_I2C_Master_Transmit+0x1f4>)
 80079d2:	68f8      	ldr	r0, [r7, #12]
 80079d4:	f000 fc58 	bl	8008288 <I2C_WaitOnFlagUntilTimeout>
 80079d8:	4603      	mov	r3, r0
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d001      	beq.n	80079e2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80079de:	2302      	movs	r3, #2
 80079e0:	e0d3      	b.n	8007b8a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079e8:	2b01      	cmp	r3, #1
 80079ea:	d101      	bne.n	80079f0 <HAL_I2C_Master_Transmit+0x50>
 80079ec:	2302      	movs	r3, #2
 80079ee:	e0cc      	b.n	8007b8a <HAL_I2C_Master_Transmit+0x1ea>
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2201      	movs	r2, #1
 80079f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f003 0301 	and.w	r3, r3, #1
 8007a02:	2b01      	cmp	r3, #1
 8007a04:	d007      	beq.n	8007a16 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	681a      	ldr	r2, [r3, #0]
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f042 0201 	orr.w	r2, r2, #1
 8007a14:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	681a      	ldr	r2, [r3, #0]
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a24:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	2221      	movs	r2, #33	; 0x21
 8007a2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2210      	movs	r2, #16
 8007a32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2200      	movs	r2, #0
 8007a3a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	687a      	ldr	r2, [r7, #4]
 8007a40:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	893a      	ldrh	r2, [r7, #8]
 8007a46:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a4c:	b29a      	uxth	r2, r3
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	4a50      	ldr	r2, [pc, #320]	; (8007b98 <HAL_I2C_Master_Transmit+0x1f8>)
 8007a56:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007a58:	8979      	ldrh	r1, [r7, #10]
 8007a5a:	697b      	ldr	r3, [r7, #20]
 8007a5c:	6a3a      	ldr	r2, [r7, #32]
 8007a5e:	68f8      	ldr	r0, [r7, #12]
 8007a60:	f000 fac2 	bl	8007fe8 <I2C_MasterRequestWrite>
 8007a64:	4603      	mov	r3, r0
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d001      	beq.n	8007a6e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	e08d      	b.n	8007b8a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a6e:	2300      	movs	r3, #0
 8007a70:	613b      	str	r3, [r7, #16]
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	695b      	ldr	r3, [r3, #20]
 8007a78:	613b      	str	r3, [r7, #16]
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	699b      	ldr	r3, [r3, #24]
 8007a80:	613b      	str	r3, [r7, #16]
 8007a82:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007a84:	e066      	b.n	8007b54 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007a86:	697a      	ldr	r2, [r7, #20]
 8007a88:	6a39      	ldr	r1, [r7, #32]
 8007a8a:	68f8      	ldr	r0, [r7, #12]
 8007a8c:	f000 fcd2 	bl	8008434 <I2C_WaitOnTXEFlagUntilTimeout>
 8007a90:	4603      	mov	r3, r0
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d00d      	beq.n	8007ab2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a9a:	2b04      	cmp	r3, #4
 8007a9c:	d107      	bne.n	8007aae <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	681a      	ldr	r2, [r3, #0]
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007aac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	e06b      	b.n	8007b8a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ab6:	781a      	ldrb	r2, [r3, #0]
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ac2:	1c5a      	adds	r2, r3, #1
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007acc:	b29b      	uxth	r3, r3
 8007ace:	3b01      	subs	r3, #1
 8007ad0:	b29a      	uxth	r2, r3
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ada:	3b01      	subs	r3, #1
 8007adc:	b29a      	uxth	r2, r3
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	695b      	ldr	r3, [r3, #20]
 8007ae8:	f003 0304 	and.w	r3, r3, #4
 8007aec:	2b04      	cmp	r3, #4
 8007aee:	d11b      	bne.n	8007b28 <HAL_I2C_Master_Transmit+0x188>
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d017      	beq.n	8007b28 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007afc:	781a      	ldrb	r2, [r3, #0]
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b08:	1c5a      	adds	r2, r3, #1
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b12:	b29b      	uxth	r3, r3
 8007b14:	3b01      	subs	r3, #1
 8007b16:	b29a      	uxth	r2, r3
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b20:	3b01      	subs	r3, #1
 8007b22:	b29a      	uxth	r2, r3
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b28:	697a      	ldr	r2, [r7, #20]
 8007b2a:	6a39      	ldr	r1, [r7, #32]
 8007b2c:	68f8      	ldr	r0, [r7, #12]
 8007b2e:	f000 fcc2 	bl	80084b6 <I2C_WaitOnBTFFlagUntilTimeout>
 8007b32:	4603      	mov	r3, r0
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d00d      	beq.n	8007b54 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b3c:	2b04      	cmp	r3, #4
 8007b3e:	d107      	bne.n	8007b50 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	681a      	ldr	r2, [r3, #0]
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b4e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007b50:	2301      	movs	r3, #1
 8007b52:	e01a      	b.n	8007b8a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d194      	bne.n	8007a86 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	681a      	ldr	r2, [r3, #0]
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	2220      	movs	r2, #32
 8007b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	2200      	movs	r2, #0
 8007b78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007b84:	2300      	movs	r3, #0
 8007b86:	e000      	b.n	8007b8a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007b88:	2302      	movs	r3, #2
  }
}
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	3718      	adds	r7, #24
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bd80      	pop	{r7, pc}
 8007b92:	bf00      	nop
 8007b94:	00100002 	.word	0x00100002
 8007b98:	ffff0000 	.word	0xffff0000

08007b9c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b08c      	sub	sp, #48	; 0x30
 8007ba0:	af02      	add	r7, sp, #8
 8007ba2:	60f8      	str	r0, [r7, #12]
 8007ba4:	607a      	str	r2, [r7, #4]
 8007ba6:	461a      	mov	r2, r3
 8007ba8:	460b      	mov	r3, r1
 8007baa:	817b      	strh	r3, [r7, #10]
 8007bac:	4613      	mov	r3, r2
 8007bae:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007bb0:	f7fe faec 	bl	800618c <HAL_GetTick>
 8007bb4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bbc:	b2db      	uxtb	r3, r3
 8007bbe:	2b20      	cmp	r3, #32
 8007bc0:	f040 820b 	bne.w	8007fda <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc6:	9300      	str	r3, [sp, #0]
 8007bc8:	2319      	movs	r3, #25
 8007bca:	2201      	movs	r2, #1
 8007bcc:	497c      	ldr	r1, [pc, #496]	; (8007dc0 <HAL_I2C_Master_Receive+0x224>)
 8007bce:	68f8      	ldr	r0, [r7, #12]
 8007bd0:	f000 fb5a 	bl	8008288 <I2C_WaitOnFlagUntilTimeout>
 8007bd4:	4603      	mov	r3, r0
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d001      	beq.n	8007bde <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8007bda:	2302      	movs	r3, #2
 8007bdc:	e1fe      	b.n	8007fdc <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007be4:	2b01      	cmp	r3, #1
 8007be6:	d101      	bne.n	8007bec <HAL_I2C_Master_Receive+0x50>
 8007be8:	2302      	movs	r3, #2
 8007bea:	e1f7      	b.n	8007fdc <HAL_I2C_Master_Receive+0x440>
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	2201      	movs	r2, #1
 8007bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f003 0301 	and.w	r3, r3, #1
 8007bfe:	2b01      	cmp	r3, #1
 8007c00:	d007      	beq.n	8007c12 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	681a      	ldr	r2, [r3, #0]
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f042 0201 	orr.w	r2, r2, #1
 8007c10:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	681a      	ldr	r2, [r3, #0]
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007c20:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	2222      	movs	r2, #34	; 0x22
 8007c26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	2210      	movs	r2, #16
 8007c2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	2200      	movs	r2, #0
 8007c36:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	687a      	ldr	r2, [r7, #4]
 8007c3c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	893a      	ldrh	r2, [r7, #8]
 8007c42:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c48:	b29a      	uxth	r2, r3
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	4a5c      	ldr	r2, [pc, #368]	; (8007dc4 <HAL_I2C_Master_Receive+0x228>)
 8007c52:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007c54:	8979      	ldrh	r1, [r7, #10]
 8007c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c5a:	68f8      	ldr	r0, [r7, #12]
 8007c5c:	f000 fa46 	bl	80080ec <I2C_MasterRequestRead>
 8007c60:	4603      	mov	r3, r0
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d001      	beq.n	8007c6a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8007c66:	2301      	movs	r3, #1
 8007c68:	e1b8      	b.n	8007fdc <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d113      	bne.n	8007c9a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c72:	2300      	movs	r3, #0
 8007c74:	623b      	str	r3, [r7, #32]
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	695b      	ldr	r3, [r3, #20]
 8007c7c:	623b      	str	r3, [r7, #32]
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	699b      	ldr	r3, [r3, #24]
 8007c84:	623b      	str	r3, [r7, #32]
 8007c86:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	681a      	ldr	r2, [r3, #0]
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c96:	601a      	str	r2, [r3, #0]
 8007c98:	e18c      	b.n	8007fb4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c9e:	2b01      	cmp	r3, #1
 8007ca0:	d11b      	bne.n	8007cda <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	681a      	ldr	r2, [r3, #0]
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007cb0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	61fb      	str	r3, [r7, #28]
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	695b      	ldr	r3, [r3, #20]
 8007cbc:	61fb      	str	r3, [r7, #28]
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	699b      	ldr	r3, [r3, #24]
 8007cc4:	61fb      	str	r3, [r7, #28]
 8007cc6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	681a      	ldr	r2, [r3, #0]
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007cd6:	601a      	str	r2, [r3, #0]
 8007cd8:	e16c      	b.n	8007fb4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cde:	2b02      	cmp	r3, #2
 8007ce0:	d11b      	bne.n	8007d1a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	681a      	ldr	r2, [r3, #0]
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007cf0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	681a      	ldr	r2, [r3, #0]
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007d00:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d02:	2300      	movs	r3, #0
 8007d04:	61bb      	str	r3, [r7, #24]
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	695b      	ldr	r3, [r3, #20]
 8007d0c:	61bb      	str	r3, [r7, #24]
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	699b      	ldr	r3, [r3, #24]
 8007d14:	61bb      	str	r3, [r7, #24]
 8007d16:	69bb      	ldr	r3, [r7, #24]
 8007d18:	e14c      	b.n	8007fb4 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	681a      	ldr	r2, [r3, #0]
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007d28:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	617b      	str	r3, [r7, #20]
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	695b      	ldr	r3, [r3, #20]
 8007d34:	617b      	str	r3, [r7, #20]
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	699b      	ldr	r3, [r3, #24]
 8007d3c:	617b      	str	r3, [r7, #20]
 8007d3e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007d40:	e138      	b.n	8007fb4 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d46:	2b03      	cmp	r3, #3
 8007d48:	f200 80f1 	bhi.w	8007f2e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d50:	2b01      	cmp	r3, #1
 8007d52:	d123      	bne.n	8007d9c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d56:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007d58:	68f8      	ldr	r0, [r7, #12]
 8007d5a:	f000 fbed 	bl	8008538 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007d5e:	4603      	mov	r3, r0
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d001      	beq.n	8007d68 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8007d64:	2301      	movs	r3, #1
 8007d66:	e139      	b.n	8007fdc <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	691a      	ldr	r2, [r3, #16]
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d72:	b2d2      	uxtb	r2, r2
 8007d74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d7a:	1c5a      	adds	r2, r3, #1
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d84:	3b01      	subs	r3, #1
 8007d86:	b29a      	uxth	r2, r3
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d90:	b29b      	uxth	r3, r3
 8007d92:	3b01      	subs	r3, #1
 8007d94:	b29a      	uxth	r2, r3
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007d9a:	e10b      	b.n	8007fb4 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007da0:	2b02      	cmp	r3, #2
 8007da2:	d14e      	bne.n	8007e42 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007da6:	9300      	str	r3, [sp, #0]
 8007da8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007daa:	2200      	movs	r2, #0
 8007dac:	4906      	ldr	r1, [pc, #24]	; (8007dc8 <HAL_I2C_Master_Receive+0x22c>)
 8007dae:	68f8      	ldr	r0, [r7, #12]
 8007db0:	f000 fa6a 	bl	8008288 <I2C_WaitOnFlagUntilTimeout>
 8007db4:	4603      	mov	r3, r0
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d008      	beq.n	8007dcc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8007dba:	2301      	movs	r3, #1
 8007dbc:	e10e      	b.n	8007fdc <HAL_I2C_Master_Receive+0x440>
 8007dbe:	bf00      	nop
 8007dc0:	00100002 	.word	0x00100002
 8007dc4:	ffff0000 	.word	0xffff0000
 8007dc8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	681a      	ldr	r2, [r3, #0]
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007dda:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	691a      	ldr	r2, [r3, #16]
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007de6:	b2d2      	uxtb	r2, r2
 8007de8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dee:	1c5a      	adds	r2, r3, #1
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007df8:	3b01      	subs	r3, #1
 8007dfa:	b29a      	uxth	r2, r3
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	3b01      	subs	r3, #1
 8007e08:	b29a      	uxth	r2, r3
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	691a      	ldr	r2, [r3, #16]
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e18:	b2d2      	uxtb	r2, r2
 8007e1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e20:	1c5a      	adds	r2, r3, #1
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e2a:	3b01      	subs	r3, #1
 8007e2c:	b29a      	uxth	r2, r3
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e36:	b29b      	uxth	r3, r3
 8007e38:	3b01      	subs	r3, #1
 8007e3a:	b29a      	uxth	r2, r3
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007e40:	e0b8      	b.n	8007fb4 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e44:	9300      	str	r3, [sp, #0]
 8007e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e48:	2200      	movs	r2, #0
 8007e4a:	4966      	ldr	r1, [pc, #408]	; (8007fe4 <HAL_I2C_Master_Receive+0x448>)
 8007e4c:	68f8      	ldr	r0, [r7, #12]
 8007e4e:	f000 fa1b 	bl	8008288 <I2C_WaitOnFlagUntilTimeout>
 8007e52:	4603      	mov	r3, r0
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d001      	beq.n	8007e5c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8007e58:	2301      	movs	r3, #1
 8007e5a:	e0bf      	b.n	8007fdc <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	681a      	ldr	r2, [r3, #0]
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e6a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	691a      	ldr	r2, [r3, #16]
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e76:	b2d2      	uxtb	r2, r2
 8007e78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e7e:	1c5a      	adds	r2, r3, #1
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e88:	3b01      	subs	r3, #1
 8007e8a:	b29a      	uxth	r2, r3
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e94:	b29b      	uxth	r3, r3
 8007e96:	3b01      	subs	r3, #1
 8007e98:	b29a      	uxth	r2, r3
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ea0:	9300      	str	r3, [sp, #0]
 8007ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	494f      	ldr	r1, [pc, #316]	; (8007fe4 <HAL_I2C_Master_Receive+0x448>)
 8007ea8:	68f8      	ldr	r0, [r7, #12]
 8007eaa:	f000 f9ed 	bl	8008288 <I2C_WaitOnFlagUntilTimeout>
 8007eae:	4603      	mov	r3, r0
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d001      	beq.n	8007eb8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	e091      	b.n	8007fdc <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	681a      	ldr	r2, [r3, #0]
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ec6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	691a      	ldr	r2, [r3, #16]
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ed2:	b2d2      	uxtb	r2, r2
 8007ed4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eda:	1c5a      	adds	r2, r3, #1
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ee4:	3b01      	subs	r3, #1
 8007ee6:	b29a      	uxth	r2, r3
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ef0:	b29b      	uxth	r3, r3
 8007ef2:	3b01      	subs	r3, #1
 8007ef4:	b29a      	uxth	r2, r3
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	691a      	ldr	r2, [r3, #16]
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f04:	b2d2      	uxtb	r2, r2
 8007f06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f0c:	1c5a      	adds	r2, r3, #1
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f16:	3b01      	subs	r3, #1
 8007f18:	b29a      	uxth	r2, r3
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f22:	b29b      	uxth	r3, r3
 8007f24:	3b01      	subs	r3, #1
 8007f26:	b29a      	uxth	r2, r3
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007f2c:	e042      	b.n	8007fb4 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007f2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f30:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007f32:	68f8      	ldr	r0, [r7, #12]
 8007f34:	f000 fb00 	bl	8008538 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d001      	beq.n	8007f42 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8007f3e:	2301      	movs	r3, #1
 8007f40:	e04c      	b.n	8007fdc <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	691a      	ldr	r2, [r3, #16]
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f4c:	b2d2      	uxtb	r2, r2
 8007f4e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f54:	1c5a      	adds	r2, r3, #1
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f5e:	3b01      	subs	r3, #1
 8007f60:	b29a      	uxth	r2, r3
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f6a:	b29b      	uxth	r3, r3
 8007f6c:	3b01      	subs	r3, #1
 8007f6e:	b29a      	uxth	r2, r3
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	695b      	ldr	r3, [r3, #20]
 8007f7a:	f003 0304 	and.w	r3, r3, #4
 8007f7e:	2b04      	cmp	r3, #4
 8007f80:	d118      	bne.n	8007fb4 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	691a      	ldr	r2, [r3, #16]
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f8c:	b2d2      	uxtb	r2, r2
 8007f8e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f94:	1c5a      	adds	r2, r3, #1
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f9e:	3b01      	subs	r3, #1
 8007fa0:	b29a      	uxth	r2, r3
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007faa:	b29b      	uxth	r3, r3
 8007fac:	3b01      	subs	r3, #1
 8007fae:	b29a      	uxth	r2, r3
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	f47f aec2 	bne.w	8007d42 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	2220      	movs	r2, #32
 8007fc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	2200      	movs	r2, #0
 8007fca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	e000      	b.n	8007fdc <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8007fda:	2302      	movs	r3, #2
  }
}
 8007fdc:	4618      	mov	r0, r3
 8007fde:	3728      	adds	r7, #40	; 0x28
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	bd80      	pop	{r7, pc}
 8007fe4:	00010004 	.word	0x00010004

08007fe8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b088      	sub	sp, #32
 8007fec:	af02      	add	r7, sp, #8
 8007fee:	60f8      	str	r0, [r7, #12]
 8007ff0:	607a      	str	r2, [r7, #4]
 8007ff2:	603b      	str	r3, [r7, #0]
 8007ff4:	460b      	mov	r3, r1
 8007ff6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ffc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007ffe:	697b      	ldr	r3, [r7, #20]
 8008000:	2b08      	cmp	r3, #8
 8008002:	d006      	beq.n	8008012 <I2C_MasterRequestWrite+0x2a>
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	2b01      	cmp	r3, #1
 8008008:	d003      	beq.n	8008012 <I2C_MasterRequestWrite+0x2a>
 800800a:	697b      	ldr	r3, [r7, #20]
 800800c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008010:	d108      	bne.n	8008024 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	681a      	ldr	r2, [r3, #0]
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008020:	601a      	str	r2, [r3, #0]
 8008022:	e00b      	b.n	800803c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008028:	2b12      	cmp	r3, #18
 800802a:	d107      	bne.n	800803c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	681a      	ldr	r2, [r3, #0]
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800803a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	9300      	str	r3, [sp, #0]
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2200      	movs	r2, #0
 8008044:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008048:	68f8      	ldr	r0, [r7, #12]
 800804a:	f000 f91d 	bl	8008288 <I2C_WaitOnFlagUntilTimeout>
 800804e:	4603      	mov	r3, r0
 8008050:	2b00      	cmp	r3, #0
 8008052:	d00d      	beq.n	8008070 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800805e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008062:	d103      	bne.n	800806c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	f44f 7200 	mov.w	r2, #512	; 0x200
 800806a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800806c:	2303      	movs	r3, #3
 800806e:	e035      	b.n	80080dc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	691b      	ldr	r3, [r3, #16]
 8008074:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008078:	d108      	bne.n	800808c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800807a:	897b      	ldrh	r3, [r7, #10]
 800807c:	b2db      	uxtb	r3, r3
 800807e:	461a      	mov	r2, r3
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008088:	611a      	str	r2, [r3, #16]
 800808a:	e01b      	b.n	80080c4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800808c:	897b      	ldrh	r3, [r7, #10]
 800808e:	11db      	asrs	r3, r3, #7
 8008090:	b2db      	uxtb	r3, r3
 8008092:	f003 0306 	and.w	r3, r3, #6
 8008096:	b2db      	uxtb	r3, r3
 8008098:	f063 030f 	orn	r3, r3, #15
 800809c:	b2da      	uxtb	r2, r3
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	687a      	ldr	r2, [r7, #4]
 80080a8:	490e      	ldr	r1, [pc, #56]	; (80080e4 <I2C_MasterRequestWrite+0xfc>)
 80080aa:	68f8      	ldr	r0, [r7, #12]
 80080ac:	f000 f943 	bl	8008336 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80080b0:	4603      	mov	r3, r0
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d001      	beq.n	80080ba <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80080b6:	2301      	movs	r3, #1
 80080b8:	e010      	b.n	80080dc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80080ba:	897b      	ldrh	r3, [r7, #10]
 80080bc:	b2da      	uxtb	r2, r3
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	687a      	ldr	r2, [r7, #4]
 80080c8:	4907      	ldr	r1, [pc, #28]	; (80080e8 <I2C_MasterRequestWrite+0x100>)
 80080ca:	68f8      	ldr	r0, [r7, #12]
 80080cc:	f000 f933 	bl	8008336 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80080d0:	4603      	mov	r3, r0
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d001      	beq.n	80080da <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80080d6:	2301      	movs	r3, #1
 80080d8:	e000      	b.n	80080dc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80080da:	2300      	movs	r3, #0
}
 80080dc:	4618      	mov	r0, r3
 80080de:	3718      	adds	r7, #24
 80080e0:	46bd      	mov	sp, r7
 80080e2:	bd80      	pop	{r7, pc}
 80080e4:	00010008 	.word	0x00010008
 80080e8:	00010002 	.word	0x00010002

080080ec <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b088      	sub	sp, #32
 80080f0:	af02      	add	r7, sp, #8
 80080f2:	60f8      	str	r0, [r7, #12]
 80080f4:	607a      	str	r2, [r7, #4]
 80080f6:	603b      	str	r3, [r7, #0]
 80080f8:	460b      	mov	r3, r1
 80080fa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008100:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	681a      	ldr	r2, [r3, #0]
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008110:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008112:	697b      	ldr	r3, [r7, #20]
 8008114:	2b08      	cmp	r3, #8
 8008116:	d006      	beq.n	8008126 <I2C_MasterRequestRead+0x3a>
 8008118:	697b      	ldr	r3, [r7, #20]
 800811a:	2b01      	cmp	r3, #1
 800811c:	d003      	beq.n	8008126 <I2C_MasterRequestRead+0x3a>
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008124:	d108      	bne.n	8008138 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	681a      	ldr	r2, [r3, #0]
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008134:	601a      	str	r2, [r3, #0]
 8008136:	e00b      	b.n	8008150 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800813c:	2b11      	cmp	r3, #17
 800813e:	d107      	bne.n	8008150 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	681a      	ldr	r2, [r3, #0]
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800814e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	9300      	str	r3, [sp, #0]
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2200      	movs	r2, #0
 8008158:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800815c:	68f8      	ldr	r0, [r7, #12]
 800815e:	f000 f893 	bl	8008288 <I2C_WaitOnFlagUntilTimeout>
 8008162:	4603      	mov	r3, r0
 8008164:	2b00      	cmp	r3, #0
 8008166:	d00d      	beq.n	8008184 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008172:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008176:	d103      	bne.n	8008180 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800817e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008180:	2303      	movs	r3, #3
 8008182:	e079      	b.n	8008278 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	691b      	ldr	r3, [r3, #16]
 8008188:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800818c:	d108      	bne.n	80081a0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800818e:	897b      	ldrh	r3, [r7, #10]
 8008190:	b2db      	uxtb	r3, r3
 8008192:	f043 0301 	orr.w	r3, r3, #1
 8008196:	b2da      	uxtb	r2, r3
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	611a      	str	r2, [r3, #16]
 800819e:	e05f      	b.n	8008260 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80081a0:	897b      	ldrh	r3, [r7, #10]
 80081a2:	11db      	asrs	r3, r3, #7
 80081a4:	b2db      	uxtb	r3, r3
 80081a6:	f003 0306 	and.w	r3, r3, #6
 80081aa:	b2db      	uxtb	r3, r3
 80081ac:	f063 030f 	orn	r3, r3, #15
 80081b0:	b2da      	uxtb	r2, r3
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80081b8:	683b      	ldr	r3, [r7, #0]
 80081ba:	687a      	ldr	r2, [r7, #4]
 80081bc:	4930      	ldr	r1, [pc, #192]	; (8008280 <I2C_MasterRequestRead+0x194>)
 80081be:	68f8      	ldr	r0, [r7, #12]
 80081c0:	f000 f8b9 	bl	8008336 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80081c4:	4603      	mov	r3, r0
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d001      	beq.n	80081ce <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80081ca:	2301      	movs	r3, #1
 80081cc:	e054      	b.n	8008278 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80081ce:	897b      	ldrh	r3, [r7, #10]
 80081d0:	b2da      	uxtb	r2, r3
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	687a      	ldr	r2, [r7, #4]
 80081dc:	4929      	ldr	r1, [pc, #164]	; (8008284 <I2C_MasterRequestRead+0x198>)
 80081de:	68f8      	ldr	r0, [r7, #12]
 80081e0:	f000 f8a9 	bl	8008336 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80081e4:	4603      	mov	r3, r0
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d001      	beq.n	80081ee <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80081ea:	2301      	movs	r3, #1
 80081ec:	e044      	b.n	8008278 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80081ee:	2300      	movs	r3, #0
 80081f0:	613b      	str	r3, [r7, #16]
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	695b      	ldr	r3, [r3, #20]
 80081f8:	613b      	str	r3, [r7, #16]
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	699b      	ldr	r3, [r3, #24]
 8008200:	613b      	str	r3, [r7, #16]
 8008202:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	681a      	ldr	r2, [r3, #0]
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008212:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	9300      	str	r3, [sp, #0]
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2200      	movs	r2, #0
 800821c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008220:	68f8      	ldr	r0, [r7, #12]
 8008222:	f000 f831 	bl	8008288 <I2C_WaitOnFlagUntilTimeout>
 8008226:	4603      	mov	r3, r0
 8008228:	2b00      	cmp	r3, #0
 800822a:	d00d      	beq.n	8008248 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008236:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800823a:	d103      	bne.n	8008244 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008242:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8008244:	2303      	movs	r3, #3
 8008246:	e017      	b.n	8008278 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8008248:	897b      	ldrh	r3, [r7, #10]
 800824a:	11db      	asrs	r3, r3, #7
 800824c:	b2db      	uxtb	r3, r3
 800824e:	f003 0306 	and.w	r3, r3, #6
 8008252:	b2db      	uxtb	r3, r3
 8008254:	f063 030e 	orn	r3, r3, #14
 8008258:	b2da      	uxtb	r2, r3
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	687a      	ldr	r2, [r7, #4]
 8008264:	4907      	ldr	r1, [pc, #28]	; (8008284 <I2C_MasterRequestRead+0x198>)
 8008266:	68f8      	ldr	r0, [r7, #12]
 8008268:	f000 f865 	bl	8008336 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800826c:	4603      	mov	r3, r0
 800826e:	2b00      	cmp	r3, #0
 8008270:	d001      	beq.n	8008276 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8008272:	2301      	movs	r3, #1
 8008274:	e000      	b.n	8008278 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8008276:	2300      	movs	r3, #0
}
 8008278:	4618      	mov	r0, r3
 800827a:	3718      	adds	r7, #24
 800827c:	46bd      	mov	sp, r7
 800827e:	bd80      	pop	{r7, pc}
 8008280:	00010008 	.word	0x00010008
 8008284:	00010002 	.word	0x00010002

08008288 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b084      	sub	sp, #16
 800828c:	af00      	add	r7, sp, #0
 800828e:	60f8      	str	r0, [r7, #12]
 8008290:	60b9      	str	r1, [r7, #8]
 8008292:	603b      	str	r3, [r7, #0]
 8008294:	4613      	mov	r3, r2
 8008296:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008298:	e025      	b.n	80082e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082a0:	d021      	beq.n	80082e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082a2:	f7fd ff73 	bl	800618c <HAL_GetTick>
 80082a6:	4602      	mov	r2, r0
 80082a8:	69bb      	ldr	r3, [r7, #24]
 80082aa:	1ad3      	subs	r3, r2, r3
 80082ac:	683a      	ldr	r2, [r7, #0]
 80082ae:	429a      	cmp	r2, r3
 80082b0:	d302      	bcc.n	80082b8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d116      	bne.n	80082e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	2200      	movs	r2, #0
 80082bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	2220      	movs	r2, #32
 80082c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	2200      	movs	r2, #0
 80082ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082d2:	f043 0220 	orr.w	r2, r3, #32
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	2200      	movs	r2, #0
 80082de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80082e2:	2301      	movs	r3, #1
 80082e4:	e023      	b.n	800832e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	0c1b      	lsrs	r3, r3, #16
 80082ea:	b2db      	uxtb	r3, r3
 80082ec:	2b01      	cmp	r3, #1
 80082ee:	d10d      	bne.n	800830c <I2C_WaitOnFlagUntilTimeout+0x84>
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	695b      	ldr	r3, [r3, #20]
 80082f6:	43da      	mvns	r2, r3
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	4013      	ands	r3, r2
 80082fc:	b29b      	uxth	r3, r3
 80082fe:	2b00      	cmp	r3, #0
 8008300:	bf0c      	ite	eq
 8008302:	2301      	moveq	r3, #1
 8008304:	2300      	movne	r3, #0
 8008306:	b2db      	uxtb	r3, r3
 8008308:	461a      	mov	r2, r3
 800830a:	e00c      	b.n	8008326 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	699b      	ldr	r3, [r3, #24]
 8008312:	43da      	mvns	r2, r3
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	4013      	ands	r3, r2
 8008318:	b29b      	uxth	r3, r3
 800831a:	2b00      	cmp	r3, #0
 800831c:	bf0c      	ite	eq
 800831e:	2301      	moveq	r3, #1
 8008320:	2300      	movne	r3, #0
 8008322:	b2db      	uxtb	r3, r3
 8008324:	461a      	mov	r2, r3
 8008326:	79fb      	ldrb	r3, [r7, #7]
 8008328:	429a      	cmp	r2, r3
 800832a:	d0b6      	beq.n	800829a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800832c:	2300      	movs	r3, #0
}
 800832e:	4618      	mov	r0, r3
 8008330:	3710      	adds	r7, #16
 8008332:	46bd      	mov	sp, r7
 8008334:	bd80      	pop	{r7, pc}

08008336 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008336:	b580      	push	{r7, lr}
 8008338:	b084      	sub	sp, #16
 800833a:	af00      	add	r7, sp, #0
 800833c:	60f8      	str	r0, [r7, #12]
 800833e:	60b9      	str	r1, [r7, #8]
 8008340:	607a      	str	r2, [r7, #4]
 8008342:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008344:	e051      	b.n	80083ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	695b      	ldr	r3, [r3, #20]
 800834c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008350:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008354:	d123      	bne.n	800839e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	681a      	ldr	r2, [r3, #0]
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008364:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800836e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	2200      	movs	r2, #0
 8008374:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	2220      	movs	r2, #32
 800837a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	2200      	movs	r2, #0
 8008382:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800838a:	f043 0204 	orr.w	r2, r3, #4
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	2200      	movs	r2, #0
 8008396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800839a:	2301      	movs	r3, #1
 800839c:	e046      	b.n	800842c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083a4:	d021      	beq.n	80083ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083a6:	f7fd fef1 	bl	800618c <HAL_GetTick>
 80083aa:	4602      	mov	r2, r0
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	1ad3      	subs	r3, r2, r3
 80083b0:	687a      	ldr	r2, [r7, #4]
 80083b2:	429a      	cmp	r2, r3
 80083b4:	d302      	bcc.n	80083bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d116      	bne.n	80083ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	2200      	movs	r2, #0
 80083c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	2220      	movs	r2, #32
 80083c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	2200      	movs	r2, #0
 80083ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083d6:	f043 0220 	orr.w	r2, r3, #32
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	2200      	movs	r2, #0
 80083e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80083e6:	2301      	movs	r3, #1
 80083e8:	e020      	b.n	800842c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80083ea:	68bb      	ldr	r3, [r7, #8]
 80083ec:	0c1b      	lsrs	r3, r3, #16
 80083ee:	b2db      	uxtb	r3, r3
 80083f0:	2b01      	cmp	r3, #1
 80083f2:	d10c      	bne.n	800840e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	695b      	ldr	r3, [r3, #20]
 80083fa:	43da      	mvns	r2, r3
 80083fc:	68bb      	ldr	r3, [r7, #8]
 80083fe:	4013      	ands	r3, r2
 8008400:	b29b      	uxth	r3, r3
 8008402:	2b00      	cmp	r3, #0
 8008404:	bf14      	ite	ne
 8008406:	2301      	movne	r3, #1
 8008408:	2300      	moveq	r3, #0
 800840a:	b2db      	uxtb	r3, r3
 800840c:	e00b      	b.n	8008426 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	699b      	ldr	r3, [r3, #24]
 8008414:	43da      	mvns	r2, r3
 8008416:	68bb      	ldr	r3, [r7, #8]
 8008418:	4013      	ands	r3, r2
 800841a:	b29b      	uxth	r3, r3
 800841c:	2b00      	cmp	r3, #0
 800841e:	bf14      	ite	ne
 8008420:	2301      	movne	r3, #1
 8008422:	2300      	moveq	r3, #0
 8008424:	b2db      	uxtb	r3, r3
 8008426:	2b00      	cmp	r3, #0
 8008428:	d18d      	bne.n	8008346 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800842a:	2300      	movs	r3, #0
}
 800842c:	4618      	mov	r0, r3
 800842e:	3710      	adds	r7, #16
 8008430:	46bd      	mov	sp, r7
 8008432:	bd80      	pop	{r7, pc}

08008434 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b084      	sub	sp, #16
 8008438:	af00      	add	r7, sp, #0
 800843a:	60f8      	str	r0, [r7, #12]
 800843c:	60b9      	str	r1, [r7, #8]
 800843e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008440:	e02d      	b.n	800849e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008442:	68f8      	ldr	r0, [r7, #12]
 8008444:	f000 f8ce 	bl	80085e4 <I2C_IsAcknowledgeFailed>
 8008448:	4603      	mov	r3, r0
 800844a:	2b00      	cmp	r3, #0
 800844c:	d001      	beq.n	8008452 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800844e:	2301      	movs	r3, #1
 8008450:	e02d      	b.n	80084ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008458:	d021      	beq.n	800849e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800845a:	f7fd fe97 	bl	800618c <HAL_GetTick>
 800845e:	4602      	mov	r2, r0
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	1ad3      	subs	r3, r2, r3
 8008464:	68ba      	ldr	r2, [r7, #8]
 8008466:	429a      	cmp	r2, r3
 8008468:	d302      	bcc.n	8008470 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d116      	bne.n	800849e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	2200      	movs	r2, #0
 8008474:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	2220      	movs	r2, #32
 800847a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	2200      	movs	r2, #0
 8008482:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800848a:	f043 0220 	orr.w	r2, r3, #32
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	2200      	movs	r2, #0
 8008496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800849a:	2301      	movs	r3, #1
 800849c:	e007      	b.n	80084ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	695b      	ldr	r3, [r3, #20]
 80084a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084a8:	2b80      	cmp	r3, #128	; 0x80
 80084aa:	d1ca      	bne.n	8008442 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80084ac:	2300      	movs	r3, #0
}
 80084ae:	4618      	mov	r0, r3
 80084b0:	3710      	adds	r7, #16
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bd80      	pop	{r7, pc}

080084b6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80084b6:	b580      	push	{r7, lr}
 80084b8:	b084      	sub	sp, #16
 80084ba:	af00      	add	r7, sp, #0
 80084bc:	60f8      	str	r0, [r7, #12]
 80084be:	60b9      	str	r1, [r7, #8]
 80084c0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80084c2:	e02d      	b.n	8008520 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80084c4:	68f8      	ldr	r0, [r7, #12]
 80084c6:	f000 f88d 	bl	80085e4 <I2C_IsAcknowledgeFailed>
 80084ca:	4603      	mov	r3, r0
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d001      	beq.n	80084d4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80084d0:	2301      	movs	r3, #1
 80084d2:	e02d      	b.n	8008530 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084da:	d021      	beq.n	8008520 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084dc:	f7fd fe56 	bl	800618c <HAL_GetTick>
 80084e0:	4602      	mov	r2, r0
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	1ad3      	subs	r3, r2, r3
 80084e6:	68ba      	ldr	r2, [r7, #8]
 80084e8:	429a      	cmp	r2, r3
 80084ea:	d302      	bcc.n	80084f2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d116      	bne.n	8008520 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2200      	movs	r2, #0
 80084f6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	2220      	movs	r2, #32
 80084fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	2200      	movs	r2, #0
 8008504:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800850c:	f043 0220 	orr.w	r2, r3, #32
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	2200      	movs	r2, #0
 8008518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800851c:	2301      	movs	r3, #1
 800851e:	e007      	b.n	8008530 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	695b      	ldr	r3, [r3, #20]
 8008526:	f003 0304 	and.w	r3, r3, #4
 800852a:	2b04      	cmp	r3, #4
 800852c:	d1ca      	bne.n	80084c4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800852e:	2300      	movs	r3, #0
}
 8008530:	4618      	mov	r0, r3
 8008532:	3710      	adds	r7, #16
 8008534:	46bd      	mov	sp, r7
 8008536:	bd80      	pop	{r7, pc}

08008538 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b084      	sub	sp, #16
 800853c:	af00      	add	r7, sp, #0
 800853e:	60f8      	str	r0, [r7, #12]
 8008540:	60b9      	str	r1, [r7, #8]
 8008542:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008544:	e042      	b.n	80085cc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	695b      	ldr	r3, [r3, #20]
 800854c:	f003 0310 	and.w	r3, r3, #16
 8008550:	2b10      	cmp	r3, #16
 8008552:	d119      	bne.n	8008588 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f06f 0210 	mvn.w	r2, #16
 800855c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	2200      	movs	r2, #0
 8008562:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2220      	movs	r2, #32
 8008568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	2200      	movs	r2, #0
 8008570:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	2200      	movs	r2, #0
 8008580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008584:	2301      	movs	r3, #1
 8008586:	e029      	b.n	80085dc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008588:	f7fd fe00 	bl	800618c <HAL_GetTick>
 800858c:	4602      	mov	r2, r0
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	1ad3      	subs	r3, r2, r3
 8008592:	68ba      	ldr	r2, [r7, #8]
 8008594:	429a      	cmp	r2, r3
 8008596:	d302      	bcc.n	800859e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d116      	bne.n	80085cc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	2200      	movs	r2, #0
 80085a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2220      	movs	r2, #32
 80085a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	2200      	movs	r2, #0
 80085b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085b8:	f043 0220 	orr.w	r2, r3, #32
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	2200      	movs	r2, #0
 80085c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80085c8:	2301      	movs	r3, #1
 80085ca:	e007      	b.n	80085dc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	695b      	ldr	r3, [r3, #20]
 80085d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085d6:	2b40      	cmp	r3, #64	; 0x40
 80085d8:	d1b5      	bne.n	8008546 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80085da:	2300      	movs	r3, #0
}
 80085dc:	4618      	mov	r0, r3
 80085de:	3710      	adds	r7, #16
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd80      	pop	{r7, pc}

080085e4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80085e4:	b480      	push	{r7}
 80085e6:	b083      	sub	sp, #12
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	695b      	ldr	r3, [r3, #20]
 80085f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80085f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80085fa:	d11b      	bne.n	8008634 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008604:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2200      	movs	r2, #0
 800860a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2220      	movs	r2, #32
 8008610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2200      	movs	r2, #0
 8008618:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008620:	f043 0204 	orr.w	r2, r3, #4
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2200      	movs	r2, #0
 800862c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008630:	2301      	movs	r3, #1
 8008632:	e000      	b.n	8008636 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008634:	2300      	movs	r3, #0
}
 8008636:	4618      	mov	r0, r3
 8008638:	370c      	adds	r7, #12
 800863a:	46bd      	mov	sp, r7
 800863c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008640:	4770      	bx	lr

08008642 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008642:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008644:	b08f      	sub	sp, #60	; 0x3c
 8008646:	af0a      	add	r7, sp, #40	; 0x28
 8008648:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d101      	bne.n	8008654 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008650:	2301      	movs	r3, #1
 8008652:	e10f      	b.n	8008874 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8008660:	b2db      	uxtb	r3, r3
 8008662:	2b00      	cmp	r3, #0
 8008664:	d106      	bne.n	8008674 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2200      	movs	r2, #0
 800866a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800866e:	6878      	ldr	r0, [r7, #4]
 8008670:	f00a f95a 	bl	8012928 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2203      	movs	r2, #3
 8008678:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008680:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008684:	2b00      	cmp	r3, #0
 8008686:	d102      	bne.n	800868e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2200      	movs	r2, #0
 800868c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	4618      	mov	r0, r3
 8008694:	f004 f815 	bl	800c6c2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	603b      	str	r3, [r7, #0]
 800869e:	687e      	ldr	r6, [r7, #4]
 80086a0:	466d      	mov	r5, sp
 80086a2:	f106 0410 	add.w	r4, r6, #16
 80086a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80086a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80086aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80086ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80086ae:	e894 0003 	ldmia.w	r4, {r0, r1}
 80086b2:	e885 0003 	stmia.w	r5, {r0, r1}
 80086b6:	1d33      	adds	r3, r6, #4
 80086b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80086ba:	6838      	ldr	r0, [r7, #0]
 80086bc:	f003 feec 	bl	800c498 <USB_CoreInit>
 80086c0:	4603      	mov	r3, r0
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d005      	beq.n	80086d2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2202      	movs	r2, #2
 80086ca:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80086ce:	2301      	movs	r3, #1
 80086d0:	e0d0      	b.n	8008874 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	2100      	movs	r1, #0
 80086d8:	4618      	mov	r0, r3
 80086da:	f004 f803 	bl	800c6e4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80086de:	2300      	movs	r3, #0
 80086e0:	73fb      	strb	r3, [r7, #15]
 80086e2:	e04a      	b.n	800877a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80086e4:	7bfa      	ldrb	r2, [r7, #15]
 80086e6:	6879      	ldr	r1, [r7, #4]
 80086e8:	4613      	mov	r3, r2
 80086ea:	00db      	lsls	r3, r3, #3
 80086ec:	1a9b      	subs	r3, r3, r2
 80086ee:	009b      	lsls	r3, r3, #2
 80086f0:	440b      	add	r3, r1
 80086f2:	333d      	adds	r3, #61	; 0x3d
 80086f4:	2201      	movs	r2, #1
 80086f6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80086f8:	7bfa      	ldrb	r2, [r7, #15]
 80086fa:	6879      	ldr	r1, [r7, #4]
 80086fc:	4613      	mov	r3, r2
 80086fe:	00db      	lsls	r3, r3, #3
 8008700:	1a9b      	subs	r3, r3, r2
 8008702:	009b      	lsls	r3, r3, #2
 8008704:	440b      	add	r3, r1
 8008706:	333c      	adds	r3, #60	; 0x3c
 8008708:	7bfa      	ldrb	r2, [r7, #15]
 800870a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800870c:	7bfa      	ldrb	r2, [r7, #15]
 800870e:	7bfb      	ldrb	r3, [r7, #15]
 8008710:	b298      	uxth	r0, r3
 8008712:	6879      	ldr	r1, [r7, #4]
 8008714:	4613      	mov	r3, r2
 8008716:	00db      	lsls	r3, r3, #3
 8008718:	1a9b      	subs	r3, r3, r2
 800871a:	009b      	lsls	r3, r3, #2
 800871c:	440b      	add	r3, r1
 800871e:	3342      	adds	r3, #66	; 0x42
 8008720:	4602      	mov	r2, r0
 8008722:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008724:	7bfa      	ldrb	r2, [r7, #15]
 8008726:	6879      	ldr	r1, [r7, #4]
 8008728:	4613      	mov	r3, r2
 800872a:	00db      	lsls	r3, r3, #3
 800872c:	1a9b      	subs	r3, r3, r2
 800872e:	009b      	lsls	r3, r3, #2
 8008730:	440b      	add	r3, r1
 8008732:	333f      	adds	r3, #63	; 0x3f
 8008734:	2200      	movs	r2, #0
 8008736:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008738:	7bfa      	ldrb	r2, [r7, #15]
 800873a:	6879      	ldr	r1, [r7, #4]
 800873c:	4613      	mov	r3, r2
 800873e:	00db      	lsls	r3, r3, #3
 8008740:	1a9b      	subs	r3, r3, r2
 8008742:	009b      	lsls	r3, r3, #2
 8008744:	440b      	add	r3, r1
 8008746:	3344      	adds	r3, #68	; 0x44
 8008748:	2200      	movs	r2, #0
 800874a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800874c:	7bfa      	ldrb	r2, [r7, #15]
 800874e:	6879      	ldr	r1, [r7, #4]
 8008750:	4613      	mov	r3, r2
 8008752:	00db      	lsls	r3, r3, #3
 8008754:	1a9b      	subs	r3, r3, r2
 8008756:	009b      	lsls	r3, r3, #2
 8008758:	440b      	add	r3, r1
 800875a:	3348      	adds	r3, #72	; 0x48
 800875c:	2200      	movs	r2, #0
 800875e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008760:	7bfa      	ldrb	r2, [r7, #15]
 8008762:	6879      	ldr	r1, [r7, #4]
 8008764:	4613      	mov	r3, r2
 8008766:	00db      	lsls	r3, r3, #3
 8008768:	1a9b      	subs	r3, r3, r2
 800876a:	009b      	lsls	r3, r3, #2
 800876c:	440b      	add	r3, r1
 800876e:	3350      	adds	r3, #80	; 0x50
 8008770:	2200      	movs	r2, #0
 8008772:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008774:	7bfb      	ldrb	r3, [r7, #15]
 8008776:	3301      	adds	r3, #1
 8008778:	73fb      	strb	r3, [r7, #15]
 800877a:	7bfa      	ldrb	r2, [r7, #15]
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	685b      	ldr	r3, [r3, #4]
 8008780:	429a      	cmp	r2, r3
 8008782:	d3af      	bcc.n	80086e4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008784:	2300      	movs	r3, #0
 8008786:	73fb      	strb	r3, [r7, #15]
 8008788:	e044      	b.n	8008814 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800878a:	7bfa      	ldrb	r2, [r7, #15]
 800878c:	6879      	ldr	r1, [r7, #4]
 800878e:	4613      	mov	r3, r2
 8008790:	00db      	lsls	r3, r3, #3
 8008792:	1a9b      	subs	r3, r3, r2
 8008794:	009b      	lsls	r3, r3, #2
 8008796:	440b      	add	r3, r1
 8008798:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800879c:	2200      	movs	r2, #0
 800879e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80087a0:	7bfa      	ldrb	r2, [r7, #15]
 80087a2:	6879      	ldr	r1, [r7, #4]
 80087a4:	4613      	mov	r3, r2
 80087a6:	00db      	lsls	r3, r3, #3
 80087a8:	1a9b      	subs	r3, r3, r2
 80087aa:	009b      	lsls	r3, r3, #2
 80087ac:	440b      	add	r3, r1
 80087ae:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80087b2:	7bfa      	ldrb	r2, [r7, #15]
 80087b4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80087b6:	7bfa      	ldrb	r2, [r7, #15]
 80087b8:	6879      	ldr	r1, [r7, #4]
 80087ba:	4613      	mov	r3, r2
 80087bc:	00db      	lsls	r3, r3, #3
 80087be:	1a9b      	subs	r3, r3, r2
 80087c0:	009b      	lsls	r3, r3, #2
 80087c2:	440b      	add	r3, r1
 80087c4:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80087c8:	2200      	movs	r2, #0
 80087ca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80087cc:	7bfa      	ldrb	r2, [r7, #15]
 80087ce:	6879      	ldr	r1, [r7, #4]
 80087d0:	4613      	mov	r3, r2
 80087d2:	00db      	lsls	r3, r3, #3
 80087d4:	1a9b      	subs	r3, r3, r2
 80087d6:	009b      	lsls	r3, r3, #2
 80087d8:	440b      	add	r3, r1
 80087da:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80087de:	2200      	movs	r2, #0
 80087e0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80087e2:	7bfa      	ldrb	r2, [r7, #15]
 80087e4:	6879      	ldr	r1, [r7, #4]
 80087e6:	4613      	mov	r3, r2
 80087e8:	00db      	lsls	r3, r3, #3
 80087ea:	1a9b      	subs	r3, r3, r2
 80087ec:	009b      	lsls	r3, r3, #2
 80087ee:	440b      	add	r3, r1
 80087f0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80087f4:	2200      	movs	r2, #0
 80087f6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80087f8:	7bfa      	ldrb	r2, [r7, #15]
 80087fa:	6879      	ldr	r1, [r7, #4]
 80087fc:	4613      	mov	r3, r2
 80087fe:	00db      	lsls	r3, r3, #3
 8008800:	1a9b      	subs	r3, r3, r2
 8008802:	009b      	lsls	r3, r3, #2
 8008804:	440b      	add	r3, r1
 8008806:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800880a:	2200      	movs	r2, #0
 800880c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800880e:	7bfb      	ldrb	r3, [r7, #15]
 8008810:	3301      	adds	r3, #1
 8008812:	73fb      	strb	r3, [r7, #15]
 8008814:	7bfa      	ldrb	r2, [r7, #15]
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	685b      	ldr	r3, [r3, #4]
 800881a:	429a      	cmp	r2, r3
 800881c:	d3b5      	bcc.n	800878a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	603b      	str	r3, [r7, #0]
 8008824:	687e      	ldr	r6, [r7, #4]
 8008826:	466d      	mov	r5, sp
 8008828:	f106 0410 	add.w	r4, r6, #16
 800882c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800882e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008830:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008832:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008834:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008838:	e885 0003 	stmia.w	r5, {r0, r1}
 800883c:	1d33      	adds	r3, r6, #4
 800883e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008840:	6838      	ldr	r0, [r7, #0]
 8008842:	f003 ff79 	bl	800c738 <USB_DevInit>
 8008846:	4603      	mov	r3, r0
 8008848:	2b00      	cmp	r3, #0
 800884a:	d005      	beq.n	8008858 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2202      	movs	r2, #2
 8008850:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008854:	2301      	movs	r3, #1
 8008856:	e00d      	b.n	8008874 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2200      	movs	r2, #0
 800885c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2201      	movs	r2, #1
 8008864:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	4618      	mov	r0, r3
 800886e:	f004 ffc1 	bl	800d7f4 <USB_DevDisconnect>

  return HAL_OK;
 8008872:	2300      	movs	r3, #0
}
 8008874:	4618      	mov	r0, r3
 8008876:	3714      	adds	r7, #20
 8008878:	46bd      	mov	sp, r7
 800887a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800887c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800887c:	b580      	push	{r7, lr}
 800887e:	b084      	sub	sp, #16
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008890:	2b01      	cmp	r3, #1
 8008892:	d101      	bne.n	8008898 <HAL_PCD_Start+0x1c>
 8008894:	2302      	movs	r3, #2
 8008896:	e020      	b.n	80088da <HAL_PCD_Start+0x5e>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2201      	movs	r2, #1
 800889c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088a4:	2b01      	cmp	r3, #1
 80088a6:	d109      	bne.n	80088bc <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80088ac:	2b01      	cmp	r3, #1
 80088ae:	d005      	beq.n	80088bc <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088b4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4618      	mov	r0, r3
 80088c2:	f003 feed 	bl	800c6a0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	4618      	mov	r0, r3
 80088cc:	f004 ff71 	bl	800d7b2 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2200      	movs	r2, #0
 80088d4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80088d8:	2300      	movs	r3, #0
}
 80088da:	4618      	mov	r0, r3
 80088dc:	3710      	adds	r7, #16
 80088de:	46bd      	mov	sp, r7
 80088e0:	bd80      	pop	{r7, pc}

080088e2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80088e2:	b590      	push	{r4, r7, lr}
 80088e4:	b08d      	sub	sp, #52	; 0x34
 80088e6:	af00      	add	r7, sp, #0
 80088e8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088f0:	6a3b      	ldr	r3, [r7, #32]
 80088f2:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	4618      	mov	r0, r3
 80088fa:	f005 f82f 	bl	800d95c <USB_GetMode>
 80088fe:	4603      	mov	r3, r0
 8008900:	2b00      	cmp	r3, #0
 8008902:	f040 839d 	bne.w	8009040 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4618      	mov	r0, r3
 800890c:	f004 ff93 	bl	800d836 <USB_ReadInterrupts>
 8008910:	4603      	mov	r3, r0
 8008912:	2b00      	cmp	r3, #0
 8008914:	f000 8393 	beq.w	800903e <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	4618      	mov	r0, r3
 800891e:	f004 ff8a 	bl	800d836 <USB_ReadInterrupts>
 8008922:	4603      	mov	r3, r0
 8008924:	f003 0302 	and.w	r3, r3, #2
 8008928:	2b02      	cmp	r3, #2
 800892a:	d107      	bne.n	800893c <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	695a      	ldr	r2, [r3, #20]
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	f002 0202 	and.w	r2, r2, #2
 800893a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4618      	mov	r0, r3
 8008942:	f004 ff78 	bl	800d836 <USB_ReadInterrupts>
 8008946:	4603      	mov	r3, r0
 8008948:	f003 0310 	and.w	r3, r3, #16
 800894c:	2b10      	cmp	r3, #16
 800894e:	d161      	bne.n	8008a14 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	699a      	ldr	r2, [r3, #24]
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f022 0210 	bic.w	r2, r2, #16
 800895e:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8008960:	6a3b      	ldr	r3, [r7, #32]
 8008962:	6a1b      	ldr	r3, [r3, #32]
 8008964:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8008966:	69bb      	ldr	r3, [r7, #24]
 8008968:	f003 020f 	and.w	r2, r3, #15
 800896c:	4613      	mov	r3, r2
 800896e:	00db      	lsls	r3, r3, #3
 8008970:	1a9b      	subs	r3, r3, r2
 8008972:	009b      	lsls	r3, r3, #2
 8008974:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008978:	687a      	ldr	r2, [r7, #4]
 800897a:	4413      	add	r3, r2
 800897c:	3304      	adds	r3, #4
 800897e:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8008980:	69bb      	ldr	r3, [r7, #24]
 8008982:	0c5b      	lsrs	r3, r3, #17
 8008984:	f003 030f 	and.w	r3, r3, #15
 8008988:	2b02      	cmp	r3, #2
 800898a:	d124      	bne.n	80089d6 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800898c:	69ba      	ldr	r2, [r7, #24]
 800898e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8008992:	4013      	ands	r3, r2
 8008994:	2b00      	cmp	r3, #0
 8008996:	d035      	beq.n	8008a04 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008998:	697b      	ldr	r3, [r7, #20]
 800899a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800899c:	69bb      	ldr	r3, [r7, #24]
 800899e:	091b      	lsrs	r3, r3, #4
 80089a0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80089a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80089a6:	b29b      	uxth	r3, r3
 80089a8:	461a      	mov	r2, r3
 80089aa:	6a38      	ldr	r0, [r7, #32]
 80089ac:	f004 fdde 	bl	800d56c <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	68da      	ldr	r2, [r3, #12]
 80089b4:	69bb      	ldr	r3, [r7, #24]
 80089b6:	091b      	lsrs	r3, r3, #4
 80089b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80089bc:	441a      	add	r2, r3
 80089be:	697b      	ldr	r3, [r7, #20]
 80089c0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80089c2:	697b      	ldr	r3, [r7, #20]
 80089c4:	699a      	ldr	r2, [r3, #24]
 80089c6:	69bb      	ldr	r3, [r7, #24]
 80089c8:	091b      	lsrs	r3, r3, #4
 80089ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80089ce:	441a      	add	r2, r3
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	619a      	str	r2, [r3, #24]
 80089d4:	e016      	b.n	8008a04 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80089d6:	69bb      	ldr	r3, [r7, #24]
 80089d8:	0c5b      	lsrs	r3, r3, #17
 80089da:	f003 030f 	and.w	r3, r3, #15
 80089de:	2b06      	cmp	r3, #6
 80089e0:	d110      	bne.n	8008a04 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80089e8:	2208      	movs	r2, #8
 80089ea:	4619      	mov	r1, r3
 80089ec:	6a38      	ldr	r0, [r7, #32]
 80089ee:	f004 fdbd 	bl	800d56c <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	699a      	ldr	r2, [r3, #24]
 80089f6:	69bb      	ldr	r3, [r7, #24]
 80089f8:	091b      	lsrs	r3, r3, #4
 80089fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80089fe:	441a      	add	r2, r3
 8008a00:	697b      	ldr	r3, [r7, #20]
 8008a02:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	699a      	ldr	r2, [r3, #24]
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f042 0210 	orr.w	r2, r2, #16
 8008a12:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	4618      	mov	r0, r3
 8008a1a:	f004 ff0c 	bl	800d836 <USB_ReadInterrupts>
 8008a1e:	4603      	mov	r3, r0
 8008a20:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008a24:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008a28:	d16e      	bne.n	8008b08 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	4618      	mov	r0, r3
 8008a34:	f004 ff12 	bl	800d85c <USB_ReadDevAllOutEpInterrupt>
 8008a38:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8008a3a:	e062      	b.n	8008b02 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8008a3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a3e:	f003 0301 	and.w	r3, r3, #1
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d057      	beq.n	8008af6 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a4c:	b2d2      	uxtb	r2, r2
 8008a4e:	4611      	mov	r1, r2
 8008a50:	4618      	mov	r0, r3
 8008a52:	f004 ff37 	bl	800d8c4 <USB_ReadDevOutEPInterrupt>
 8008a56:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	f003 0301 	and.w	r3, r3, #1
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d00c      	beq.n	8008a7c <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8008a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a64:	015a      	lsls	r2, r3, #5
 8008a66:	69fb      	ldr	r3, [r7, #28]
 8008a68:	4413      	add	r3, r2
 8008a6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a6e:	461a      	mov	r2, r3
 8008a70:	2301      	movs	r3, #1
 8008a72:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8008a74:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f000 fdb0 	bl	80095dc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008a7c:	693b      	ldr	r3, [r7, #16]
 8008a7e:	f003 0308 	and.w	r3, r3, #8
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d00c      	beq.n	8008aa0 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8008a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a88:	015a      	lsls	r2, r3, #5
 8008a8a:	69fb      	ldr	r3, [r7, #28]
 8008a8c:	4413      	add	r3, r2
 8008a8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a92:	461a      	mov	r2, r3
 8008a94:	2308      	movs	r3, #8
 8008a96:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8008a98:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008a9a:	6878      	ldr	r0, [r7, #4]
 8008a9c:	f000 feaa 	bl	80097f4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8008aa0:	693b      	ldr	r3, [r7, #16]
 8008aa2:	f003 0310 	and.w	r3, r3, #16
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d008      	beq.n	8008abc <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8008aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aac:	015a      	lsls	r2, r3, #5
 8008aae:	69fb      	ldr	r3, [r7, #28]
 8008ab0:	4413      	add	r3, r2
 8008ab2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ab6:	461a      	mov	r2, r3
 8008ab8:	2310      	movs	r3, #16
 8008aba:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008abc:	693b      	ldr	r3, [r7, #16]
 8008abe:	f003 0320 	and.w	r3, r3, #32
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d008      	beq.n	8008ad8 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ac8:	015a      	lsls	r2, r3, #5
 8008aca:	69fb      	ldr	r3, [r7, #28]
 8008acc:	4413      	add	r3, r2
 8008ace:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ad2:	461a      	mov	r2, r3
 8008ad4:	2320      	movs	r3, #32
 8008ad6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8008ad8:	693b      	ldr	r3, [r7, #16]
 8008ada:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d009      	beq.n	8008af6 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ae4:	015a      	lsls	r2, r3, #5
 8008ae6:	69fb      	ldr	r3, [r7, #28]
 8008ae8:	4413      	add	r3, r2
 8008aea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008aee:	461a      	mov	r2, r3
 8008af0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008af4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8008af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008af8:	3301      	adds	r3, #1
 8008afa:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008afe:	085b      	lsrs	r3, r3, #1
 8008b00:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d199      	bne.n	8008a3c <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	f004 fe92 	bl	800d836 <USB_ReadInterrupts>
 8008b12:	4603      	mov	r3, r0
 8008b14:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008b18:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008b1c:	f040 80c0 	bne.w	8008ca0 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	4618      	mov	r0, r3
 8008b26:	f004 feb3 	bl	800d890 <USB_ReadDevAllInEpInterrupt>
 8008b2a:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8008b30:	e0b2      	b.n	8008c98 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8008b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b34:	f003 0301 	and.w	r3, r3, #1
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	f000 80a7 	beq.w	8008c8c <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b44:	b2d2      	uxtb	r2, r2
 8008b46:	4611      	mov	r1, r2
 8008b48:	4618      	mov	r0, r3
 8008b4a:	f004 fed9 	bl	800d900 <USB_ReadDevInEPInterrupt>
 8008b4e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8008b50:	693b      	ldr	r3, [r7, #16]
 8008b52:	f003 0301 	and.w	r3, r3, #1
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d057      	beq.n	8008c0a <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b5c:	f003 030f 	and.w	r3, r3, #15
 8008b60:	2201      	movs	r2, #1
 8008b62:	fa02 f303 	lsl.w	r3, r2, r3
 8008b66:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008b68:	69fb      	ldr	r3, [r7, #28]
 8008b6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	43db      	mvns	r3, r3
 8008b74:	69f9      	ldr	r1, [r7, #28]
 8008b76:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008b7a:	4013      	ands	r3, r2
 8008b7c:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8008b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b80:	015a      	lsls	r2, r3, #5
 8008b82:	69fb      	ldr	r3, [r7, #28]
 8008b84:	4413      	add	r3, r2
 8008b86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b8a:	461a      	mov	r2, r3
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	691b      	ldr	r3, [r3, #16]
 8008b94:	2b01      	cmp	r3, #1
 8008b96:	d132      	bne.n	8008bfe <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8008b98:	6879      	ldr	r1, [r7, #4]
 8008b9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b9c:	4613      	mov	r3, r2
 8008b9e:	00db      	lsls	r3, r3, #3
 8008ba0:	1a9b      	subs	r3, r3, r2
 8008ba2:	009b      	lsls	r3, r3, #2
 8008ba4:	440b      	add	r3, r1
 8008ba6:	3348      	adds	r3, #72	; 0x48
 8008ba8:	6819      	ldr	r1, [r3, #0]
 8008baa:	6878      	ldr	r0, [r7, #4]
 8008bac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008bae:	4613      	mov	r3, r2
 8008bb0:	00db      	lsls	r3, r3, #3
 8008bb2:	1a9b      	subs	r3, r3, r2
 8008bb4:	009b      	lsls	r3, r3, #2
 8008bb6:	4403      	add	r3, r0
 8008bb8:	3344      	adds	r3, #68	; 0x44
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	4419      	add	r1, r3
 8008bbe:	6878      	ldr	r0, [r7, #4]
 8008bc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008bc2:	4613      	mov	r3, r2
 8008bc4:	00db      	lsls	r3, r3, #3
 8008bc6:	1a9b      	subs	r3, r3, r2
 8008bc8:	009b      	lsls	r3, r3, #2
 8008bca:	4403      	add	r3, r0
 8008bcc:	3348      	adds	r3, #72	; 0x48
 8008bce:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8008bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d113      	bne.n	8008bfe <HAL_PCD_IRQHandler+0x31c>
 8008bd6:	6879      	ldr	r1, [r7, #4]
 8008bd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008bda:	4613      	mov	r3, r2
 8008bdc:	00db      	lsls	r3, r3, #3
 8008bde:	1a9b      	subs	r3, r3, r2
 8008be0:	009b      	lsls	r3, r3, #2
 8008be2:	440b      	add	r3, r1
 8008be4:	3350      	adds	r3, #80	; 0x50
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d108      	bne.n	8008bfe <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6818      	ldr	r0, [r3, #0]
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008bf6:	461a      	mov	r2, r3
 8008bf8:	2101      	movs	r1, #1
 8008bfa:	f004 fee1 	bl	800d9c0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c00:	b2db      	uxtb	r3, r3
 8008c02:	4619      	mov	r1, r3
 8008c04:	6878      	ldr	r0, [r7, #4]
 8008c06:	f009 ff10 	bl	8012a2a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8008c0a:	693b      	ldr	r3, [r7, #16]
 8008c0c:	f003 0308 	and.w	r3, r3, #8
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d008      	beq.n	8008c26 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8008c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c16:	015a      	lsls	r2, r3, #5
 8008c18:	69fb      	ldr	r3, [r7, #28]
 8008c1a:	4413      	add	r3, r2
 8008c1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c20:	461a      	mov	r2, r3
 8008c22:	2308      	movs	r3, #8
 8008c24:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8008c26:	693b      	ldr	r3, [r7, #16]
 8008c28:	f003 0310 	and.w	r3, r3, #16
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d008      	beq.n	8008c42 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8008c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c32:	015a      	lsls	r2, r3, #5
 8008c34:	69fb      	ldr	r3, [r7, #28]
 8008c36:	4413      	add	r3, r2
 8008c38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c3c:	461a      	mov	r2, r3
 8008c3e:	2310      	movs	r3, #16
 8008c40:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8008c42:	693b      	ldr	r3, [r7, #16]
 8008c44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d008      	beq.n	8008c5e <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8008c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c4e:	015a      	lsls	r2, r3, #5
 8008c50:	69fb      	ldr	r3, [r7, #28]
 8008c52:	4413      	add	r3, r2
 8008c54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c58:	461a      	mov	r2, r3
 8008c5a:	2340      	movs	r3, #64	; 0x40
 8008c5c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8008c5e:	693b      	ldr	r3, [r7, #16]
 8008c60:	f003 0302 	and.w	r3, r3, #2
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d008      	beq.n	8008c7a <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8008c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c6a:	015a      	lsls	r2, r3, #5
 8008c6c:	69fb      	ldr	r3, [r7, #28]
 8008c6e:	4413      	add	r3, r2
 8008c70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c74:	461a      	mov	r2, r3
 8008c76:	2302      	movs	r3, #2
 8008c78:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8008c7a:	693b      	ldr	r3, [r7, #16]
 8008c7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d003      	beq.n	8008c8c <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8008c84:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008c86:	6878      	ldr	r0, [r7, #4]
 8008c88:	f000 fc1b 	bl	80094c2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8008c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c8e:	3301      	adds	r3, #1
 8008c90:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c94:	085b      	lsrs	r3, r3, #1
 8008c96:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008c98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	f47f af49 	bne.w	8008b32 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	f004 fdc6 	bl	800d836 <USB_ReadInterrupts>
 8008caa:	4603      	mov	r3, r0
 8008cac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008cb0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008cb4:	d122      	bne.n	8008cfc <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008cb6:	69fb      	ldr	r3, [r7, #28]
 8008cb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cbc:	685b      	ldr	r3, [r3, #4]
 8008cbe:	69fa      	ldr	r2, [r7, #28]
 8008cc0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008cc4:	f023 0301 	bic.w	r3, r3, #1
 8008cc8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8008cd0:	2b01      	cmp	r3, #1
 8008cd2:	d108      	bne.n	8008ce6 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008cdc:	2100      	movs	r1, #0
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f000 fe26 	bl	8009930 <HAL_PCDEx_LPM_Callback>
 8008ce4:	e002      	b.n	8008cec <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f009 ff16 	bl	8012b18 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	695a      	ldr	r2, [r3, #20]
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8008cfa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	4618      	mov	r0, r3
 8008d02:	f004 fd98 	bl	800d836 <USB_ReadInterrupts>
 8008d06:	4603      	mov	r3, r0
 8008d08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008d0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d10:	d112      	bne.n	8008d38 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8008d12:	69fb      	ldr	r3, [r7, #28]
 8008d14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d18:	689b      	ldr	r3, [r3, #8]
 8008d1a:	f003 0301 	and.w	r3, r3, #1
 8008d1e:	2b01      	cmp	r3, #1
 8008d20:	d102      	bne.n	8008d28 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008d22:	6878      	ldr	r0, [r7, #4]
 8008d24:	f009 fed2 	bl	8012acc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	695a      	ldr	r2, [r3, #20]
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8008d36:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	f004 fd7a 	bl	800d836 <USB_ReadInterrupts>
 8008d42:	4603      	mov	r3, r0
 8008d44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008d48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d4c:	f040 80c7 	bne.w	8008ede <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008d50:	69fb      	ldr	r3, [r7, #28]
 8008d52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d56:	685b      	ldr	r3, [r3, #4]
 8008d58:	69fa      	ldr	r2, [r7, #28]
 8008d5a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d5e:	f023 0301 	bic.w	r3, r3, #1
 8008d62:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	2110      	movs	r1, #16
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	f003 fe48 	bl	800ca00 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008d70:	2300      	movs	r3, #0
 8008d72:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008d74:	e056      	b.n	8008e24 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8008d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d78:	015a      	lsls	r2, r3, #5
 8008d7a:	69fb      	ldr	r3, [r7, #28]
 8008d7c:	4413      	add	r3, r2
 8008d7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d82:	461a      	mov	r2, r3
 8008d84:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008d88:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d8c:	015a      	lsls	r2, r3, #5
 8008d8e:	69fb      	ldr	r3, [r7, #28]
 8008d90:	4413      	add	r3, r2
 8008d92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d9a:	0151      	lsls	r1, r2, #5
 8008d9c:	69fa      	ldr	r2, [r7, #28]
 8008d9e:	440a      	add	r2, r1
 8008da0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008da4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008da8:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008daa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dac:	015a      	lsls	r2, r3, #5
 8008dae:	69fb      	ldr	r3, [r7, #28]
 8008db0:	4413      	add	r3, r2
 8008db2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008dba:	0151      	lsls	r1, r2, #5
 8008dbc:	69fa      	ldr	r2, [r7, #28]
 8008dbe:	440a      	add	r2, r1
 8008dc0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008dc4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008dc8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008dca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dcc:	015a      	lsls	r2, r3, #5
 8008dce:	69fb      	ldr	r3, [r7, #28]
 8008dd0:	4413      	add	r3, r2
 8008dd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dd6:	461a      	mov	r2, r3
 8008dd8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008ddc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008dde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008de0:	015a      	lsls	r2, r3, #5
 8008de2:	69fb      	ldr	r3, [r7, #28]
 8008de4:	4413      	add	r3, r2
 8008de6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008dee:	0151      	lsls	r1, r2, #5
 8008df0:	69fa      	ldr	r2, [r7, #28]
 8008df2:	440a      	add	r2, r1
 8008df4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008df8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008dfc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e00:	015a      	lsls	r2, r3, #5
 8008e02:	69fb      	ldr	r3, [r7, #28]
 8008e04:	4413      	add	r3, r2
 8008e06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008e0e:	0151      	lsls	r1, r2, #5
 8008e10:	69fa      	ldr	r2, [r7, #28]
 8008e12:	440a      	add	r2, r1
 8008e14:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e18:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008e1c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008e1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e20:	3301      	adds	r3, #1
 8008e22:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	685b      	ldr	r3, [r3, #4]
 8008e28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008e2a:	429a      	cmp	r2, r3
 8008e2c:	d3a3      	bcc.n	8008d76 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8008e2e:	69fb      	ldr	r3, [r7, #28]
 8008e30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e34:	69db      	ldr	r3, [r3, #28]
 8008e36:	69fa      	ldr	r2, [r7, #28]
 8008e38:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e3c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8008e40:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d016      	beq.n	8008e78 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008e4a:	69fb      	ldr	r3, [r7, #28]
 8008e4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e50:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008e54:	69fa      	ldr	r2, [r7, #28]
 8008e56:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e5a:	f043 030b 	orr.w	r3, r3, #11
 8008e5e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8008e62:	69fb      	ldr	r3, [r7, #28]
 8008e64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e6a:	69fa      	ldr	r2, [r7, #28]
 8008e6c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e70:	f043 030b 	orr.w	r3, r3, #11
 8008e74:	6453      	str	r3, [r2, #68]	; 0x44
 8008e76:	e015      	b.n	8008ea4 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008e78:	69fb      	ldr	r3, [r7, #28]
 8008e7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e7e:	695b      	ldr	r3, [r3, #20]
 8008e80:	69fa      	ldr	r2, [r7, #28]
 8008e82:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e86:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008e8a:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8008e8e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8008e90:	69fb      	ldr	r3, [r7, #28]
 8008e92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e96:	691b      	ldr	r3, [r3, #16]
 8008e98:	69fa      	ldr	r2, [r7, #28]
 8008e9a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e9e:	f043 030b 	orr.w	r3, r3, #11
 8008ea2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008ea4:	69fb      	ldr	r3, [r7, #28]
 8008ea6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	69fa      	ldr	r2, [r7, #28]
 8008eae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008eb2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008eb6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	6818      	ldr	r0, [r3, #0]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	691b      	ldr	r3, [r3, #16]
 8008ec0:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008ec8:	461a      	mov	r2, r3
 8008eca:	f004 fd79 	bl	800d9c0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	695a      	ldr	r2, [r3, #20]
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8008edc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	f004 fca7 	bl	800d836 <USB_ReadInterrupts>
 8008ee8:	4603      	mov	r3, r0
 8008eea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008eee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008ef2:	d124      	bne.n	8008f3e <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	4618      	mov	r0, r3
 8008efa:	f004 fd3d 	bl	800d978 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	4618      	mov	r0, r3
 8008f04:	f003 fddd 	bl	800cac2 <USB_GetDevSpeed>
 8008f08:	4603      	mov	r3, r0
 8008f0a:	461a      	mov	r2, r3
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681c      	ldr	r4, [r3, #0]
 8008f14:	f001 f956 	bl	800a1c4 <HAL_RCC_GetHCLKFreq>
 8008f18:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008f1e:	b2db      	uxtb	r3, r3
 8008f20:	461a      	mov	r2, r3
 8008f22:	4620      	mov	r0, r4
 8008f24:	f003 fb1a 	bl	800c55c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f009 fda6 	bl	8012a7a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	695a      	ldr	r2, [r3, #20]
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8008f3c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	4618      	mov	r0, r3
 8008f44:	f004 fc77 	bl	800d836 <USB_ReadInterrupts>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	f003 0308 	and.w	r3, r3, #8
 8008f4e:	2b08      	cmp	r3, #8
 8008f50:	d10a      	bne.n	8008f68 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8008f52:	6878      	ldr	r0, [r7, #4]
 8008f54:	f009 fd83 	bl	8012a5e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	695a      	ldr	r2, [r3, #20]
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f002 0208 	and.w	r2, r2, #8
 8008f66:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	f004 fc62 	bl	800d836 <USB_ReadInterrupts>
 8008f72:	4603      	mov	r3, r0
 8008f74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008f78:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008f7c:	d10f      	bne.n	8008f9e <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8008f7e:	2300      	movs	r3, #0
 8008f80:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8008f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f84:	b2db      	uxtb	r3, r3
 8008f86:	4619      	mov	r1, r3
 8008f88:	6878      	ldr	r0, [r7, #4]
 8008f8a:	f009 fde5 	bl	8012b58 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	695a      	ldr	r2, [r3, #20]
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8008f9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	f004 fc47 	bl	800d836 <USB_ReadInterrupts>
 8008fa8:	4603      	mov	r3, r0
 8008faa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008fae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008fb2:	d10f      	bne.n	8008fd4 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8008fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fba:	b2db      	uxtb	r3, r3
 8008fbc:	4619      	mov	r1, r3
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f009 fdb8 	bl	8012b34 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	695a      	ldr	r2, [r3, #20]
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8008fd2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	4618      	mov	r0, r3
 8008fda:	f004 fc2c 	bl	800d836 <USB_ReadInterrupts>
 8008fde:	4603      	mov	r3, r0
 8008fe0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008fe4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008fe8:	d10a      	bne.n	8009000 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8008fea:	6878      	ldr	r0, [r7, #4]
 8008fec:	f009 fdc6 	bl	8012b7c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	695a      	ldr	r2, [r3, #20]
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8008ffe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	4618      	mov	r0, r3
 8009006:	f004 fc16 	bl	800d836 <USB_ReadInterrupts>
 800900a:	4603      	mov	r3, r0
 800900c:	f003 0304 	and.w	r3, r3, #4
 8009010:	2b04      	cmp	r3, #4
 8009012:	d115      	bne.n	8009040 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	685b      	ldr	r3, [r3, #4]
 800901a:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800901c:	69bb      	ldr	r3, [r7, #24]
 800901e:	f003 0304 	and.w	r3, r3, #4
 8009022:	2b00      	cmp	r3, #0
 8009024:	d002      	beq.n	800902c <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f009 fdb6 	bl	8012b98 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	6859      	ldr	r1, [r3, #4]
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	69ba      	ldr	r2, [r7, #24]
 8009038:	430a      	orrs	r2, r1
 800903a:	605a      	str	r2, [r3, #4]
 800903c:	e000      	b.n	8009040 <HAL_PCD_IRQHandler+0x75e>
      return;
 800903e:	bf00      	nop
    }
  }
}
 8009040:	3734      	adds	r7, #52	; 0x34
 8009042:	46bd      	mov	sp, r7
 8009044:	bd90      	pop	{r4, r7, pc}

08009046 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009046:	b580      	push	{r7, lr}
 8009048:	b082      	sub	sp, #8
 800904a:	af00      	add	r7, sp, #0
 800904c:	6078      	str	r0, [r7, #4]
 800904e:	460b      	mov	r3, r1
 8009050:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009058:	2b01      	cmp	r3, #1
 800905a:	d101      	bne.n	8009060 <HAL_PCD_SetAddress+0x1a>
 800905c:	2302      	movs	r3, #2
 800905e:	e013      	b.n	8009088 <HAL_PCD_SetAddress+0x42>
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2201      	movs	r2, #1
 8009064:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	78fa      	ldrb	r2, [r7, #3]
 800906c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	78fa      	ldrb	r2, [r7, #3]
 8009076:	4611      	mov	r1, r2
 8009078:	4618      	mov	r0, r3
 800907a:	f004 fb74 	bl	800d766 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2200      	movs	r2, #0
 8009082:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8009086:	2300      	movs	r3, #0
}
 8009088:	4618      	mov	r0, r3
 800908a:	3708      	adds	r7, #8
 800908c:	46bd      	mov	sp, r7
 800908e:	bd80      	pop	{r7, pc}

08009090 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b084      	sub	sp, #16
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
 8009098:	4608      	mov	r0, r1
 800909a:	4611      	mov	r1, r2
 800909c:	461a      	mov	r2, r3
 800909e:	4603      	mov	r3, r0
 80090a0:	70fb      	strb	r3, [r7, #3]
 80090a2:	460b      	mov	r3, r1
 80090a4:	803b      	strh	r3, [r7, #0]
 80090a6:	4613      	mov	r3, r2
 80090a8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80090aa:	2300      	movs	r3, #0
 80090ac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80090ae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	da0f      	bge.n	80090d6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80090b6:	78fb      	ldrb	r3, [r7, #3]
 80090b8:	f003 020f 	and.w	r2, r3, #15
 80090bc:	4613      	mov	r3, r2
 80090be:	00db      	lsls	r3, r3, #3
 80090c0:	1a9b      	subs	r3, r3, r2
 80090c2:	009b      	lsls	r3, r3, #2
 80090c4:	3338      	adds	r3, #56	; 0x38
 80090c6:	687a      	ldr	r2, [r7, #4]
 80090c8:	4413      	add	r3, r2
 80090ca:	3304      	adds	r3, #4
 80090cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	2201      	movs	r2, #1
 80090d2:	705a      	strb	r2, [r3, #1]
 80090d4:	e00f      	b.n	80090f6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80090d6:	78fb      	ldrb	r3, [r7, #3]
 80090d8:	f003 020f 	and.w	r2, r3, #15
 80090dc:	4613      	mov	r3, r2
 80090de:	00db      	lsls	r3, r3, #3
 80090e0:	1a9b      	subs	r3, r3, r2
 80090e2:	009b      	lsls	r3, r3, #2
 80090e4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80090e8:	687a      	ldr	r2, [r7, #4]
 80090ea:	4413      	add	r3, r2
 80090ec:	3304      	adds	r3, #4
 80090ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	2200      	movs	r2, #0
 80090f4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80090f6:	78fb      	ldrb	r3, [r7, #3]
 80090f8:	f003 030f 	and.w	r3, r3, #15
 80090fc:	b2da      	uxtb	r2, r3
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8009102:	883a      	ldrh	r2, [r7, #0]
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	78ba      	ldrb	r2, [r7, #2]
 800910c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	785b      	ldrb	r3, [r3, #1]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d004      	beq.n	8009120 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	781b      	ldrb	r3, [r3, #0]
 800911a:	b29a      	uxth	r2, r3
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009120:	78bb      	ldrb	r3, [r7, #2]
 8009122:	2b02      	cmp	r3, #2
 8009124:	d102      	bne.n	800912c <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	2200      	movs	r2, #0
 800912a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009132:	2b01      	cmp	r3, #1
 8009134:	d101      	bne.n	800913a <HAL_PCD_EP_Open+0xaa>
 8009136:	2302      	movs	r3, #2
 8009138:	e00e      	b.n	8009158 <HAL_PCD_EP_Open+0xc8>
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	2201      	movs	r2, #1
 800913e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	68f9      	ldr	r1, [r7, #12]
 8009148:	4618      	mov	r0, r3
 800914a:	f003 fcdf 	bl	800cb0c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	2200      	movs	r2, #0
 8009152:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8009156:	7afb      	ldrb	r3, [r7, #11]
}
 8009158:	4618      	mov	r0, r3
 800915a:	3710      	adds	r7, #16
 800915c:	46bd      	mov	sp, r7
 800915e:	bd80      	pop	{r7, pc}

08009160 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b084      	sub	sp, #16
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
 8009168:	460b      	mov	r3, r1
 800916a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800916c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009170:	2b00      	cmp	r3, #0
 8009172:	da0f      	bge.n	8009194 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009174:	78fb      	ldrb	r3, [r7, #3]
 8009176:	f003 020f 	and.w	r2, r3, #15
 800917a:	4613      	mov	r3, r2
 800917c:	00db      	lsls	r3, r3, #3
 800917e:	1a9b      	subs	r3, r3, r2
 8009180:	009b      	lsls	r3, r3, #2
 8009182:	3338      	adds	r3, #56	; 0x38
 8009184:	687a      	ldr	r2, [r7, #4]
 8009186:	4413      	add	r3, r2
 8009188:	3304      	adds	r3, #4
 800918a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	2201      	movs	r2, #1
 8009190:	705a      	strb	r2, [r3, #1]
 8009192:	e00f      	b.n	80091b4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009194:	78fb      	ldrb	r3, [r7, #3]
 8009196:	f003 020f 	and.w	r2, r3, #15
 800919a:	4613      	mov	r3, r2
 800919c:	00db      	lsls	r3, r3, #3
 800919e:	1a9b      	subs	r3, r3, r2
 80091a0:	009b      	lsls	r3, r3, #2
 80091a2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80091a6:	687a      	ldr	r2, [r7, #4]
 80091a8:	4413      	add	r3, r2
 80091aa:	3304      	adds	r3, #4
 80091ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	2200      	movs	r2, #0
 80091b2:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80091b4:	78fb      	ldrb	r3, [r7, #3]
 80091b6:	f003 030f 	and.w	r3, r3, #15
 80091ba:	b2da      	uxtb	r2, r3
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80091c6:	2b01      	cmp	r3, #1
 80091c8:	d101      	bne.n	80091ce <HAL_PCD_EP_Close+0x6e>
 80091ca:	2302      	movs	r3, #2
 80091cc:	e00e      	b.n	80091ec <HAL_PCD_EP_Close+0x8c>
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	2201      	movs	r2, #1
 80091d2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	68f9      	ldr	r1, [r7, #12]
 80091dc:	4618      	mov	r0, r3
 80091de:	f003 fd1d 	bl	800cc1c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2200      	movs	r2, #0
 80091e6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80091ea:	2300      	movs	r3, #0
}
 80091ec:	4618      	mov	r0, r3
 80091ee:	3710      	adds	r7, #16
 80091f0:	46bd      	mov	sp, r7
 80091f2:	bd80      	pop	{r7, pc}

080091f4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b086      	sub	sp, #24
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	60f8      	str	r0, [r7, #12]
 80091fc:	607a      	str	r2, [r7, #4]
 80091fe:	603b      	str	r3, [r7, #0]
 8009200:	460b      	mov	r3, r1
 8009202:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009204:	7afb      	ldrb	r3, [r7, #11]
 8009206:	f003 020f 	and.w	r2, r3, #15
 800920a:	4613      	mov	r3, r2
 800920c:	00db      	lsls	r3, r3, #3
 800920e:	1a9b      	subs	r3, r3, r2
 8009210:	009b      	lsls	r3, r3, #2
 8009212:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009216:	68fa      	ldr	r2, [r7, #12]
 8009218:	4413      	add	r3, r2
 800921a:	3304      	adds	r3, #4
 800921c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800921e:	697b      	ldr	r3, [r7, #20]
 8009220:	687a      	ldr	r2, [r7, #4]
 8009222:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009224:	697b      	ldr	r3, [r7, #20]
 8009226:	683a      	ldr	r2, [r7, #0]
 8009228:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800922a:	697b      	ldr	r3, [r7, #20]
 800922c:	2200      	movs	r2, #0
 800922e:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8009230:	697b      	ldr	r3, [r7, #20]
 8009232:	2200      	movs	r2, #0
 8009234:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009236:	7afb      	ldrb	r3, [r7, #11]
 8009238:	f003 030f 	and.w	r3, r3, #15
 800923c:	b2da      	uxtb	r2, r3
 800923e:	697b      	ldr	r3, [r7, #20]
 8009240:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	691b      	ldr	r3, [r3, #16]
 8009246:	2b01      	cmp	r3, #1
 8009248:	d102      	bne.n	8009250 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800924a:	687a      	ldr	r2, [r7, #4]
 800924c:	697b      	ldr	r3, [r7, #20]
 800924e:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009250:	7afb      	ldrb	r3, [r7, #11]
 8009252:	f003 030f 	and.w	r3, r3, #15
 8009256:	2b00      	cmp	r3, #0
 8009258:	d109      	bne.n	800926e <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	6818      	ldr	r0, [r3, #0]
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	691b      	ldr	r3, [r3, #16]
 8009262:	b2db      	uxtb	r3, r3
 8009264:	461a      	mov	r2, r3
 8009266:	6979      	ldr	r1, [r7, #20]
 8009268:	f003 fff8 	bl	800d25c <USB_EP0StartXfer>
 800926c:	e008      	b.n	8009280 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	6818      	ldr	r0, [r3, #0]
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	691b      	ldr	r3, [r3, #16]
 8009276:	b2db      	uxtb	r3, r3
 8009278:	461a      	mov	r2, r3
 800927a:	6979      	ldr	r1, [r7, #20]
 800927c:	f003 fdaa 	bl	800cdd4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8009280:	2300      	movs	r3, #0
}
 8009282:	4618      	mov	r0, r3
 8009284:	3718      	adds	r7, #24
 8009286:	46bd      	mov	sp, r7
 8009288:	bd80      	pop	{r7, pc}

0800928a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800928a:	b480      	push	{r7}
 800928c:	b083      	sub	sp, #12
 800928e:	af00      	add	r7, sp, #0
 8009290:	6078      	str	r0, [r7, #4]
 8009292:	460b      	mov	r3, r1
 8009294:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009296:	78fb      	ldrb	r3, [r7, #3]
 8009298:	f003 020f 	and.w	r2, r3, #15
 800929c:	6879      	ldr	r1, [r7, #4]
 800929e:	4613      	mov	r3, r2
 80092a0:	00db      	lsls	r3, r3, #3
 80092a2:	1a9b      	subs	r3, r3, r2
 80092a4:	009b      	lsls	r3, r3, #2
 80092a6:	440b      	add	r3, r1
 80092a8:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80092ac:	681b      	ldr	r3, [r3, #0]
}
 80092ae:	4618      	mov	r0, r3
 80092b0:	370c      	adds	r7, #12
 80092b2:	46bd      	mov	sp, r7
 80092b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b8:	4770      	bx	lr

080092ba <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80092ba:	b580      	push	{r7, lr}
 80092bc:	b086      	sub	sp, #24
 80092be:	af00      	add	r7, sp, #0
 80092c0:	60f8      	str	r0, [r7, #12]
 80092c2:	607a      	str	r2, [r7, #4]
 80092c4:	603b      	str	r3, [r7, #0]
 80092c6:	460b      	mov	r3, r1
 80092c8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80092ca:	7afb      	ldrb	r3, [r7, #11]
 80092cc:	f003 020f 	and.w	r2, r3, #15
 80092d0:	4613      	mov	r3, r2
 80092d2:	00db      	lsls	r3, r3, #3
 80092d4:	1a9b      	subs	r3, r3, r2
 80092d6:	009b      	lsls	r3, r3, #2
 80092d8:	3338      	adds	r3, #56	; 0x38
 80092da:	68fa      	ldr	r2, [r7, #12]
 80092dc:	4413      	add	r3, r2
 80092de:	3304      	adds	r3, #4
 80092e0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80092e2:	697b      	ldr	r3, [r7, #20]
 80092e4:	687a      	ldr	r2, [r7, #4]
 80092e6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80092e8:	697b      	ldr	r3, [r7, #20]
 80092ea:	683a      	ldr	r2, [r7, #0]
 80092ec:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80092ee:	697b      	ldr	r3, [r7, #20]
 80092f0:	2200      	movs	r2, #0
 80092f2:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80092f4:	697b      	ldr	r3, [r7, #20]
 80092f6:	2201      	movs	r2, #1
 80092f8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80092fa:	7afb      	ldrb	r3, [r7, #11]
 80092fc:	f003 030f 	and.w	r3, r3, #15
 8009300:	b2da      	uxtb	r2, r3
 8009302:	697b      	ldr	r3, [r7, #20]
 8009304:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	691b      	ldr	r3, [r3, #16]
 800930a:	2b01      	cmp	r3, #1
 800930c:	d102      	bne.n	8009314 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800930e:	687a      	ldr	r2, [r7, #4]
 8009310:	697b      	ldr	r3, [r7, #20]
 8009312:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009314:	7afb      	ldrb	r3, [r7, #11]
 8009316:	f003 030f 	and.w	r3, r3, #15
 800931a:	2b00      	cmp	r3, #0
 800931c:	d109      	bne.n	8009332 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	6818      	ldr	r0, [r3, #0]
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	691b      	ldr	r3, [r3, #16]
 8009326:	b2db      	uxtb	r3, r3
 8009328:	461a      	mov	r2, r3
 800932a:	6979      	ldr	r1, [r7, #20]
 800932c:	f003 ff96 	bl	800d25c <USB_EP0StartXfer>
 8009330:	e008      	b.n	8009344 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	6818      	ldr	r0, [r3, #0]
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	691b      	ldr	r3, [r3, #16]
 800933a:	b2db      	uxtb	r3, r3
 800933c:	461a      	mov	r2, r3
 800933e:	6979      	ldr	r1, [r7, #20]
 8009340:	f003 fd48 	bl	800cdd4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8009344:	2300      	movs	r3, #0
}
 8009346:	4618      	mov	r0, r3
 8009348:	3718      	adds	r7, #24
 800934a:	46bd      	mov	sp, r7
 800934c:	bd80      	pop	{r7, pc}

0800934e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800934e:	b580      	push	{r7, lr}
 8009350:	b084      	sub	sp, #16
 8009352:	af00      	add	r7, sp, #0
 8009354:	6078      	str	r0, [r7, #4]
 8009356:	460b      	mov	r3, r1
 8009358:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800935a:	78fb      	ldrb	r3, [r7, #3]
 800935c:	f003 020f 	and.w	r2, r3, #15
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	685b      	ldr	r3, [r3, #4]
 8009364:	429a      	cmp	r2, r3
 8009366:	d901      	bls.n	800936c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8009368:	2301      	movs	r3, #1
 800936a:	e050      	b.n	800940e <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800936c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009370:	2b00      	cmp	r3, #0
 8009372:	da0f      	bge.n	8009394 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009374:	78fb      	ldrb	r3, [r7, #3]
 8009376:	f003 020f 	and.w	r2, r3, #15
 800937a:	4613      	mov	r3, r2
 800937c:	00db      	lsls	r3, r3, #3
 800937e:	1a9b      	subs	r3, r3, r2
 8009380:	009b      	lsls	r3, r3, #2
 8009382:	3338      	adds	r3, #56	; 0x38
 8009384:	687a      	ldr	r2, [r7, #4]
 8009386:	4413      	add	r3, r2
 8009388:	3304      	adds	r3, #4
 800938a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	2201      	movs	r2, #1
 8009390:	705a      	strb	r2, [r3, #1]
 8009392:	e00d      	b.n	80093b0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009394:	78fa      	ldrb	r2, [r7, #3]
 8009396:	4613      	mov	r3, r2
 8009398:	00db      	lsls	r3, r3, #3
 800939a:	1a9b      	subs	r3, r3, r2
 800939c:	009b      	lsls	r3, r3, #2
 800939e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80093a2:	687a      	ldr	r2, [r7, #4]
 80093a4:	4413      	add	r3, r2
 80093a6:	3304      	adds	r3, #4
 80093a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	2200      	movs	r2, #0
 80093ae:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	2201      	movs	r2, #1
 80093b4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80093b6:	78fb      	ldrb	r3, [r7, #3]
 80093b8:	f003 030f 	and.w	r3, r3, #15
 80093bc:	b2da      	uxtb	r2, r3
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80093c8:	2b01      	cmp	r3, #1
 80093ca:	d101      	bne.n	80093d0 <HAL_PCD_EP_SetStall+0x82>
 80093cc:	2302      	movs	r3, #2
 80093ce:	e01e      	b.n	800940e <HAL_PCD_EP_SetStall+0xc0>
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	2201      	movs	r2, #1
 80093d4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	68f9      	ldr	r1, [r7, #12]
 80093de:	4618      	mov	r0, r3
 80093e0:	f004 f8ed 	bl	800d5be <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80093e4:	78fb      	ldrb	r3, [r7, #3]
 80093e6:	f003 030f 	and.w	r3, r3, #15
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d10a      	bne.n	8009404 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	6818      	ldr	r0, [r3, #0]
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	691b      	ldr	r3, [r3, #16]
 80093f6:	b2d9      	uxtb	r1, r3
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80093fe:	461a      	mov	r2, r3
 8009400:	f004 fade 	bl	800d9c0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2200      	movs	r2, #0
 8009408:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800940c:	2300      	movs	r3, #0
}
 800940e:	4618      	mov	r0, r3
 8009410:	3710      	adds	r7, #16
 8009412:	46bd      	mov	sp, r7
 8009414:	bd80      	pop	{r7, pc}

08009416 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009416:	b580      	push	{r7, lr}
 8009418:	b084      	sub	sp, #16
 800941a:	af00      	add	r7, sp, #0
 800941c:	6078      	str	r0, [r7, #4]
 800941e:	460b      	mov	r3, r1
 8009420:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009422:	78fb      	ldrb	r3, [r7, #3]
 8009424:	f003 020f 	and.w	r2, r3, #15
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	685b      	ldr	r3, [r3, #4]
 800942c:	429a      	cmp	r2, r3
 800942e:	d901      	bls.n	8009434 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8009430:	2301      	movs	r3, #1
 8009432:	e042      	b.n	80094ba <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009434:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009438:	2b00      	cmp	r3, #0
 800943a:	da0f      	bge.n	800945c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800943c:	78fb      	ldrb	r3, [r7, #3]
 800943e:	f003 020f 	and.w	r2, r3, #15
 8009442:	4613      	mov	r3, r2
 8009444:	00db      	lsls	r3, r3, #3
 8009446:	1a9b      	subs	r3, r3, r2
 8009448:	009b      	lsls	r3, r3, #2
 800944a:	3338      	adds	r3, #56	; 0x38
 800944c:	687a      	ldr	r2, [r7, #4]
 800944e:	4413      	add	r3, r2
 8009450:	3304      	adds	r3, #4
 8009452:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	2201      	movs	r2, #1
 8009458:	705a      	strb	r2, [r3, #1]
 800945a:	e00f      	b.n	800947c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800945c:	78fb      	ldrb	r3, [r7, #3]
 800945e:	f003 020f 	and.w	r2, r3, #15
 8009462:	4613      	mov	r3, r2
 8009464:	00db      	lsls	r3, r3, #3
 8009466:	1a9b      	subs	r3, r3, r2
 8009468:	009b      	lsls	r3, r3, #2
 800946a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800946e:	687a      	ldr	r2, [r7, #4]
 8009470:	4413      	add	r3, r2
 8009472:	3304      	adds	r3, #4
 8009474:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	2200      	movs	r2, #0
 800947a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	2200      	movs	r2, #0
 8009480:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009482:	78fb      	ldrb	r3, [r7, #3]
 8009484:	f003 030f 	and.w	r3, r3, #15
 8009488:	b2da      	uxtb	r2, r3
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009494:	2b01      	cmp	r3, #1
 8009496:	d101      	bne.n	800949c <HAL_PCD_EP_ClrStall+0x86>
 8009498:	2302      	movs	r3, #2
 800949a:	e00e      	b.n	80094ba <HAL_PCD_EP_ClrStall+0xa4>
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2201      	movs	r2, #1
 80094a0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	68f9      	ldr	r1, [r7, #12]
 80094aa:	4618      	mov	r0, r3
 80094ac:	f004 f8f5 	bl	800d69a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	2200      	movs	r2, #0
 80094b4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80094b8:	2300      	movs	r3, #0
}
 80094ba:	4618      	mov	r0, r3
 80094bc:	3710      	adds	r7, #16
 80094be:	46bd      	mov	sp, r7
 80094c0:	bd80      	pop	{r7, pc}

080094c2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80094c2:	b580      	push	{r7, lr}
 80094c4:	b08a      	sub	sp, #40	; 0x28
 80094c6:	af02      	add	r7, sp, #8
 80094c8:	6078      	str	r0, [r7, #4]
 80094ca:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094d2:	697b      	ldr	r3, [r7, #20]
 80094d4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80094d6:	683a      	ldr	r2, [r7, #0]
 80094d8:	4613      	mov	r3, r2
 80094da:	00db      	lsls	r3, r3, #3
 80094dc:	1a9b      	subs	r3, r3, r2
 80094de:	009b      	lsls	r3, r3, #2
 80094e0:	3338      	adds	r3, #56	; 0x38
 80094e2:	687a      	ldr	r2, [r7, #4]
 80094e4:	4413      	add	r3, r2
 80094e6:	3304      	adds	r3, #4
 80094e8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	699a      	ldr	r2, [r3, #24]
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	695b      	ldr	r3, [r3, #20]
 80094f2:	429a      	cmp	r2, r3
 80094f4:	d901      	bls.n	80094fa <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80094f6:	2301      	movs	r3, #1
 80094f8:	e06c      	b.n	80095d4 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	695a      	ldr	r2, [r3, #20]
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	699b      	ldr	r3, [r3, #24]
 8009502:	1ad3      	subs	r3, r2, r3
 8009504:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	689b      	ldr	r3, [r3, #8]
 800950a:	69fa      	ldr	r2, [r7, #28]
 800950c:	429a      	cmp	r2, r3
 800950e:	d902      	bls.n	8009516 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	689b      	ldr	r3, [r3, #8]
 8009514:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8009516:	69fb      	ldr	r3, [r7, #28]
 8009518:	3303      	adds	r3, #3
 800951a:	089b      	lsrs	r3, r3, #2
 800951c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800951e:	e02b      	b.n	8009578 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	695a      	ldr	r2, [r3, #20]
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	699b      	ldr	r3, [r3, #24]
 8009528:	1ad3      	subs	r3, r2, r3
 800952a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	689b      	ldr	r3, [r3, #8]
 8009530:	69fa      	ldr	r2, [r7, #28]
 8009532:	429a      	cmp	r2, r3
 8009534:	d902      	bls.n	800953c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	689b      	ldr	r3, [r3, #8]
 800953a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800953c:	69fb      	ldr	r3, [r7, #28]
 800953e:	3303      	adds	r3, #3
 8009540:	089b      	lsrs	r3, r3, #2
 8009542:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	68d9      	ldr	r1, [r3, #12]
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	b2da      	uxtb	r2, r3
 800954c:	69fb      	ldr	r3, [r7, #28]
 800954e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009554:	b2db      	uxtb	r3, r3
 8009556:	9300      	str	r3, [sp, #0]
 8009558:	4603      	mov	r3, r0
 800955a:	6978      	ldr	r0, [r7, #20]
 800955c:	f003 ffd1 	bl	800d502 <USB_WritePacket>

    ep->xfer_buff  += len;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	68da      	ldr	r2, [r3, #12]
 8009564:	69fb      	ldr	r3, [r7, #28]
 8009566:	441a      	add	r2, r3
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	699a      	ldr	r2, [r3, #24]
 8009570:	69fb      	ldr	r3, [r7, #28]
 8009572:	441a      	add	r2, r3
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	015a      	lsls	r2, r3, #5
 800957c:	693b      	ldr	r3, [r7, #16]
 800957e:	4413      	add	r3, r2
 8009580:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009584:	699b      	ldr	r3, [r3, #24]
 8009586:	b29b      	uxth	r3, r3
 8009588:	69ba      	ldr	r2, [r7, #24]
 800958a:	429a      	cmp	r2, r3
 800958c:	d809      	bhi.n	80095a2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	699a      	ldr	r2, [r3, #24]
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009596:	429a      	cmp	r2, r3
 8009598:	d203      	bcs.n	80095a2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	695b      	ldr	r3, [r3, #20]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d1be      	bne.n	8009520 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	695a      	ldr	r2, [r3, #20]
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	699b      	ldr	r3, [r3, #24]
 80095aa:	429a      	cmp	r2, r3
 80095ac:	d811      	bhi.n	80095d2 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80095ae:	683b      	ldr	r3, [r7, #0]
 80095b0:	f003 030f 	and.w	r3, r3, #15
 80095b4:	2201      	movs	r2, #1
 80095b6:	fa02 f303 	lsl.w	r3, r2, r3
 80095ba:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80095bc:	693b      	ldr	r3, [r7, #16]
 80095be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80095c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80095c4:	68bb      	ldr	r3, [r7, #8]
 80095c6:	43db      	mvns	r3, r3
 80095c8:	6939      	ldr	r1, [r7, #16]
 80095ca:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80095ce:	4013      	ands	r3, r2
 80095d0:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80095d2:	2300      	movs	r3, #0
}
 80095d4:	4618      	mov	r0, r3
 80095d6:	3720      	adds	r7, #32
 80095d8:	46bd      	mov	sp, r7
 80095da:	bd80      	pop	{r7, pc}

080095dc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	b086      	sub	sp, #24
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
 80095e4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095ec:	697b      	ldr	r3, [r7, #20]
 80095ee:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80095f0:	697b      	ldr	r3, [r7, #20]
 80095f2:	333c      	adds	r3, #60	; 0x3c
 80095f4:	3304      	adds	r3, #4
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	015a      	lsls	r2, r3, #5
 80095fe:	693b      	ldr	r3, [r7, #16]
 8009600:	4413      	add	r3, r2
 8009602:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009606:	689b      	ldr	r3, [r3, #8]
 8009608:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	691b      	ldr	r3, [r3, #16]
 800960e:	2b01      	cmp	r3, #1
 8009610:	f040 80a0 	bne.w	8009754 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8009614:	68bb      	ldr	r3, [r7, #8]
 8009616:	f003 0308 	and.w	r3, r3, #8
 800961a:	2b00      	cmp	r3, #0
 800961c:	d015      	beq.n	800964a <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	4a72      	ldr	r2, [pc, #456]	; (80097ec <PCD_EP_OutXfrComplete_int+0x210>)
 8009622:	4293      	cmp	r3, r2
 8009624:	f240 80dd 	bls.w	80097e2 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800962e:	2b00      	cmp	r3, #0
 8009630:	f000 80d7 	beq.w	80097e2 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009634:	683b      	ldr	r3, [r7, #0]
 8009636:	015a      	lsls	r2, r3, #5
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	4413      	add	r3, r2
 800963c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009640:	461a      	mov	r2, r3
 8009642:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009646:	6093      	str	r3, [r2, #8]
 8009648:	e0cb      	b.n	80097e2 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800964a:	68bb      	ldr	r3, [r7, #8]
 800964c:	f003 0320 	and.w	r3, r3, #32
 8009650:	2b00      	cmp	r3, #0
 8009652:	d009      	beq.n	8009668 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009654:	683b      	ldr	r3, [r7, #0]
 8009656:	015a      	lsls	r2, r3, #5
 8009658:	693b      	ldr	r3, [r7, #16]
 800965a:	4413      	add	r3, r2
 800965c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009660:	461a      	mov	r2, r3
 8009662:	2320      	movs	r3, #32
 8009664:	6093      	str	r3, [r2, #8]
 8009666:	e0bc      	b.n	80097e2 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8009668:	68bb      	ldr	r3, [r7, #8]
 800966a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800966e:	2b00      	cmp	r3, #0
 8009670:	f040 80b7 	bne.w	80097e2 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	4a5d      	ldr	r2, [pc, #372]	; (80097ec <PCD_EP_OutXfrComplete_int+0x210>)
 8009678:	4293      	cmp	r3, r2
 800967a:	d90f      	bls.n	800969c <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800967c:	68bb      	ldr	r3, [r7, #8]
 800967e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009682:	2b00      	cmp	r3, #0
 8009684:	d00a      	beq.n	800969c <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	015a      	lsls	r2, r3, #5
 800968a:	693b      	ldr	r3, [r7, #16]
 800968c:	4413      	add	r3, r2
 800968e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009692:	461a      	mov	r2, r3
 8009694:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009698:	6093      	str	r3, [r2, #8]
 800969a:	e0a2      	b.n	80097e2 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800969c:	6879      	ldr	r1, [r7, #4]
 800969e:	683a      	ldr	r2, [r7, #0]
 80096a0:	4613      	mov	r3, r2
 80096a2:	00db      	lsls	r3, r3, #3
 80096a4:	1a9b      	subs	r3, r3, r2
 80096a6:	009b      	lsls	r3, r3, #2
 80096a8:	440b      	add	r3, r1
 80096aa:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80096ae:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	0159      	lsls	r1, r3, #5
 80096b4:	693b      	ldr	r3, [r7, #16]
 80096b6:	440b      	add	r3, r1
 80096b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096bc:	691b      	ldr	r3, [r3, #16]
 80096be:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80096c2:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80096c4:	6878      	ldr	r0, [r7, #4]
 80096c6:	683a      	ldr	r2, [r7, #0]
 80096c8:	4613      	mov	r3, r2
 80096ca:	00db      	lsls	r3, r3, #3
 80096cc:	1a9b      	subs	r3, r3, r2
 80096ce:	009b      	lsls	r3, r3, #2
 80096d0:	4403      	add	r3, r0
 80096d2:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80096d6:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80096d8:	6879      	ldr	r1, [r7, #4]
 80096da:	683a      	ldr	r2, [r7, #0]
 80096dc:	4613      	mov	r3, r2
 80096de:	00db      	lsls	r3, r3, #3
 80096e0:	1a9b      	subs	r3, r3, r2
 80096e2:	009b      	lsls	r3, r3, #2
 80096e4:	440b      	add	r3, r1
 80096e6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80096ea:	6819      	ldr	r1, [r3, #0]
 80096ec:	6878      	ldr	r0, [r7, #4]
 80096ee:	683a      	ldr	r2, [r7, #0]
 80096f0:	4613      	mov	r3, r2
 80096f2:	00db      	lsls	r3, r3, #3
 80096f4:	1a9b      	subs	r3, r3, r2
 80096f6:	009b      	lsls	r3, r3, #2
 80096f8:	4403      	add	r3, r0
 80096fa:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	4419      	add	r1, r3
 8009702:	6878      	ldr	r0, [r7, #4]
 8009704:	683a      	ldr	r2, [r7, #0]
 8009706:	4613      	mov	r3, r2
 8009708:	00db      	lsls	r3, r3, #3
 800970a:	1a9b      	subs	r3, r3, r2
 800970c:	009b      	lsls	r3, r3, #2
 800970e:	4403      	add	r3, r0
 8009710:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009714:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	2b00      	cmp	r3, #0
 800971a:	d114      	bne.n	8009746 <PCD_EP_OutXfrComplete_int+0x16a>
 800971c:	6879      	ldr	r1, [r7, #4]
 800971e:	683a      	ldr	r2, [r7, #0]
 8009720:	4613      	mov	r3, r2
 8009722:	00db      	lsls	r3, r3, #3
 8009724:	1a9b      	subs	r3, r3, r2
 8009726:	009b      	lsls	r3, r3, #2
 8009728:	440b      	add	r3, r1
 800972a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d108      	bne.n	8009746 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	6818      	ldr	r0, [r3, #0]
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800973e:	461a      	mov	r2, r3
 8009740:	2101      	movs	r1, #1
 8009742:	f004 f93d 	bl	800d9c0 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	b2db      	uxtb	r3, r3
 800974a:	4619      	mov	r1, r3
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	f009 f951 	bl	80129f4 <HAL_PCD_DataOutStageCallback>
 8009752:	e046      	b.n	80097e2 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	4a26      	ldr	r2, [pc, #152]	; (80097f0 <PCD_EP_OutXfrComplete_int+0x214>)
 8009758:	4293      	cmp	r3, r2
 800975a:	d124      	bne.n	80097a6 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009762:	2b00      	cmp	r3, #0
 8009764:	d00a      	beq.n	800977c <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	015a      	lsls	r2, r3, #5
 800976a:	693b      	ldr	r3, [r7, #16]
 800976c:	4413      	add	r3, r2
 800976e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009772:	461a      	mov	r2, r3
 8009774:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009778:	6093      	str	r3, [r2, #8]
 800977a:	e032      	b.n	80097e2 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800977c:	68bb      	ldr	r3, [r7, #8]
 800977e:	f003 0320 	and.w	r3, r3, #32
 8009782:	2b00      	cmp	r3, #0
 8009784:	d008      	beq.n	8009798 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009786:	683b      	ldr	r3, [r7, #0]
 8009788:	015a      	lsls	r2, r3, #5
 800978a:	693b      	ldr	r3, [r7, #16]
 800978c:	4413      	add	r3, r2
 800978e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009792:	461a      	mov	r2, r3
 8009794:	2320      	movs	r3, #32
 8009796:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	b2db      	uxtb	r3, r3
 800979c:	4619      	mov	r1, r3
 800979e:	6878      	ldr	r0, [r7, #4]
 80097a0:	f009 f928 	bl	80129f4 <HAL_PCD_DataOutStageCallback>
 80097a4:	e01d      	b.n	80097e2 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d114      	bne.n	80097d6 <PCD_EP_OutXfrComplete_int+0x1fa>
 80097ac:	6879      	ldr	r1, [r7, #4]
 80097ae:	683a      	ldr	r2, [r7, #0]
 80097b0:	4613      	mov	r3, r2
 80097b2:	00db      	lsls	r3, r3, #3
 80097b4:	1a9b      	subs	r3, r3, r2
 80097b6:	009b      	lsls	r3, r3, #2
 80097b8:	440b      	add	r3, r1
 80097ba:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d108      	bne.n	80097d6 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	6818      	ldr	r0, [r3, #0]
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80097ce:	461a      	mov	r2, r3
 80097d0:	2100      	movs	r1, #0
 80097d2:	f004 f8f5 	bl	800d9c0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	b2db      	uxtb	r3, r3
 80097da:	4619      	mov	r1, r3
 80097dc:	6878      	ldr	r0, [r7, #4]
 80097de:	f009 f909 	bl	80129f4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80097e2:	2300      	movs	r3, #0
}
 80097e4:	4618      	mov	r0, r3
 80097e6:	3718      	adds	r7, #24
 80097e8:	46bd      	mov	sp, r7
 80097ea:	bd80      	pop	{r7, pc}
 80097ec:	4f54300a 	.word	0x4f54300a
 80097f0:	4f54310a 	.word	0x4f54310a

080097f4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b086      	sub	sp, #24
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
 80097fc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009804:	697b      	ldr	r3, [r7, #20]
 8009806:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009808:	697b      	ldr	r3, [r7, #20]
 800980a:	333c      	adds	r3, #60	; 0x3c
 800980c:	3304      	adds	r3, #4
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	015a      	lsls	r2, r3, #5
 8009816:	693b      	ldr	r3, [r7, #16]
 8009818:	4413      	add	r3, r2
 800981a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800981e:	689b      	ldr	r3, [r3, #8]
 8009820:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	4a15      	ldr	r2, [pc, #84]	; (800987c <PCD_EP_OutSetupPacket_int+0x88>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d90e      	bls.n	8009848 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009830:	2b00      	cmp	r3, #0
 8009832:	d009      	beq.n	8009848 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	015a      	lsls	r2, r3, #5
 8009838:	693b      	ldr	r3, [r7, #16]
 800983a:	4413      	add	r3, r2
 800983c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009840:	461a      	mov	r2, r3
 8009842:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009846:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8009848:	6878      	ldr	r0, [r7, #4]
 800984a:	f009 f8c1 	bl	80129d0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	4a0a      	ldr	r2, [pc, #40]	; (800987c <PCD_EP_OutSetupPacket_int+0x88>)
 8009852:	4293      	cmp	r3, r2
 8009854:	d90c      	bls.n	8009870 <PCD_EP_OutSetupPacket_int+0x7c>
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	691b      	ldr	r3, [r3, #16]
 800985a:	2b01      	cmp	r3, #1
 800985c:	d108      	bne.n	8009870 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6818      	ldr	r0, [r3, #0]
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009868:	461a      	mov	r2, r3
 800986a:	2101      	movs	r1, #1
 800986c:	f004 f8a8 	bl	800d9c0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8009870:	2300      	movs	r3, #0
}
 8009872:	4618      	mov	r0, r3
 8009874:	3718      	adds	r7, #24
 8009876:	46bd      	mov	sp, r7
 8009878:	bd80      	pop	{r7, pc}
 800987a:	bf00      	nop
 800987c:	4f54300a 	.word	0x4f54300a

08009880 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009880:	b480      	push	{r7}
 8009882:	b085      	sub	sp, #20
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
 8009888:	460b      	mov	r3, r1
 800988a:	70fb      	strb	r3, [r7, #3]
 800988c:	4613      	mov	r3, r2
 800988e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009896:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8009898:	78fb      	ldrb	r3, [r7, #3]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d107      	bne.n	80098ae <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800989e:	883b      	ldrh	r3, [r7, #0]
 80098a0:	0419      	lsls	r1, r3, #16
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	68ba      	ldr	r2, [r7, #8]
 80098a8:	430a      	orrs	r2, r1
 80098aa:	629a      	str	r2, [r3, #40]	; 0x28
 80098ac:	e028      	b.n	8009900 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098b4:	0c1b      	lsrs	r3, r3, #16
 80098b6:	68ba      	ldr	r2, [r7, #8]
 80098b8:	4413      	add	r3, r2
 80098ba:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80098bc:	2300      	movs	r3, #0
 80098be:	73fb      	strb	r3, [r7, #15]
 80098c0:	e00d      	b.n	80098de <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681a      	ldr	r2, [r3, #0]
 80098c6:	7bfb      	ldrb	r3, [r7, #15]
 80098c8:	3340      	adds	r3, #64	; 0x40
 80098ca:	009b      	lsls	r3, r3, #2
 80098cc:	4413      	add	r3, r2
 80098ce:	685b      	ldr	r3, [r3, #4]
 80098d0:	0c1b      	lsrs	r3, r3, #16
 80098d2:	68ba      	ldr	r2, [r7, #8]
 80098d4:	4413      	add	r3, r2
 80098d6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80098d8:	7bfb      	ldrb	r3, [r7, #15]
 80098da:	3301      	adds	r3, #1
 80098dc:	73fb      	strb	r3, [r7, #15]
 80098de:	7bfa      	ldrb	r2, [r7, #15]
 80098e0:	78fb      	ldrb	r3, [r7, #3]
 80098e2:	3b01      	subs	r3, #1
 80098e4:	429a      	cmp	r2, r3
 80098e6:	d3ec      	bcc.n	80098c2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80098e8:	883b      	ldrh	r3, [r7, #0]
 80098ea:	0418      	lsls	r0, r3, #16
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	6819      	ldr	r1, [r3, #0]
 80098f0:	78fb      	ldrb	r3, [r7, #3]
 80098f2:	3b01      	subs	r3, #1
 80098f4:	68ba      	ldr	r2, [r7, #8]
 80098f6:	4302      	orrs	r2, r0
 80098f8:	3340      	adds	r3, #64	; 0x40
 80098fa:	009b      	lsls	r3, r3, #2
 80098fc:	440b      	add	r3, r1
 80098fe:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009900:	2300      	movs	r3, #0
}
 8009902:	4618      	mov	r0, r3
 8009904:	3714      	adds	r7, #20
 8009906:	46bd      	mov	sp, r7
 8009908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990c:	4770      	bx	lr

0800990e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800990e:	b480      	push	{r7}
 8009910:	b083      	sub	sp, #12
 8009912:	af00      	add	r7, sp, #0
 8009914:	6078      	str	r0, [r7, #4]
 8009916:	460b      	mov	r3, r1
 8009918:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	887a      	ldrh	r2, [r7, #2]
 8009920:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009922:	2300      	movs	r3, #0
}
 8009924:	4618      	mov	r0, r3
 8009926:	370c      	adds	r7, #12
 8009928:	46bd      	mov	sp, r7
 800992a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992e:	4770      	bx	lr

08009930 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009930:	b480      	push	{r7}
 8009932:	b083      	sub	sp, #12
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
 8009938:	460b      	mov	r3, r1
 800993a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800993c:	bf00      	nop
 800993e:	370c      	adds	r7, #12
 8009940:	46bd      	mov	sp, r7
 8009942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009946:	4770      	bx	lr

08009948 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009948:	b580      	push	{r7, lr}
 800994a:	b086      	sub	sp, #24
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d101      	bne.n	800995a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009956:	2301      	movs	r3, #1
 8009958:	e264      	b.n	8009e24 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	f003 0301 	and.w	r3, r3, #1
 8009962:	2b00      	cmp	r3, #0
 8009964:	d075      	beq.n	8009a52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009966:	4ba3      	ldr	r3, [pc, #652]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 8009968:	689b      	ldr	r3, [r3, #8]
 800996a:	f003 030c 	and.w	r3, r3, #12
 800996e:	2b04      	cmp	r3, #4
 8009970:	d00c      	beq.n	800998c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009972:	4ba0      	ldr	r3, [pc, #640]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 8009974:	689b      	ldr	r3, [r3, #8]
 8009976:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800997a:	2b08      	cmp	r3, #8
 800997c:	d112      	bne.n	80099a4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800997e:	4b9d      	ldr	r3, [pc, #628]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 8009980:	685b      	ldr	r3, [r3, #4]
 8009982:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009986:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800998a:	d10b      	bne.n	80099a4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800998c:	4b99      	ldr	r3, [pc, #612]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009994:	2b00      	cmp	r3, #0
 8009996:	d05b      	beq.n	8009a50 <HAL_RCC_OscConfig+0x108>
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	685b      	ldr	r3, [r3, #4]
 800999c:	2b00      	cmp	r3, #0
 800999e:	d157      	bne.n	8009a50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80099a0:	2301      	movs	r3, #1
 80099a2:	e23f      	b.n	8009e24 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	685b      	ldr	r3, [r3, #4]
 80099a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80099ac:	d106      	bne.n	80099bc <HAL_RCC_OscConfig+0x74>
 80099ae:	4b91      	ldr	r3, [pc, #580]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	4a90      	ldr	r2, [pc, #576]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 80099b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80099b8:	6013      	str	r3, [r2, #0]
 80099ba:	e01d      	b.n	80099f8 <HAL_RCC_OscConfig+0xb0>
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	685b      	ldr	r3, [r3, #4]
 80099c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80099c4:	d10c      	bne.n	80099e0 <HAL_RCC_OscConfig+0x98>
 80099c6:	4b8b      	ldr	r3, [pc, #556]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	4a8a      	ldr	r2, [pc, #552]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 80099cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80099d0:	6013      	str	r3, [r2, #0]
 80099d2:	4b88      	ldr	r3, [pc, #544]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	4a87      	ldr	r2, [pc, #540]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 80099d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80099dc:	6013      	str	r3, [r2, #0]
 80099de:	e00b      	b.n	80099f8 <HAL_RCC_OscConfig+0xb0>
 80099e0:	4b84      	ldr	r3, [pc, #528]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	4a83      	ldr	r2, [pc, #524]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 80099e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80099ea:	6013      	str	r3, [r2, #0]
 80099ec:	4b81      	ldr	r3, [pc, #516]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	4a80      	ldr	r2, [pc, #512]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 80099f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80099f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	685b      	ldr	r3, [r3, #4]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d013      	beq.n	8009a28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009a00:	f7fc fbc4 	bl	800618c <HAL_GetTick>
 8009a04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009a06:	e008      	b.n	8009a1a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009a08:	f7fc fbc0 	bl	800618c <HAL_GetTick>
 8009a0c:	4602      	mov	r2, r0
 8009a0e:	693b      	ldr	r3, [r7, #16]
 8009a10:	1ad3      	subs	r3, r2, r3
 8009a12:	2b64      	cmp	r3, #100	; 0x64
 8009a14:	d901      	bls.n	8009a1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009a16:	2303      	movs	r3, #3
 8009a18:	e204      	b.n	8009e24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009a1a:	4b76      	ldr	r3, [pc, #472]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d0f0      	beq.n	8009a08 <HAL_RCC_OscConfig+0xc0>
 8009a26:	e014      	b.n	8009a52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009a28:	f7fc fbb0 	bl	800618c <HAL_GetTick>
 8009a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009a2e:	e008      	b.n	8009a42 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009a30:	f7fc fbac 	bl	800618c <HAL_GetTick>
 8009a34:	4602      	mov	r2, r0
 8009a36:	693b      	ldr	r3, [r7, #16]
 8009a38:	1ad3      	subs	r3, r2, r3
 8009a3a:	2b64      	cmp	r3, #100	; 0x64
 8009a3c:	d901      	bls.n	8009a42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009a3e:	2303      	movs	r3, #3
 8009a40:	e1f0      	b.n	8009e24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009a42:	4b6c      	ldr	r3, [pc, #432]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d1f0      	bne.n	8009a30 <HAL_RCC_OscConfig+0xe8>
 8009a4e:	e000      	b.n	8009a52 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009a50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f003 0302 	and.w	r3, r3, #2
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d063      	beq.n	8009b26 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009a5e:	4b65      	ldr	r3, [pc, #404]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 8009a60:	689b      	ldr	r3, [r3, #8]
 8009a62:	f003 030c 	and.w	r3, r3, #12
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d00b      	beq.n	8009a82 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009a6a:	4b62      	ldr	r3, [pc, #392]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 8009a6c:	689b      	ldr	r3, [r3, #8]
 8009a6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009a72:	2b08      	cmp	r3, #8
 8009a74:	d11c      	bne.n	8009ab0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009a76:	4b5f      	ldr	r3, [pc, #380]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 8009a78:	685b      	ldr	r3, [r3, #4]
 8009a7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d116      	bne.n	8009ab0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009a82:	4b5c      	ldr	r3, [pc, #368]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	f003 0302 	and.w	r3, r3, #2
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d005      	beq.n	8009a9a <HAL_RCC_OscConfig+0x152>
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	68db      	ldr	r3, [r3, #12]
 8009a92:	2b01      	cmp	r3, #1
 8009a94:	d001      	beq.n	8009a9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009a96:	2301      	movs	r3, #1
 8009a98:	e1c4      	b.n	8009e24 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a9a:	4b56      	ldr	r3, [pc, #344]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	691b      	ldr	r3, [r3, #16]
 8009aa6:	00db      	lsls	r3, r3, #3
 8009aa8:	4952      	ldr	r1, [pc, #328]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 8009aaa:	4313      	orrs	r3, r2
 8009aac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009aae:	e03a      	b.n	8009b26 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	68db      	ldr	r3, [r3, #12]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d020      	beq.n	8009afa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009ab8:	4b4f      	ldr	r3, [pc, #316]	; (8009bf8 <HAL_RCC_OscConfig+0x2b0>)
 8009aba:	2201      	movs	r2, #1
 8009abc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009abe:	f7fc fb65 	bl	800618c <HAL_GetTick>
 8009ac2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009ac4:	e008      	b.n	8009ad8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009ac6:	f7fc fb61 	bl	800618c <HAL_GetTick>
 8009aca:	4602      	mov	r2, r0
 8009acc:	693b      	ldr	r3, [r7, #16]
 8009ace:	1ad3      	subs	r3, r2, r3
 8009ad0:	2b02      	cmp	r3, #2
 8009ad2:	d901      	bls.n	8009ad8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009ad4:	2303      	movs	r3, #3
 8009ad6:	e1a5      	b.n	8009e24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009ad8:	4b46      	ldr	r3, [pc, #280]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f003 0302 	and.w	r3, r3, #2
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d0f0      	beq.n	8009ac6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009ae4:	4b43      	ldr	r3, [pc, #268]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	691b      	ldr	r3, [r3, #16]
 8009af0:	00db      	lsls	r3, r3, #3
 8009af2:	4940      	ldr	r1, [pc, #256]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 8009af4:	4313      	orrs	r3, r2
 8009af6:	600b      	str	r3, [r1, #0]
 8009af8:	e015      	b.n	8009b26 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009afa:	4b3f      	ldr	r3, [pc, #252]	; (8009bf8 <HAL_RCC_OscConfig+0x2b0>)
 8009afc:	2200      	movs	r2, #0
 8009afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b00:	f7fc fb44 	bl	800618c <HAL_GetTick>
 8009b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009b06:	e008      	b.n	8009b1a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009b08:	f7fc fb40 	bl	800618c <HAL_GetTick>
 8009b0c:	4602      	mov	r2, r0
 8009b0e:	693b      	ldr	r3, [r7, #16]
 8009b10:	1ad3      	subs	r3, r2, r3
 8009b12:	2b02      	cmp	r3, #2
 8009b14:	d901      	bls.n	8009b1a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009b16:	2303      	movs	r3, #3
 8009b18:	e184      	b.n	8009e24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009b1a:	4b36      	ldr	r3, [pc, #216]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	f003 0302 	and.w	r3, r3, #2
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d1f0      	bne.n	8009b08 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	f003 0308 	and.w	r3, r3, #8
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d030      	beq.n	8009b94 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	695b      	ldr	r3, [r3, #20]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d016      	beq.n	8009b68 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009b3a:	4b30      	ldr	r3, [pc, #192]	; (8009bfc <HAL_RCC_OscConfig+0x2b4>)
 8009b3c:	2201      	movs	r2, #1
 8009b3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009b40:	f7fc fb24 	bl	800618c <HAL_GetTick>
 8009b44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009b46:	e008      	b.n	8009b5a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009b48:	f7fc fb20 	bl	800618c <HAL_GetTick>
 8009b4c:	4602      	mov	r2, r0
 8009b4e:	693b      	ldr	r3, [r7, #16]
 8009b50:	1ad3      	subs	r3, r2, r3
 8009b52:	2b02      	cmp	r3, #2
 8009b54:	d901      	bls.n	8009b5a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009b56:	2303      	movs	r3, #3
 8009b58:	e164      	b.n	8009e24 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009b5a:	4b26      	ldr	r3, [pc, #152]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 8009b5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009b5e:	f003 0302 	and.w	r3, r3, #2
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d0f0      	beq.n	8009b48 <HAL_RCC_OscConfig+0x200>
 8009b66:	e015      	b.n	8009b94 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009b68:	4b24      	ldr	r3, [pc, #144]	; (8009bfc <HAL_RCC_OscConfig+0x2b4>)
 8009b6a:	2200      	movs	r2, #0
 8009b6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009b6e:	f7fc fb0d 	bl	800618c <HAL_GetTick>
 8009b72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009b74:	e008      	b.n	8009b88 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009b76:	f7fc fb09 	bl	800618c <HAL_GetTick>
 8009b7a:	4602      	mov	r2, r0
 8009b7c:	693b      	ldr	r3, [r7, #16]
 8009b7e:	1ad3      	subs	r3, r2, r3
 8009b80:	2b02      	cmp	r3, #2
 8009b82:	d901      	bls.n	8009b88 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009b84:	2303      	movs	r3, #3
 8009b86:	e14d      	b.n	8009e24 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009b88:	4b1a      	ldr	r3, [pc, #104]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 8009b8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009b8c:	f003 0302 	and.w	r3, r3, #2
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d1f0      	bne.n	8009b76 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f003 0304 	and.w	r3, r3, #4
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	f000 80a0 	beq.w	8009ce2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009ba6:	4b13      	ldr	r3, [pc, #76]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 8009ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009baa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d10f      	bne.n	8009bd2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	60bb      	str	r3, [r7, #8]
 8009bb6:	4b0f      	ldr	r3, [pc, #60]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 8009bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bba:	4a0e      	ldr	r2, [pc, #56]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 8009bbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009bc0:	6413      	str	r3, [r2, #64]	; 0x40
 8009bc2:	4b0c      	ldr	r3, [pc, #48]	; (8009bf4 <HAL_RCC_OscConfig+0x2ac>)
 8009bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009bca:	60bb      	str	r3, [r7, #8]
 8009bcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009bce:	2301      	movs	r3, #1
 8009bd0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009bd2:	4b0b      	ldr	r3, [pc, #44]	; (8009c00 <HAL_RCC_OscConfig+0x2b8>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d121      	bne.n	8009c22 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009bde:	4b08      	ldr	r3, [pc, #32]	; (8009c00 <HAL_RCC_OscConfig+0x2b8>)
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	4a07      	ldr	r2, [pc, #28]	; (8009c00 <HAL_RCC_OscConfig+0x2b8>)
 8009be4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009be8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009bea:	f7fc facf 	bl	800618c <HAL_GetTick>
 8009bee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009bf0:	e011      	b.n	8009c16 <HAL_RCC_OscConfig+0x2ce>
 8009bf2:	bf00      	nop
 8009bf4:	40023800 	.word	0x40023800
 8009bf8:	42470000 	.word	0x42470000
 8009bfc:	42470e80 	.word	0x42470e80
 8009c00:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009c04:	f7fc fac2 	bl	800618c <HAL_GetTick>
 8009c08:	4602      	mov	r2, r0
 8009c0a:	693b      	ldr	r3, [r7, #16]
 8009c0c:	1ad3      	subs	r3, r2, r3
 8009c0e:	2b02      	cmp	r3, #2
 8009c10:	d901      	bls.n	8009c16 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8009c12:	2303      	movs	r3, #3
 8009c14:	e106      	b.n	8009e24 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009c16:	4b85      	ldr	r3, [pc, #532]	; (8009e2c <HAL_RCC_OscConfig+0x4e4>)
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d0f0      	beq.n	8009c04 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	689b      	ldr	r3, [r3, #8]
 8009c26:	2b01      	cmp	r3, #1
 8009c28:	d106      	bne.n	8009c38 <HAL_RCC_OscConfig+0x2f0>
 8009c2a:	4b81      	ldr	r3, [pc, #516]	; (8009e30 <HAL_RCC_OscConfig+0x4e8>)
 8009c2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c2e:	4a80      	ldr	r2, [pc, #512]	; (8009e30 <HAL_RCC_OscConfig+0x4e8>)
 8009c30:	f043 0301 	orr.w	r3, r3, #1
 8009c34:	6713      	str	r3, [r2, #112]	; 0x70
 8009c36:	e01c      	b.n	8009c72 <HAL_RCC_OscConfig+0x32a>
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	689b      	ldr	r3, [r3, #8]
 8009c3c:	2b05      	cmp	r3, #5
 8009c3e:	d10c      	bne.n	8009c5a <HAL_RCC_OscConfig+0x312>
 8009c40:	4b7b      	ldr	r3, [pc, #492]	; (8009e30 <HAL_RCC_OscConfig+0x4e8>)
 8009c42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c44:	4a7a      	ldr	r2, [pc, #488]	; (8009e30 <HAL_RCC_OscConfig+0x4e8>)
 8009c46:	f043 0304 	orr.w	r3, r3, #4
 8009c4a:	6713      	str	r3, [r2, #112]	; 0x70
 8009c4c:	4b78      	ldr	r3, [pc, #480]	; (8009e30 <HAL_RCC_OscConfig+0x4e8>)
 8009c4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c50:	4a77      	ldr	r2, [pc, #476]	; (8009e30 <HAL_RCC_OscConfig+0x4e8>)
 8009c52:	f043 0301 	orr.w	r3, r3, #1
 8009c56:	6713      	str	r3, [r2, #112]	; 0x70
 8009c58:	e00b      	b.n	8009c72 <HAL_RCC_OscConfig+0x32a>
 8009c5a:	4b75      	ldr	r3, [pc, #468]	; (8009e30 <HAL_RCC_OscConfig+0x4e8>)
 8009c5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c5e:	4a74      	ldr	r2, [pc, #464]	; (8009e30 <HAL_RCC_OscConfig+0x4e8>)
 8009c60:	f023 0301 	bic.w	r3, r3, #1
 8009c64:	6713      	str	r3, [r2, #112]	; 0x70
 8009c66:	4b72      	ldr	r3, [pc, #456]	; (8009e30 <HAL_RCC_OscConfig+0x4e8>)
 8009c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c6a:	4a71      	ldr	r2, [pc, #452]	; (8009e30 <HAL_RCC_OscConfig+0x4e8>)
 8009c6c:	f023 0304 	bic.w	r3, r3, #4
 8009c70:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	689b      	ldr	r3, [r3, #8]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d015      	beq.n	8009ca6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c7a:	f7fc fa87 	bl	800618c <HAL_GetTick>
 8009c7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009c80:	e00a      	b.n	8009c98 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009c82:	f7fc fa83 	bl	800618c <HAL_GetTick>
 8009c86:	4602      	mov	r2, r0
 8009c88:	693b      	ldr	r3, [r7, #16]
 8009c8a:	1ad3      	subs	r3, r2, r3
 8009c8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c90:	4293      	cmp	r3, r2
 8009c92:	d901      	bls.n	8009c98 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8009c94:	2303      	movs	r3, #3
 8009c96:	e0c5      	b.n	8009e24 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009c98:	4b65      	ldr	r3, [pc, #404]	; (8009e30 <HAL_RCC_OscConfig+0x4e8>)
 8009c9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c9c:	f003 0302 	and.w	r3, r3, #2
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d0ee      	beq.n	8009c82 <HAL_RCC_OscConfig+0x33a>
 8009ca4:	e014      	b.n	8009cd0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009ca6:	f7fc fa71 	bl	800618c <HAL_GetTick>
 8009caa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009cac:	e00a      	b.n	8009cc4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009cae:	f7fc fa6d 	bl	800618c <HAL_GetTick>
 8009cb2:	4602      	mov	r2, r0
 8009cb4:	693b      	ldr	r3, [r7, #16]
 8009cb6:	1ad3      	subs	r3, r2, r3
 8009cb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8009cbc:	4293      	cmp	r3, r2
 8009cbe:	d901      	bls.n	8009cc4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8009cc0:	2303      	movs	r3, #3
 8009cc2:	e0af      	b.n	8009e24 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009cc4:	4b5a      	ldr	r3, [pc, #360]	; (8009e30 <HAL_RCC_OscConfig+0x4e8>)
 8009cc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cc8:	f003 0302 	and.w	r3, r3, #2
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d1ee      	bne.n	8009cae <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009cd0:	7dfb      	ldrb	r3, [r7, #23]
 8009cd2:	2b01      	cmp	r3, #1
 8009cd4:	d105      	bne.n	8009ce2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009cd6:	4b56      	ldr	r3, [pc, #344]	; (8009e30 <HAL_RCC_OscConfig+0x4e8>)
 8009cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cda:	4a55      	ldr	r2, [pc, #340]	; (8009e30 <HAL_RCC_OscConfig+0x4e8>)
 8009cdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009ce0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	699b      	ldr	r3, [r3, #24]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	f000 809b 	beq.w	8009e22 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009cec:	4b50      	ldr	r3, [pc, #320]	; (8009e30 <HAL_RCC_OscConfig+0x4e8>)
 8009cee:	689b      	ldr	r3, [r3, #8]
 8009cf0:	f003 030c 	and.w	r3, r3, #12
 8009cf4:	2b08      	cmp	r3, #8
 8009cf6:	d05c      	beq.n	8009db2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	699b      	ldr	r3, [r3, #24]
 8009cfc:	2b02      	cmp	r3, #2
 8009cfe:	d141      	bne.n	8009d84 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009d00:	4b4c      	ldr	r3, [pc, #304]	; (8009e34 <HAL_RCC_OscConfig+0x4ec>)
 8009d02:	2200      	movs	r2, #0
 8009d04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009d06:	f7fc fa41 	bl	800618c <HAL_GetTick>
 8009d0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009d0c:	e008      	b.n	8009d20 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009d0e:	f7fc fa3d 	bl	800618c <HAL_GetTick>
 8009d12:	4602      	mov	r2, r0
 8009d14:	693b      	ldr	r3, [r7, #16]
 8009d16:	1ad3      	subs	r3, r2, r3
 8009d18:	2b02      	cmp	r3, #2
 8009d1a:	d901      	bls.n	8009d20 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8009d1c:	2303      	movs	r3, #3
 8009d1e:	e081      	b.n	8009e24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009d20:	4b43      	ldr	r3, [pc, #268]	; (8009e30 <HAL_RCC_OscConfig+0x4e8>)
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d1f0      	bne.n	8009d0e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	69da      	ldr	r2, [r3, #28]
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	6a1b      	ldr	r3, [r3, #32]
 8009d34:	431a      	orrs	r2, r3
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d3a:	019b      	lsls	r3, r3, #6
 8009d3c:	431a      	orrs	r2, r3
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d42:	085b      	lsrs	r3, r3, #1
 8009d44:	3b01      	subs	r3, #1
 8009d46:	041b      	lsls	r3, r3, #16
 8009d48:	431a      	orrs	r2, r3
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d4e:	061b      	lsls	r3, r3, #24
 8009d50:	4937      	ldr	r1, [pc, #220]	; (8009e30 <HAL_RCC_OscConfig+0x4e8>)
 8009d52:	4313      	orrs	r3, r2
 8009d54:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009d56:	4b37      	ldr	r3, [pc, #220]	; (8009e34 <HAL_RCC_OscConfig+0x4ec>)
 8009d58:	2201      	movs	r2, #1
 8009d5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009d5c:	f7fc fa16 	bl	800618c <HAL_GetTick>
 8009d60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009d62:	e008      	b.n	8009d76 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009d64:	f7fc fa12 	bl	800618c <HAL_GetTick>
 8009d68:	4602      	mov	r2, r0
 8009d6a:	693b      	ldr	r3, [r7, #16]
 8009d6c:	1ad3      	subs	r3, r2, r3
 8009d6e:	2b02      	cmp	r3, #2
 8009d70:	d901      	bls.n	8009d76 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8009d72:	2303      	movs	r3, #3
 8009d74:	e056      	b.n	8009e24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009d76:	4b2e      	ldr	r3, [pc, #184]	; (8009e30 <HAL_RCC_OscConfig+0x4e8>)
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d0f0      	beq.n	8009d64 <HAL_RCC_OscConfig+0x41c>
 8009d82:	e04e      	b.n	8009e22 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009d84:	4b2b      	ldr	r3, [pc, #172]	; (8009e34 <HAL_RCC_OscConfig+0x4ec>)
 8009d86:	2200      	movs	r2, #0
 8009d88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009d8a:	f7fc f9ff 	bl	800618c <HAL_GetTick>
 8009d8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009d90:	e008      	b.n	8009da4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009d92:	f7fc f9fb 	bl	800618c <HAL_GetTick>
 8009d96:	4602      	mov	r2, r0
 8009d98:	693b      	ldr	r3, [r7, #16]
 8009d9a:	1ad3      	subs	r3, r2, r3
 8009d9c:	2b02      	cmp	r3, #2
 8009d9e:	d901      	bls.n	8009da4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009da0:	2303      	movs	r3, #3
 8009da2:	e03f      	b.n	8009e24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009da4:	4b22      	ldr	r3, [pc, #136]	; (8009e30 <HAL_RCC_OscConfig+0x4e8>)
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d1f0      	bne.n	8009d92 <HAL_RCC_OscConfig+0x44a>
 8009db0:	e037      	b.n	8009e22 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	699b      	ldr	r3, [r3, #24]
 8009db6:	2b01      	cmp	r3, #1
 8009db8:	d101      	bne.n	8009dbe <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8009dba:	2301      	movs	r3, #1
 8009dbc:	e032      	b.n	8009e24 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009dbe:	4b1c      	ldr	r3, [pc, #112]	; (8009e30 <HAL_RCC_OscConfig+0x4e8>)
 8009dc0:	685b      	ldr	r3, [r3, #4]
 8009dc2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	699b      	ldr	r3, [r3, #24]
 8009dc8:	2b01      	cmp	r3, #1
 8009dca:	d028      	beq.n	8009e1e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009dd6:	429a      	cmp	r2, r3
 8009dd8:	d121      	bne.n	8009e1e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009de4:	429a      	cmp	r2, r3
 8009de6:	d11a      	bne.n	8009e1e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009de8:	68fa      	ldr	r2, [r7, #12]
 8009dea:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009dee:	4013      	ands	r3, r2
 8009df0:	687a      	ldr	r2, [r7, #4]
 8009df2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009df4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009df6:	4293      	cmp	r3, r2
 8009df8:	d111      	bne.n	8009e1e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e04:	085b      	lsrs	r3, r3, #1
 8009e06:	3b01      	subs	r3, #1
 8009e08:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009e0a:	429a      	cmp	r2, r3
 8009e0c:	d107      	bne.n	8009e1e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e18:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009e1a:	429a      	cmp	r2, r3
 8009e1c:	d001      	beq.n	8009e22 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8009e1e:	2301      	movs	r3, #1
 8009e20:	e000      	b.n	8009e24 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8009e22:	2300      	movs	r3, #0
}
 8009e24:	4618      	mov	r0, r3
 8009e26:	3718      	adds	r7, #24
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	bd80      	pop	{r7, pc}
 8009e2c:	40007000 	.word	0x40007000
 8009e30:	40023800 	.word	0x40023800
 8009e34:	42470060 	.word	0x42470060

08009e38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	b084      	sub	sp, #16
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
 8009e40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d101      	bne.n	8009e4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009e48:	2301      	movs	r3, #1
 8009e4a:	e0cc      	b.n	8009fe6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009e4c:	4b68      	ldr	r3, [pc, #416]	; (8009ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	f003 0307 	and.w	r3, r3, #7
 8009e54:	683a      	ldr	r2, [r7, #0]
 8009e56:	429a      	cmp	r2, r3
 8009e58:	d90c      	bls.n	8009e74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009e5a:	4b65      	ldr	r3, [pc, #404]	; (8009ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8009e5c:	683a      	ldr	r2, [r7, #0]
 8009e5e:	b2d2      	uxtb	r2, r2
 8009e60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009e62:	4b63      	ldr	r3, [pc, #396]	; (8009ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	f003 0307 	and.w	r3, r3, #7
 8009e6a:	683a      	ldr	r2, [r7, #0]
 8009e6c:	429a      	cmp	r2, r3
 8009e6e:	d001      	beq.n	8009e74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009e70:	2301      	movs	r3, #1
 8009e72:	e0b8      	b.n	8009fe6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	f003 0302 	and.w	r3, r3, #2
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d020      	beq.n	8009ec2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	f003 0304 	and.w	r3, r3, #4
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d005      	beq.n	8009e98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009e8c:	4b59      	ldr	r3, [pc, #356]	; (8009ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8009e8e:	689b      	ldr	r3, [r3, #8]
 8009e90:	4a58      	ldr	r2, [pc, #352]	; (8009ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8009e92:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009e96:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	f003 0308 	and.w	r3, r3, #8
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d005      	beq.n	8009eb0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009ea4:	4b53      	ldr	r3, [pc, #332]	; (8009ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8009ea6:	689b      	ldr	r3, [r3, #8]
 8009ea8:	4a52      	ldr	r2, [pc, #328]	; (8009ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8009eaa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009eae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009eb0:	4b50      	ldr	r3, [pc, #320]	; (8009ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8009eb2:	689b      	ldr	r3, [r3, #8]
 8009eb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	689b      	ldr	r3, [r3, #8]
 8009ebc:	494d      	ldr	r1, [pc, #308]	; (8009ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8009ebe:	4313      	orrs	r3, r2
 8009ec0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	f003 0301 	and.w	r3, r3, #1
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d044      	beq.n	8009f58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	685b      	ldr	r3, [r3, #4]
 8009ed2:	2b01      	cmp	r3, #1
 8009ed4:	d107      	bne.n	8009ee6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009ed6:	4b47      	ldr	r3, [pc, #284]	; (8009ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d119      	bne.n	8009f16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009ee2:	2301      	movs	r3, #1
 8009ee4:	e07f      	b.n	8009fe6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	685b      	ldr	r3, [r3, #4]
 8009eea:	2b02      	cmp	r3, #2
 8009eec:	d003      	beq.n	8009ef6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009ef2:	2b03      	cmp	r3, #3
 8009ef4:	d107      	bne.n	8009f06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009ef6:	4b3f      	ldr	r3, [pc, #252]	; (8009ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d109      	bne.n	8009f16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009f02:	2301      	movs	r3, #1
 8009f04:	e06f      	b.n	8009fe6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009f06:	4b3b      	ldr	r3, [pc, #236]	; (8009ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	f003 0302 	and.w	r3, r3, #2
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d101      	bne.n	8009f16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009f12:	2301      	movs	r3, #1
 8009f14:	e067      	b.n	8009fe6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009f16:	4b37      	ldr	r3, [pc, #220]	; (8009ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8009f18:	689b      	ldr	r3, [r3, #8]
 8009f1a:	f023 0203 	bic.w	r2, r3, #3
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	685b      	ldr	r3, [r3, #4]
 8009f22:	4934      	ldr	r1, [pc, #208]	; (8009ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8009f24:	4313      	orrs	r3, r2
 8009f26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009f28:	f7fc f930 	bl	800618c <HAL_GetTick>
 8009f2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009f2e:	e00a      	b.n	8009f46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009f30:	f7fc f92c 	bl	800618c <HAL_GetTick>
 8009f34:	4602      	mov	r2, r0
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	1ad3      	subs	r3, r2, r3
 8009f3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f3e:	4293      	cmp	r3, r2
 8009f40:	d901      	bls.n	8009f46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009f42:	2303      	movs	r3, #3
 8009f44:	e04f      	b.n	8009fe6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009f46:	4b2b      	ldr	r3, [pc, #172]	; (8009ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8009f48:	689b      	ldr	r3, [r3, #8]
 8009f4a:	f003 020c 	and.w	r2, r3, #12
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	685b      	ldr	r3, [r3, #4]
 8009f52:	009b      	lsls	r3, r3, #2
 8009f54:	429a      	cmp	r2, r3
 8009f56:	d1eb      	bne.n	8009f30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009f58:	4b25      	ldr	r3, [pc, #148]	; (8009ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	f003 0307 	and.w	r3, r3, #7
 8009f60:	683a      	ldr	r2, [r7, #0]
 8009f62:	429a      	cmp	r2, r3
 8009f64:	d20c      	bcs.n	8009f80 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009f66:	4b22      	ldr	r3, [pc, #136]	; (8009ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8009f68:	683a      	ldr	r2, [r7, #0]
 8009f6a:	b2d2      	uxtb	r2, r2
 8009f6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009f6e:	4b20      	ldr	r3, [pc, #128]	; (8009ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	f003 0307 	and.w	r3, r3, #7
 8009f76:	683a      	ldr	r2, [r7, #0]
 8009f78:	429a      	cmp	r2, r3
 8009f7a:	d001      	beq.n	8009f80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	e032      	b.n	8009fe6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	f003 0304 	and.w	r3, r3, #4
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d008      	beq.n	8009f9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009f8c:	4b19      	ldr	r3, [pc, #100]	; (8009ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8009f8e:	689b      	ldr	r3, [r3, #8]
 8009f90:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	68db      	ldr	r3, [r3, #12]
 8009f98:	4916      	ldr	r1, [pc, #88]	; (8009ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8009f9a:	4313      	orrs	r3, r2
 8009f9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	f003 0308 	and.w	r3, r3, #8
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d009      	beq.n	8009fbe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009faa:	4b12      	ldr	r3, [pc, #72]	; (8009ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8009fac:	689b      	ldr	r3, [r3, #8]
 8009fae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	691b      	ldr	r3, [r3, #16]
 8009fb6:	00db      	lsls	r3, r3, #3
 8009fb8:	490e      	ldr	r1, [pc, #56]	; (8009ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8009fba:	4313      	orrs	r3, r2
 8009fbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009fbe:	f000 f821 	bl	800a004 <HAL_RCC_GetSysClockFreq>
 8009fc2:	4602      	mov	r2, r0
 8009fc4:	4b0b      	ldr	r3, [pc, #44]	; (8009ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8009fc6:	689b      	ldr	r3, [r3, #8]
 8009fc8:	091b      	lsrs	r3, r3, #4
 8009fca:	f003 030f 	and.w	r3, r3, #15
 8009fce:	490a      	ldr	r1, [pc, #40]	; (8009ff8 <HAL_RCC_ClockConfig+0x1c0>)
 8009fd0:	5ccb      	ldrb	r3, [r1, r3]
 8009fd2:	fa22 f303 	lsr.w	r3, r2, r3
 8009fd6:	4a09      	ldr	r2, [pc, #36]	; (8009ffc <HAL_RCC_ClockConfig+0x1c4>)
 8009fd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009fda:	4b09      	ldr	r3, [pc, #36]	; (800a000 <HAL_RCC_ClockConfig+0x1c8>)
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	4618      	mov	r0, r3
 8009fe0:	f7fc f890 	bl	8006104 <HAL_InitTick>

  return HAL_OK;
 8009fe4:	2300      	movs	r3, #0
}
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	3710      	adds	r7, #16
 8009fea:	46bd      	mov	sp, r7
 8009fec:	bd80      	pop	{r7, pc}
 8009fee:	bf00      	nop
 8009ff0:	40023c00 	.word	0x40023c00
 8009ff4:	40023800 	.word	0x40023800
 8009ff8:	08018b28 	.word	0x08018b28
 8009ffc:	20000004 	.word	0x20000004
 800a000:	20000008 	.word	0x20000008

0800a004 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a004:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800a008:	b084      	sub	sp, #16
 800a00a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800a00c:	2300      	movs	r3, #0
 800a00e:	607b      	str	r3, [r7, #4]
 800a010:	2300      	movs	r3, #0
 800a012:	60fb      	str	r3, [r7, #12]
 800a014:	2300      	movs	r3, #0
 800a016:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800a018:	2300      	movs	r3, #0
 800a01a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a01c:	4b67      	ldr	r3, [pc, #412]	; (800a1bc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a01e:	689b      	ldr	r3, [r3, #8]
 800a020:	f003 030c 	and.w	r3, r3, #12
 800a024:	2b08      	cmp	r3, #8
 800a026:	d00d      	beq.n	800a044 <HAL_RCC_GetSysClockFreq+0x40>
 800a028:	2b08      	cmp	r3, #8
 800a02a:	f200 80bd 	bhi.w	800a1a8 <HAL_RCC_GetSysClockFreq+0x1a4>
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d002      	beq.n	800a038 <HAL_RCC_GetSysClockFreq+0x34>
 800a032:	2b04      	cmp	r3, #4
 800a034:	d003      	beq.n	800a03e <HAL_RCC_GetSysClockFreq+0x3a>
 800a036:	e0b7      	b.n	800a1a8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a038:	4b61      	ldr	r3, [pc, #388]	; (800a1c0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800a03a:	60bb      	str	r3, [r7, #8]
       break;
 800a03c:	e0b7      	b.n	800a1ae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a03e:	4b60      	ldr	r3, [pc, #384]	; (800a1c0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800a040:	60bb      	str	r3, [r7, #8]
      break;
 800a042:	e0b4      	b.n	800a1ae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a044:	4b5d      	ldr	r3, [pc, #372]	; (800a1bc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a046:	685b      	ldr	r3, [r3, #4]
 800a048:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a04c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a04e:	4b5b      	ldr	r3, [pc, #364]	; (800a1bc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a050:	685b      	ldr	r3, [r3, #4]
 800a052:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a056:	2b00      	cmp	r3, #0
 800a058:	d04d      	beq.n	800a0f6 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a05a:	4b58      	ldr	r3, [pc, #352]	; (800a1bc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a05c:	685b      	ldr	r3, [r3, #4]
 800a05e:	099b      	lsrs	r3, r3, #6
 800a060:	461a      	mov	r2, r3
 800a062:	f04f 0300 	mov.w	r3, #0
 800a066:	f240 10ff 	movw	r0, #511	; 0x1ff
 800a06a:	f04f 0100 	mov.w	r1, #0
 800a06e:	ea02 0800 	and.w	r8, r2, r0
 800a072:	ea03 0901 	and.w	r9, r3, r1
 800a076:	4640      	mov	r0, r8
 800a078:	4649      	mov	r1, r9
 800a07a:	f04f 0200 	mov.w	r2, #0
 800a07e:	f04f 0300 	mov.w	r3, #0
 800a082:	014b      	lsls	r3, r1, #5
 800a084:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800a088:	0142      	lsls	r2, r0, #5
 800a08a:	4610      	mov	r0, r2
 800a08c:	4619      	mov	r1, r3
 800a08e:	ebb0 0008 	subs.w	r0, r0, r8
 800a092:	eb61 0109 	sbc.w	r1, r1, r9
 800a096:	f04f 0200 	mov.w	r2, #0
 800a09a:	f04f 0300 	mov.w	r3, #0
 800a09e:	018b      	lsls	r3, r1, #6
 800a0a0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800a0a4:	0182      	lsls	r2, r0, #6
 800a0a6:	1a12      	subs	r2, r2, r0
 800a0a8:	eb63 0301 	sbc.w	r3, r3, r1
 800a0ac:	f04f 0000 	mov.w	r0, #0
 800a0b0:	f04f 0100 	mov.w	r1, #0
 800a0b4:	00d9      	lsls	r1, r3, #3
 800a0b6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a0ba:	00d0      	lsls	r0, r2, #3
 800a0bc:	4602      	mov	r2, r0
 800a0be:	460b      	mov	r3, r1
 800a0c0:	eb12 0208 	adds.w	r2, r2, r8
 800a0c4:	eb43 0309 	adc.w	r3, r3, r9
 800a0c8:	f04f 0000 	mov.w	r0, #0
 800a0cc:	f04f 0100 	mov.w	r1, #0
 800a0d0:	0299      	lsls	r1, r3, #10
 800a0d2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800a0d6:	0290      	lsls	r0, r2, #10
 800a0d8:	4602      	mov	r2, r0
 800a0da:	460b      	mov	r3, r1
 800a0dc:	4610      	mov	r0, r2
 800a0de:	4619      	mov	r1, r3
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	461a      	mov	r2, r3
 800a0e4:	f04f 0300 	mov.w	r3, #0
 800a0e8:	f7f6 fdce 	bl	8000c88 <__aeabi_uldivmod>
 800a0ec:	4602      	mov	r2, r0
 800a0ee:	460b      	mov	r3, r1
 800a0f0:	4613      	mov	r3, r2
 800a0f2:	60fb      	str	r3, [r7, #12]
 800a0f4:	e04a      	b.n	800a18c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a0f6:	4b31      	ldr	r3, [pc, #196]	; (800a1bc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a0f8:	685b      	ldr	r3, [r3, #4]
 800a0fa:	099b      	lsrs	r3, r3, #6
 800a0fc:	461a      	mov	r2, r3
 800a0fe:	f04f 0300 	mov.w	r3, #0
 800a102:	f240 10ff 	movw	r0, #511	; 0x1ff
 800a106:	f04f 0100 	mov.w	r1, #0
 800a10a:	ea02 0400 	and.w	r4, r2, r0
 800a10e:	ea03 0501 	and.w	r5, r3, r1
 800a112:	4620      	mov	r0, r4
 800a114:	4629      	mov	r1, r5
 800a116:	f04f 0200 	mov.w	r2, #0
 800a11a:	f04f 0300 	mov.w	r3, #0
 800a11e:	014b      	lsls	r3, r1, #5
 800a120:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800a124:	0142      	lsls	r2, r0, #5
 800a126:	4610      	mov	r0, r2
 800a128:	4619      	mov	r1, r3
 800a12a:	1b00      	subs	r0, r0, r4
 800a12c:	eb61 0105 	sbc.w	r1, r1, r5
 800a130:	f04f 0200 	mov.w	r2, #0
 800a134:	f04f 0300 	mov.w	r3, #0
 800a138:	018b      	lsls	r3, r1, #6
 800a13a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800a13e:	0182      	lsls	r2, r0, #6
 800a140:	1a12      	subs	r2, r2, r0
 800a142:	eb63 0301 	sbc.w	r3, r3, r1
 800a146:	f04f 0000 	mov.w	r0, #0
 800a14a:	f04f 0100 	mov.w	r1, #0
 800a14e:	00d9      	lsls	r1, r3, #3
 800a150:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a154:	00d0      	lsls	r0, r2, #3
 800a156:	4602      	mov	r2, r0
 800a158:	460b      	mov	r3, r1
 800a15a:	1912      	adds	r2, r2, r4
 800a15c:	eb45 0303 	adc.w	r3, r5, r3
 800a160:	f04f 0000 	mov.w	r0, #0
 800a164:	f04f 0100 	mov.w	r1, #0
 800a168:	0299      	lsls	r1, r3, #10
 800a16a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800a16e:	0290      	lsls	r0, r2, #10
 800a170:	4602      	mov	r2, r0
 800a172:	460b      	mov	r3, r1
 800a174:	4610      	mov	r0, r2
 800a176:	4619      	mov	r1, r3
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	461a      	mov	r2, r3
 800a17c:	f04f 0300 	mov.w	r3, #0
 800a180:	f7f6 fd82 	bl	8000c88 <__aeabi_uldivmod>
 800a184:	4602      	mov	r2, r0
 800a186:	460b      	mov	r3, r1
 800a188:	4613      	mov	r3, r2
 800a18a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a18c:	4b0b      	ldr	r3, [pc, #44]	; (800a1bc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a18e:	685b      	ldr	r3, [r3, #4]
 800a190:	0c1b      	lsrs	r3, r3, #16
 800a192:	f003 0303 	and.w	r3, r3, #3
 800a196:	3301      	adds	r3, #1
 800a198:	005b      	lsls	r3, r3, #1
 800a19a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800a19c:	68fa      	ldr	r2, [r7, #12]
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a1a4:	60bb      	str	r3, [r7, #8]
      break;
 800a1a6:	e002      	b.n	800a1ae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a1a8:	4b05      	ldr	r3, [pc, #20]	; (800a1c0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800a1aa:	60bb      	str	r3, [r7, #8]
      break;
 800a1ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a1ae:	68bb      	ldr	r3, [r7, #8]
}
 800a1b0:	4618      	mov	r0, r3
 800a1b2:	3710      	adds	r7, #16
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800a1ba:	bf00      	nop
 800a1bc:	40023800 	.word	0x40023800
 800a1c0:	00f42400 	.word	0x00f42400

0800a1c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a1c4:	b480      	push	{r7}
 800a1c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a1c8:	4b03      	ldr	r3, [pc, #12]	; (800a1d8 <HAL_RCC_GetHCLKFreq+0x14>)
 800a1ca:	681b      	ldr	r3, [r3, #0]
}
 800a1cc:	4618      	mov	r0, r3
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d4:	4770      	bx	lr
 800a1d6:	bf00      	nop
 800a1d8:	20000004 	.word	0x20000004

0800a1dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a1e0:	f7ff fff0 	bl	800a1c4 <HAL_RCC_GetHCLKFreq>
 800a1e4:	4602      	mov	r2, r0
 800a1e6:	4b05      	ldr	r3, [pc, #20]	; (800a1fc <HAL_RCC_GetPCLK1Freq+0x20>)
 800a1e8:	689b      	ldr	r3, [r3, #8]
 800a1ea:	0a9b      	lsrs	r3, r3, #10
 800a1ec:	f003 0307 	and.w	r3, r3, #7
 800a1f0:	4903      	ldr	r1, [pc, #12]	; (800a200 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a1f2:	5ccb      	ldrb	r3, [r1, r3]
 800a1f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	bd80      	pop	{r7, pc}
 800a1fc:	40023800 	.word	0x40023800
 800a200:	08018b38 	.word	0x08018b38

0800a204 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a204:	b580      	push	{r7, lr}
 800a206:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a208:	f7ff ffdc 	bl	800a1c4 <HAL_RCC_GetHCLKFreq>
 800a20c:	4602      	mov	r2, r0
 800a20e:	4b05      	ldr	r3, [pc, #20]	; (800a224 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a210:	689b      	ldr	r3, [r3, #8]
 800a212:	0b5b      	lsrs	r3, r3, #13
 800a214:	f003 0307 	and.w	r3, r3, #7
 800a218:	4903      	ldr	r1, [pc, #12]	; (800a228 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a21a:	5ccb      	ldrb	r3, [r1, r3]
 800a21c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a220:	4618      	mov	r0, r3
 800a222:	bd80      	pop	{r7, pc}
 800a224:	40023800 	.word	0x40023800
 800a228:	08018b38 	.word	0x08018b38

0800a22c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b082      	sub	sp, #8
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d101      	bne.n	800a23e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a23a:	2301      	movs	r3, #1
 800a23c:	e07b      	b.n	800a336 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a242:	2b00      	cmp	r3, #0
 800a244:	d108      	bne.n	800a258 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	685b      	ldr	r3, [r3, #4]
 800a24a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a24e:	d009      	beq.n	800a264 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2200      	movs	r2, #0
 800a254:	61da      	str	r2, [r3, #28]
 800a256:	e005      	b.n	800a264 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	2200      	movs	r2, #0
 800a25c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	2200      	movs	r2, #0
 800a262:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2200      	movs	r2, #0
 800a268:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a270:	b2db      	uxtb	r3, r3
 800a272:	2b00      	cmp	r3, #0
 800a274:	d106      	bne.n	800a284 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	2200      	movs	r2, #0
 800a27a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a27e:	6878      	ldr	r0, [r7, #4]
 800a280:	f7f8 ff76 	bl	8003170 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	2202      	movs	r2, #2
 800a288:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	681a      	ldr	r2, [r3, #0]
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a29a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	685b      	ldr	r3, [r3, #4]
 800a2a0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	689b      	ldr	r3, [r3, #8]
 800a2a8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800a2ac:	431a      	orrs	r2, r3
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	68db      	ldr	r3, [r3, #12]
 800a2b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a2b6:	431a      	orrs	r2, r3
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	691b      	ldr	r3, [r3, #16]
 800a2bc:	f003 0302 	and.w	r3, r3, #2
 800a2c0:	431a      	orrs	r2, r3
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	695b      	ldr	r3, [r3, #20]
 800a2c6:	f003 0301 	and.w	r3, r3, #1
 800a2ca:	431a      	orrs	r2, r3
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	699b      	ldr	r3, [r3, #24]
 800a2d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a2d4:	431a      	orrs	r2, r3
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	69db      	ldr	r3, [r3, #28]
 800a2da:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a2de:	431a      	orrs	r2, r3
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	6a1b      	ldr	r3, [r3, #32]
 800a2e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a2e8:	ea42 0103 	orr.w	r1, r2, r3
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2f0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	430a      	orrs	r2, r1
 800a2fa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	699b      	ldr	r3, [r3, #24]
 800a300:	0c1b      	lsrs	r3, r3, #16
 800a302:	f003 0104 	and.w	r1, r3, #4
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a30a:	f003 0210 	and.w	r2, r3, #16
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	430a      	orrs	r2, r1
 800a314:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	69da      	ldr	r2, [r3, #28]
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a324:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	2200      	movs	r2, #0
 800a32a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	2201      	movs	r2, #1
 800a330:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800a334:	2300      	movs	r3, #0
}
 800a336:	4618      	mov	r0, r3
 800a338:	3708      	adds	r7, #8
 800a33a:	46bd      	mov	sp, r7
 800a33c:	bd80      	pop	{r7, pc}

0800a33e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800a33e:	b580      	push	{r7, lr}
 800a340:	b08c      	sub	sp, #48	; 0x30
 800a342:	af00      	add	r7, sp, #0
 800a344:	60f8      	str	r0, [r7, #12]
 800a346:	60b9      	str	r1, [r7, #8]
 800a348:	607a      	str	r2, [r7, #4]
 800a34a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a34c:	2301      	movs	r3, #1
 800a34e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800a350:	2300      	movs	r3, #0
 800a352:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a35c:	2b01      	cmp	r3, #1
 800a35e:	d101      	bne.n	800a364 <HAL_SPI_TransmitReceive+0x26>
 800a360:	2302      	movs	r3, #2
 800a362:	e18a      	b.n	800a67a <HAL_SPI_TransmitReceive+0x33c>
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	2201      	movs	r2, #1
 800a368:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a36c:	f7fb ff0e 	bl	800618c <HAL_GetTick>
 800a370:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a378:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	685b      	ldr	r3, [r3, #4]
 800a380:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800a382:	887b      	ldrh	r3, [r7, #2]
 800a384:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a386:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a38a:	2b01      	cmp	r3, #1
 800a38c:	d00f      	beq.n	800a3ae <HAL_SPI_TransmitReceive+0x70>
 800a38e:	69fb      	ldr	r3, [r7, #28]
 800a390:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a394:	d107      	bne.n	800a3a6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	689b      	ldr	r3, [r3, #8]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d103      	bne.n	800a3a6 <HAL_SPI_TransmitReceive+0x68>
 800a39e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a3a2:	2b04      	cmp	r3, #4
 800a3a4:	d003      	beq.n	800a3ae <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800a3a6:	2302      	movs	r3, #2
 800a3a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a3ac:	e15b      	b.n	800a666 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a3ae:	68bb      	ldr	r3, [r7, #8]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d005      	beq.n	800a3c0 <HAL_SPI_TransmitReceive+0x82>
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d002      	beq.n	800a3c0 <HAL_SPI_TransmitReceive+0x82>
 800a3ba:	887b      	ldrh	r3, [r7, #2]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d103      	bne.n	800a3c8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800a3c0:	2301      	movs	r3, #1
 800a3c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a3c6:	e14e      	b.n	800a666 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a3ce:	b2db      	uxtb	r3, r3
 800a3d0:	2b04      	cmp	r3, #4
 800a3d2:	d003      	beq.n	800a3dc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	2205      	movs	r2, #5
 800a3d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	2200      	movs	r2, #0
 800a3e0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	687a      	ldr	r2, [r7, #4]
 800a3e6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	887a      	ldrh	r2, [r7, #2]
 800a3ec:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	887a      	ldrh	r2, [r7, #2]
 800a3f2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	68ba      	ldr	r2, [r7, #8]
 800a3f8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	887a      	ldrh	r2, [r7, #2]
 800a3fe:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	887a      	ldrh	r2, [r7, #2]
 800a404:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	2200      	movs	r2, #0
 800a40a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	2200      	movs	r2, #0
 800a410:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a41c:	2b40      	cmp	r3, #64	; 0x40
 800a41e:	d007      	beq.n	800a430 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	681a      	ldr	r2, [r3, #0]
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a42e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	68db      	ldr	r3, [r3, #12]
 800a434:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a438:	d178      	bne.n	800a52c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	685b      	ldr	r3, [r3, #4]
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d002      	beq.n	800a448 <HAL_SPI_TransmitReceive+0x10a>
 800a442:	8b7b      	ldrh	r3, [r7, #26]
 800a444:	2b01      	cmp	r3, #1
 800a446:	d166      	bne.n	800a516 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a44c:	881a      	ldrh	r2, [r3, #0]
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a458:	1c9a      	adds	r2, r3, #2
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a462:	b29b      	uxth	r3, r3
 800a464:	3b01      	subs	r3, #1
 800a466:	b29a      	uxth	r2, r3
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a46c:	e053      	b.n	800a516 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	689b      	ldr	r3, [r3, #8]
 800a474:	f003 0302 	and.w	r3, r3, #2
 800a478:	2b02      	cmp	r3, #2
 800a47a:	d11b      	bne.n	800a4b4 <HAL_SPI_TransmitReceive+0x176>
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a480:	b29b      	uxth	r3, r3
 800a482:	2b00      	cmp	r3, #0
 800a484:	d016      	beq.n	800a4b4 <HAL_SPI_TransmitReceive+0x176>
 800a486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a488:	2b01      	cmp	r3, #1
 800a48a:	d113      	bne.n	800a4b4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a490:	881a      	ldrh	r2, [r3, #0]
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a49c:	1c9a      	adds	r2, r3, #2
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a4a6:	b29b      	uxth	r3, r3
 800a4a8:	3b01      	subs	r3, #1
 800a4aa:	b29a      	uxth	r2, r3
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	689b      	ldr	r3, [r3, #8]
 800a4ba:	f003 0301 	and.w	r3, r3, #1
 800a4be:	2b01      	cmp	r3, #1
 800a4c0:	d119      	bne.n	800a4f6 <HAL_SPI_TransmitReceive+0x1b8>
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a4c6:	b29b      	uxth	r3, r3
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d014      	beq.n	800a4f6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	68da      	ldr	r2, [r3, #12]
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4d6:	b292      	uxth	r2, r2
 800a4d8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4de:	1c9a      	adds	r2, r3, #2
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a4e8:	b29b      	uxth	r3, r3
 800a4ea:	3b01      	subs	r3, #1
 800a4ec:	b29a      	uxth	r2, r3
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a4f2:	2301      	movs	r3, #1
 800a4f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a4f6:	f7fb fe49 	bl	800618c <HAL_GetTick>
 800a4fa:	4602      	mov	r2, r0
 800a4fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4fe:	1ad3      	subs	r3, r2, r3
 800a500:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a502:	429a      	cmp	r2, r3
 800a504:	d807      	bhi.n	800a516 <HAL_SPI_TransmitReceive+0x1d8>
 800a506:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a50c:	d003      	beq.n	800a516 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800a50e:	2303      	movs	r3, #3
 800a510:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a514:	e0a7      	b.n	800a666 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a51a:	b29b      	uxth	r3, r3
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d1a6      	bne.n	800a46e <HAL_SPI_TransmitReceive+0x130>
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a524:	b29b      	uxth	r3, r3
 800a526:	2b00      	cmp	r3, #0
 800a528:	d1a1      	bne.n	800a46e <HAL_SPI_TransmitReceive+0x130>
 800a52a:	e07c      	b.n	800a626 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	685b      	ldr	r3, [r3, #4]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d002      	beq.n	800a53a <HAL_SPI_TransmitReceive+0x1fc>
 800a534:	8b7b      	ldrh	r3, [r7, #26]
 800a536:	2b01      	cmp	r3, #1
 800a538:	d16b      	bne.n	800a612 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	330c      	adds	r3, #12
 800a544:	7812      	ldrb	r2, [r2, #0]
 800a546:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a54c:	1c5a      	adds	r2, r3, #1
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a556:	b29b      	uxth	r3, r3
 800a558:	3b01      	subs	r3, #1
 800a55a:	b29a      	uxth	r2, r3
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a560:	e057      	b.n	800a612 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	689b      	ldr	r3, [r3, #8]
 800a568:	f003 0302 	and.w	r3, r3, #2
 800a56c:	2b02      	cmp	r3, #2
 800a56e:	d11c      	bne.n	800a5aa <HAL_SPI_TransmitReceive+0x26c>
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a574:	b29b      	uxth	r3, r3
 800a576:	2b00      	cmp	r3, #0
 800a578:	d017      	beq.n	800a5aa <HAL_SPI_TransmitReceive+0x26c>
 800a57a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a57c:	2b01      	cmp	r3, #1
 800a57e:	d114      	bne.n	800a5aa <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	330c      	adds	r3, #12
 800a58a:	7812      	ldrb	r2, [r2, #0]
 800a58c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a592:	1c5a      	adds	r2, r3, #1
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a59c:	b29b      	uxth	r3, r3
 800a59e:	3b01      	subs	r3, #1
 800a5a0:	b29a      	uxth	r2, r3
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	689b      	ldr	r3, [r3, #8]
 800a5b0:	f003 0301 	and.w	r3, r3, #1
 800a5b4:	2b01      	cmp	r3, #1
 800a5b6:	d119      	bne.n	800a5ec <HAL_SPI_TransmitReceive+0x2ae>
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a5bc:	b29b      	uxth	r3, r3
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d014      	beq.n	800a5ec <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	68da      	ldr	r2, [r3, #12]
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5cc:	b2d2      	uxtb	r2, r2
 800a5ce:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5d4:	1c5a      	adds	r2, r3, #1
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a5de:	b29b      	uxth	r3, r3
 800a5e0:	3b01      	subs	r3, #1
 800a5e2:	b29a      	uxth	r2, r3
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a5e8:	2301      	movs	r3, #1
 800a5ea:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a5ec:	f7fb fdce 	bl	800618c <HAL_GetTick>
 800a5f0:	4602      	mov	r2, r0
 800a5f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5f4:	1ad3      	subs	r3, r2, r3
 800a5f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a5f8:	429a      	cmp	r2, r3
 800a5fa:	d803      	bhi.n	800a604 <HAL_SPI_TransmitReceive+0x2c6>
 800a5fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a602:	d102      	bne.n	800a60a <HAL_SPI_TransmitReceive+0x2cc>
 800a604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a606:	2b00      	cmp	r3, #0
 800a608:	d103      	bne.n	800a612 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800a60a:	2303      	movs	r3, #3
 800a60c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a610:	e029      	b.n	800a666 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a616:	b29b      	uxth	r3, r3
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d1a2      	bne.n	800a562 <HAL_SPI_TransmitReceive+0x224>
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a620:	b29b      	uxth	r3, r3
 800a622:	2b00      	cmp	r3, #0
 800a624:	d19d      	bne.n	800a562 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a626:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a628:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a62a:	68f8      	ldr	r0, [r7, #12]
 800a62c:	f000 f8b2 	bl	800a794 <SPI_EndRxTxTransaction>
 800a630:	4603      	mov	r3, r0
 800a632:	2b00      	cmp	r3, #0
 800a634:	d006      	beq.n	800a644 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800a636:	2301      	movs	r3, #1
 800a638:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	2220      	movs	r2, #32
 800a640:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800a642:	e010      	b.n	800a666 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	689b      	ldr	r3, [r3, #8]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d10b      	bne.n	800a664 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a64c:	2300      	movs	r3, #0
 800a64e:	617b      	str	r3, [r7, #20]
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	68db      	ldr	r3, [r3, #12]
 800a656:	617b      	str	r3, [r7, #20]
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	689b      	ldr	r3, [r3, #8]
 800a65e:	617b      	str	r3, [r7, #20]
 800a660:	697b      	ldr	r3, [r7, #20]
 800a662:	e000      	b.n	800a666 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800a664:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	2201      	movs	r2, #1
 800a66a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	2200      	movs	r2, #0
 800a672:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a676:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800a67a:	4618      	mov	r0, r3
 800a67c:	3730      	adds	r7, #48	; 0x30
 800a67e:	46bd      	mov	sp, r7
 800a680:	bd80      	pop	{r7, pc}
	...

0800a684 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a684:	b580      	push	{r7, lr}
 800a686:	b088      	sub	sp, #32
 800a688:	af00      	add	r7, sp, #0
 800a68a:	60f8      	str	r0, [r7, #12]
 800a68c:	60b9      	str	r1, [r7, #8]
 800a68e:	603b      	str	r3, [r7, #0]
 800a690:	4613      	mov	r3, r2
 800a692:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a694:	f7fb fd7a 	bl	800618c <HAL_GetTick>
 800a698:	4602      	mov	r2, r0
 800a69a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a69c:	1a9b      	subs	r3, r3, r2
 800a69e:	683a      	ldr	r2, [r7, #0]
 800a6a0:	4413      	add	r3, r2
 800a6a2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a6a4:	f7fb fd72 	bl	800618c <HAL_GetTick>
 800a6a8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a6aa:	4b39      	ldr	r3, [pc, #228]	; (800a790 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	015b      	lsls	r3, r3, #5
 800a6b0:	0d1b      	lsrs	r3, r3, #20
 800a6b2:	69fa      	ldr	r2, [r7, #28]
 800a6b4:	fb02 f303 	mul.w	r3, r2, r3
 800a6b8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a6ba:	e054      	b.n	800a766 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a6bc:	683b      	ldr	r3, [r7, #0]
 800a6be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6c2:	d050      	beq.n	800a766 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a6c4:	f7fb fd62 	bl	800618c <HAL_GetTick>
 800a6c8:	4602      	mov	r2, r0
 800a6ca:	69bb      	ldr	r3, [r7, #24]
 800a6cc:	1ad3      	subs	r3, r2, r3
 800a6ce:	69fa      	ldr	r2, [r7, #28]
 800a6d0:	429a      	cmp	r2, r3
 800a6d2:	d902      	bls.n	800a6da <SPI_WaitFlagStateUntilTimeout+0x56>
 800a6d4:	69fb      	ldr	r3, [r7, #28]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d13d      	bne.n	800a756 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	685a      	ldr	r2, [r3, #4]
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a6e8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	685b      	ldr	r3, [r3, #4]
 800a6ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a6f2:	d111      	bne.n	800a718 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	689b      	ldr	r3, [r3, #8]
 800a6f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a6fc:	d004      	beq.n	800a708 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	689b      	ldr	r3, [r3, #8]
 800a702:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a706:	d107      	bne.n	800a718 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	681a      	ldr	r2, [r3, #0]
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a716:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a71c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a720:	d10f      	bne.n	800a742 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	681a      	ldr	r2, [r3, #0]
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a730:	601a      	str	r2, [r3, #0]
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	681a      	ldr	r2, [r3, #0]
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a740:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	2201      	movs	r2, #1
 800a746:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	2200      	movs	r2, #0
 800a74e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800a752:	2303      	movs	r3, #3
 800a754:	e017      	b.n	800a786 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800a756:	697b      	ldr	r3, [r7, #20]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d101      	bne.n	800a760 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a75c:	2300      	movs	r3, #0
 800a75e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a760:	697b      	ldr	r3, [r7, #20]
 800a762:	3b01      	subs	r3, #1
 800a764:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	689a      	ldr	r2, [r3, #8]
 800a76c:	68bb      	ldr	r3, [r7, #8]
 800a76e:	4013      	ands	r3, r2
 800a770:	68ba      	ldr	r2, [r7, #8]
 800a772:	429a      	cmp	r2, r3
 800a774:	bf0c      	ite	eq
 800a776:	2301      	moveq	r3, #1
 800a778:	2300      	movne	r3, #0
 800a77a:	b2db      	uxtb	r3, r3
 800a77c:	461a      	mov	r2, r3
 800a77e:	79fb      	ldrb	r3, [r7, #7]
 800a780:	429a      	cmp	r2, r3
 800a782:	d19b      	bne.n	800a6bc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a784:	2300      	movs	r3, #0
}
 800a786:	4618      	mov	r0, r3
 800a788:	3720      	adds	r7, #32
 800a78a:	46bd      	mov	sp, r7
 800a78c:	bd80      	pop	{r7, pc}
 800a78e:	bf00      	nop
 800a790:	20000004 	.word	0x20000004

0800a794 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a794:	b580      	push	{r7, lr}
 800a796:	b088      	sub	sp, #32
 800a798:	af02      	add	r7, sp, #8
 800a79a:	60f8      	str	r0, [r7, #12]
 800a79c:	60b9      	str	r1, [r7, #8]
 800a79e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a7a0:	4b1b      	ldr	r3, [pc, #108]	; (800a810 <SPI_EndRxTxTransaction+0x7c>)
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	4a1b      	ldr	r2, [pc, #108]	; (800a814 <SPI_EndRxTxTransaction+0x80>)
 800a7a6:	fba2 2303 	umull	r2, r3, r2, r3
 800a7aa:	0d5b      	lsrs	r3, r3, #21
 800a7ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a7b0:	fb02 f303 	mul.w	r3, r2, r3
 800a7b4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	685b      	ldr	r3, [r3, #4]
 800a7ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a7be:	d112      	bne.n	800a7e6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	9300      	str	r3, [sp, #0]
 800a7c4:	68bb      	ldr	r3, [r7, #8]
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	2180      	movs	r1, #128	; 0x80
 800a7ca:	68f8      	ldr	r0, [r7, #12]
 800a7cc:	f7ff ff5a 	bl	800a684 <SPI_WaitFlagStateUntilTimeout>
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d016      	beq.n	800a804 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a7da:	f043 0220 	orr.w	r2, r3, #32
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800a7e2:	2303      	movs	r3, #3
 800a7e4:	e00f      	b.n	800a806 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a7e6:	697b      	ldr	r3, [r7, #20]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d00a      	beq.n	800a802 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800a7ec:	697b      	ldr	r3, [r7, #20]
 800a7ee:	3b01      	subs	r3, #1
 800a7f0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	689b      	ldr	r3, [r3, #8]
 800a7f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7fc:	2b80      	cmp	r3, #128	; 0x80
 800a7fe:	d0f2      	beq.n	800a7e6 <SPI_EndRxTxTransaction+0x52>
 800a800:	e000      	b.n	800a804 <SPI_EndRxTxTransaction+0x70>
        break;
 800a802:	bf00      	nop
  }

  return HAL_OK;
 800a804:	2300      	movs	r3, #0
}
 800a806:	4618      	mov	r0, r3
 800a808:	3718      	adds	r7, #24
 800a80a:	46bd      	mov	sp, r7
 800a80c:	bd80      	pop	{r7, pc}
 800a80e:	bf00      	nop
 800a810:	20000004 	.word	0x20000004
 800a814:	165e9f81 	.word	0x165e9f81

0800a818 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a818:	b580      	push	{r7, lr}
 800a81a:	b082      	sub	sp, #8
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	2b00      	cmp	r3, #0
 800a824:	d101      	bne.n	800a82a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a826:	2301      	movs	r3, #1
 800a828:	e041      	b.n	800a8ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a830:	b2db      	uxtb	r3, r3
 800a832:	2b00      	cmp	r3, #0
 800a834:	d106      	bne.n	800a844 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	2200      	movs	r2, #0
 800a83a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a83e:	6878      	ldr	r0, [r7, #4]
 800a840:	f7f8 ffdc 	bl	80037fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	2202      	movs	r2, #2
 800a848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681a      	ldr	r2, [r3, #0]
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	3304      	adds	r3, #4
 800a854:	4619      	mov	r1, r3
 800a856:	4610      	mov	r0, r2
 800a858:	f000 fac6 	bl	800ade8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	2201      	movs	r2, #1
 800a860:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	2201      	movs	r2, #1
 800a868:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	2201      	movs	r2, #1
 800a870:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2201      	movs	r2, #1
 800a878:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	2201      	movs	r2, #1
 800a880:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	2201      	movs	r2, #1
 800a888:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	2201      	movs	r2, #1
 800a890:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	2201      	movs	r2, #1
 800a898:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	2201      	movs	r2, #1
 800a8a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	2201      	movs	r2, #1
 800a8a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a8ac:	2300      	movs	r3, #0
}
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	3708      	adds	r7, #8
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	bd80      	pop	{r7, pc}

0800a8b6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a8b6:	b580      	push	{r7, lr}
 800a8b8:	b082      	sub	sp, #8
 800a8ba:	af00      	add	r7, sp, #0
 800a8bc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d101      	bne.n	800a8c8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a8c4:	2301      	movs	r3, #1
 800a8c6:	e041      	b.n	800a94c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a8ce:	b2db      	uxtb	r3, r3
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d106      	bne.n	800a8e2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	2200      	movs	r2, #0
 800a8d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a8dc:	6878      	ldr	r0, [r7, #4]
 800a8de:	f7f8 ff57 	bl	8003790 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	2202      	movs	r2, #2
 800a8e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681a      	ldr	r2, [r3, #0]
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	3304      	adds	r3, #4
 800a8f2:	4619      	mov	r1, r3
 800a8f4:	4610      	mov	r0, r2
 800a8f6:	f000 fa77 	bl	800ade8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	2201      	movs	r2, #1
 800a8fe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2201      	movs	r2, #1
 800a906:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2201      	movs	r2, #1
 800a90e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	2201      	movs	r2, #1
 800a916:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	2201      	movs	r2, #1
 800a91e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	2201      	movs	r2, #1
 800a926:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	2201      	movs	r2, #1
 800a92e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	2201      	movs	r2, #1
 800a936:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	2201      	movs	r2, #1
 800a93e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	2201      	movs	r2, #1
 800a946:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a94a:	2300      	movs	r3, #0
}
 800a94c:	4618      	mov	r0, r3
 800a94e:	3708      	adds	r7, #8
 800a950:	46bd      	mov	sp, r7
 800a952:	bd80      	pop	{r7, pc}

0800a954 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b084      	sub	sp, #16
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
 800a95c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d109      	bne.n	800a978 <HAL_TIM_PWM_Start+0x24>
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a96a:	b2db      	uxtb	r3, r3
 800a96c:	2b01      	cmp	r3, #1
 800a96e:	bf14      	ite	ne
 800a970:	2301      	movne	r3, #1
 800a972:	2300      	moveq	r3, #0
 800a974:	b2db      	uxtb	r3, r3
 800a976:	e022      	b.n	800a9be <HAL_TIM_PWM_Start+0x6a>
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	2b04      	cmp	r3, #4
 800a97c:	d109      	bne.n	800a992 <HAL_TIM_PWM_Start+0x3e>
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800a984:	b2db      	uxtb	r3, r3
 800a986:	2b01      	cmp	r3, #1
 800a988:	bf14      	ite	ne
 800a98a:	2301      	movne	r3, #1
 800a98c:	2300      	moveq	r3, #0
 800a98e:	b2db      	uxtb	r3, r3
 800a990:	e015      	b.n	800a9be <HAL_TIM_PWM_Start+0x6a>
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	2b08      	cmp	r3, #8
 800a996:	d109      	bne.n	800a9ac <HAL_TIM_PWM_Start+0x58>
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a99e:	b2db      	uxtb	r3, r3
 800a9a0:	2b01      	cmp	r3, #1
 800a9a2:	bf14      	ite	ne
 800a9a4:	2301      	movne	r3, #1
 800a9a6:	2300      	moveq	r3, #0
 800a9a8:	b2db      	uxtb	r3, r3
 800a9aa:	e008      	b.n	800a9be <HAL_TIM_PWM_Start+0x6a>
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a9b2:	b2db      	uxtb	r3, r3
 800a9b4:	2b01      	cmp	r3, #1
 800a9b6:	bf14      	ite	ne
 800a9b8:	2301      	movne	r3, #1
 800a9ba:	2300      	moveq	r3, #0
 800a9bc:	b2db      	uxtb	r3, r3
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d001      	beq.n	800a9c6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800a9c2:	2301      	movs	r3, #1
 800a9c4:	e07c      	b.n	800aac0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a9c6:	683b      	ldr	r3, [r7, #0]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d104      	bne.n	800a9d6 <HAL_TIM_PWM_Start+0x82>
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	2202      	movs	r2, #2
 800a9d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a9d4:	e013      	b.n	800a9fe <HAL_TIM_PWM_Start+0xaa>
 800a9d6:	683b      	ldr	r3, [r7, #0]
 800a9d8:	2b04      	cmp	r3, #4
 800a9da:	d104      	bne.n	800a9e6 <HAL_TIM_PWM_Start+0x92>
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	2202      	movs	r2, #2
 800a9e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a9e4:	e00b      	b.n	800a9fe <HAL_TIM_PWM_Start+0xaa>
 800a9e6:	683b      	ldr	r3, [r7, #0]
 800a9e8:	2b08      	cmp	r3, #8
 800a9ea:	d104      	bne.n	800a9f6 <HAL_TIM_PWM_Start+0xa2>
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	2202      	movs	r2, #2
 800a9f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a9f4:	e003      	b.n	800a9fe <HAL_TIM_PWM_Start+0xaa>
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	2202      	movs	r2, #2
 800a9fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	2201      	movs	r2, #1
 800aa04:	6839      	ldr	r1, [r7, #0]
 800aa06:	4618      	mov	r0, r3
 800aa08:	f000 fcd8 	bl	800b3bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	4a2d      	ldr	r2, [pc, #180]	; (800aac8 <HAL_TIM_PWM_Start+0x174>)
 800aa12:	4293      	cmp	r3, r2
 800aa14:	d004      	beq.n	800aa20 <HAL_TIM_PWM_Start+0xcc>
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	4a2c      	ldr	r2, [pc, #176]	; (800aacc <HAL_TIM_PWM_Start+0x178>)
 800aa1c:	4293      	cmp	r3, r2
 800aa1e:	d101      	bne.n	800aa24 <HAL_TIM_PWM_Start+0xd0>
 800aa20:	2301      	movs	r3, #1
 800aa22:	e000      	b.n	800aa26 <HAL_TIM_PWM_Start+0xd2>
 800aa24:	2300      	movs	r3, #0
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d007      	beq.n	800aa3a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800aa38:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	4a22      	ldr	r2, [pc, #136]	; (800aac8 <HAL_TIM_PWM_Start+0x174>)
 800aa40:	4293      	cmp	r3, r2
 800aa42:	d022      	beq.n	800aa8a <HAL_TIM_PWM_Start+0x136>
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa4c:	d01d      	beq.n	800aa8a <HAL_TIM_PWM_Start+0x136>
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	4a1f      	ldr	r2, [pc, #124]	; (800aad0 <HAL_TIM_PWM_Start+0x17c>)
 800aa54:	4293      	cmp	r3, r2
 800aa56:	d018      	beq.n	800aa8a <HAL_TIM_PWM_Start+0x136>
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	4a1d      	ldr	r2, [pc, #116]	; (800aad4 <HAL_TIM_PWM_Start+0x180>)
 800aa5e:	4293      	cmp	r3, r2
 800aa60:	d013      	beq.n	800aa8a <HAL_TIM_PWM_Start+0x136>
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	4a1c      	ldr	r2, [pc, #112]	; (800aad8 <HAL_TIM_PWM_Start+0x184>)
 800aa68:	4293      	cmp	r3, r2
 800aa6a:	d00e      	beq.n	800aa8a <HAL_TIM_PWM_Start+0x136>
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	4a16      	ldr	r2, [pc, #88]	; (800aacc <HAL_TIM_PWM_Start+0x178>)
 800aa72:	4293      	cmp	r3, r2
 800aa74:	d009      	beq.n	800aa8a <HAL_TIM_PWM_Start+0x136>
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	4a18      	ldr	r2, [pc, #96]	; (800aadc <HAL_TIM_PWM_Start+0x188>)
 800aa7c:	4293      	cmp	r3, r2
 800aa7e:	d004      	beq.n	800aa8a <HAL_TIM_PWM_Start+0x136>
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	4a16      	ldr	r2, [pc, #88]	; (800aae0 <HAL_TIM_PWM_Start+0x18c>)
 800aa86:	4293      	cmp	r3, r2
 800aa88:	d111      	bne.n	800aaae <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	689b      	ldr	r3, [r3, #8]
 800aa90:	f003 0307 	and.w	r3, r3, #7
 800aa94:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	2b06      	cmp	r3, #6
 800aa9a:	d010      	beq.n	800aabe <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	681a      	ldr	r2, [r3, #0]
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	f042 0201 	orr.w	r2, r2, #1
 800aaaa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aaac:	e007      	b.n	800aabe <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	681a      	ldr	r2, [r3, #0]
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	f042 0201 	orr.w	r2, r2, #1
 800aabc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800aabe:	2300      	movs	r3, #0
}
 800aac0:	4618      	mov	r0, r3
 800aac2:	3710      	adds	r7, #16
 800aac4:	46bd      	mov	sp, r7
 800aac6:	bd80      	pop	{r7, pc}
 800aac8:	40010000 	.word	0x40010000
 800aacc:	40010400 	.word	0x40010400
 800aad0:	40000400 	.word	0x40000400
 800aad4:	40000800 	.word	0x40000800
 800aad8:	40000c00 	.word	0x40000c00
 800aadc:	40014000 	.word	0x40014000
 800aae0:	40001800 	.word	0x40001800

0800aae4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b084      	sub	sp, #16
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	60f8      	str	r0, [r7, #12]
 800aaec:	60b9      	str	r1, [r7, #8]
 800aaee:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aaf6:	2b01      	cmp	r3, #1
 800aaf8:	d101      	bne.n	800aafe <HAL_TIM_PWM_ConfigChannel+0x1a>
 800aafa:	2302      	movs	r3, #2
 800aafc:	e0ac      	b.n	800ac58 <HAL_TIM_PWM_ConfigChannel+0x174>
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	2201      	movs	r2, #1
 800ab02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	2b0c      	cmp	r3, #12
 800ab0a:	f200 809f 	bhi.w	800ac4c <HAL_TIM_PWM_ConfigChannel+0x168>
 800ab0e:	a201      	add	r2, pc, #4	; (adr r2, 800ab14 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800ab10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab14:	0800ab49 	.word	0x0800ab49
 800ab18:	0800ac4d 	.word	0x0800ac4d
 800ab1c:	0800ac4d 	.word	0x0800ac4d
 800ab20:	0800ac4d 	.word	0x0800ac4d
 800ab24:	0800ab89 	.word	0x0800ab89
 800ab28:	0800ac4d 	.word	0x0800ac4d
 800ab2c:	0800ac4d 	.word	0x0800ac4d
 800ab30:	0800ac4d 	.word	0x0800ac4d
 800ab34:	0800abcb 	.word	0x0800abcb
 800ab38:	0800ac4d 	.word	0x0800ac4d
 800ab3c:	0800ac4d 	.word	0x0800ac4d
 800ab40:	0800ac4d 	.word	0x0800ac4d
 800ab44:	0800ac0b 	.word	0x0800ac0b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	68b9      	ldr	r1, [r7, #8]
 800ab4e:	4618      	mov	r0, r3
 800ab50:	f000 f9ea 	bl	800af28 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	699a      	ldr	r2, [r3, #24]
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	f042 0208 	orr.w	r2, r2, #8
 800ab62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	699a      	ldr	r2, [r3, #24]
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	f022 0204 	bic.w	r2, r2, #4
 800ab72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	6999      	ldr	r1, [r3, #24]
 800ab7a:	68bb      	ldr	r3, [r7, #8]
 800ab7c:	691a      	ldr	r2, [r3, #16]
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	430a      	orrs	r2, r1
 800ab84:	619a      	str	r2, [r3, #24]
      break;
 800ab86:	e062      	b.n	800ac4e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	68b9      	ldr	r1, [r7, #8]
 800ab8e:	4618      	mov	r0, r3
 800ab90:	f000 fa3a 	bl	800b008 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	699a      	ldr	r2, [r3, #24]
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800aba2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	699a      	ldr	r2, [r3, #24]
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800abb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	6999      	ldr	r1, [r3, #24]
 800abba:	68bb      	ldr	r3, [r7, #8]
 800abbc:	691b      	ldr	r3, [r3, #16]
 800abbe:	021a      	lsls	r2, r3, #8
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	430a      	orrs	r2, r1
 800abc6:	619a      	str	r2, [r3, #24]
      break;
 800abc8:	e041      	b.n	800ac4e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	68b9      	ldr	r1, [r7, #8]
 800abd0:	4618      	mov	r0, r3
 800abd2:	f000 fa8f 	bl	800b0f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	69da      	ldr	r2, [r3, #28]
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	f042 0208 	orr.w	r2, r2, #8
 800abe4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	69da      	ldr	r2, [r3, #28]
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	f022 0204 	bic.w	r2, r2, #4
 800abf4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	69d9      	ldr	r1, [r3, #28]
 800abfc:	68bb      	ldr	r3, [r7, #8]
 800abfe:	691a      	ldr	r2, [r3, #16]
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	430a      	orrs	r2, r1
 800ac06:	61da      	str	r2, [r3, #28]
      break;
 800ac08:	e021      	b.n	800ac4e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	68b9      	ldr	r1, [r7, #8]
 800ac10:	4618      	mov	r0, r3
 800ac12:	f000 fae3 	bl	800b1dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	69da      	ldr	r2, [r3, #28]
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ac24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	69da      	ldr	r2, [r3, #28]
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ac34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	69d9      	ldr	r1, [r3, #28]
 800ac3c:	68bb      	ldr	r3, [r7, #8]
 800ac3e:	691b      	ldr	r3, [r3, #16]
 800ac40:	021a      	lsls	r2, r3, #8
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	430a      	orrs	r2, r1
 800ac48:	61da      	str	r2, [r3, #28]
      break;
 800ac4a:	e000      	b.n	800ac4e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800ac4c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	2200      	movs	r2, #0
 800ac52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ac56:	2300      	movs	r3, #0
}
 800ac58:	4618      	mov	r0, r3
 800ac5a:	3710      	adds	r7, #16
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	bd80      	pop	{r7, pc}

0800ac60 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ac60:	b580      	push	{r7, lr}
 800ac62:	b084      	sub	sp, #16
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	6078      	str	r0, [r7, #4]
 800ac68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ac70:	2b01      	cmp	r3, #1
 800ac72:	d101      	bne.n	800ac78 <HAL_TIM_ConfigClockSource+0x18>
 800ac74:	2302      	movs	r3, #2
 800ac76:	e0b3      	b.n	800ade0 <HAL_TIM_ConfigClockSource+0x180>
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	2201      	movs	r2, #1
 800ac7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	2202      	movs	r2, #2
 800ac84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	689b      	ldr	r3, [r3, #8]
 800ac8e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800ac96:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ac9e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	68fa      	ldr	r2, [r7, #12]
 800aca6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800aca8:	683b      	ldr	r3, [r7, #0]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800acb0:	d03e      	beq.n	800ad30 <HAL_TIM_ConfigClockSource+0xd0>
 800acb2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800acb6:	f200 8087 	bhi.w	800adc8 <HAL_TIM_ConfigClockSource+0x168>
 800acba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800acbe:	f000 8085 	beq.w	800adcc <HAL_TIM_ConfigClockSource+0x16c>
 800acc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800acc6:	d87f      	bhi.n	800adc8 <HAL_TIM_ConfigClockSource+0x168>
 800acc8:	2b70      	cmp	r3, #112	; 0x70
 800acca:	d01a      	beq.n	800ad02 <HAL_TIM_ConfigClockSource+0xa2>
 800accc:	2b70      	cmp	r3, #112	; 0x70
 800acce:	d87b      	bhi.n	800adc8 <HAL_TIM_ConfigClockSource+0x168>
 800acd0:	2b60      	cmp	r3, #96	; 0x60
 800acd2:	d050      	beq.n	800ad76 <HAL_TIM_ConfigClockSource+0x116>
 800acd4:	2b60      	cmp	r3, #96	; 0x60
 800acd6:	d877      	bhi.n	800adc8 <HAL_TIM_ConfigClockSource+0x168>
 800acd8:	2b50      	cmp	r3, #80	; 0x50
 800acda:	d03c      	beq.n	800ad56 <HAL_TIM_ConfigClockSource+0xf6>
 800acdc:	2b50      	cmp	r3, #80	; 0x50
 800acde:	d873      	bhi.n	800adc8 <HAL_TIM_ConfigClockSource+0x168>
 800ace0:	2b40      	cmp	r3, #64	; 0x40
 800ace2:	d058      	beq.n	800ad96 <HAL_TIM_ConfigClockSource+0x136>
 800ace4:	2b40      	cmp	r3, #64	; 0x40
 800ace6:	d86f      	bhi.n	800adc8 <HAL_TIM_ConfigClockSource+0x168>
 800ace8:	2b30      	cmp	r3, #48	; 0x30
 800acea:	d064      	beq.n	800adb6 <HAL_TIM_ConfigClockSource+0x156>
 800acec:	2b30      	cmp	r3, #48	; 0x30
 800acee:	d86b      	bhi.n	800adc8 <HAL_TIM_ConfigClockSource+0x168>
 800acf0:	2b20      	cmp	r3, #32
 800acf2:	d060      	beq.n	800adb6 <HAL_TIM_ConfigClockSource+0x156>
 800acf4:	2b20      	cmp	r3, #32
 800acf6:	d867      	bhi.n	800adc8 <HAL_TIM_ConfigClockSource+0x168>
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d05c      	beq.n	800adb6 <HAL_TIM_ConfigClockSource+0x156>
 800acfc:	2b10      	cmp	r3, #16
 800acfe:	d05a      	beq.n	800adb6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800ad00:	e062      	b.n	800adc8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	6818      	ldr	r0, [r3, #0]
 800ad06:	683b      	ldr	r3, [r7, #0]
 800ad08:	6899      	ldr	r1, [r3, #8]
 800ad0a:	683b      	ldr	r3, [r7, #0]
 800ad0c:	685a      	ldr	r2, [r3, #4]
 800ad0e:	683b      	ldr	r3, [r7, #0]
 800ad10:	68db      	ldr	r3, [r3, #12]
 800ad12:	f000 fb33 	bl	800b37c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	689b      	ldr	r3, [r3, #8]
 800ad1c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800ad24:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	68fa      	ldr	r2, [r7, #12]
 800ad2c:	609a      	str	r2, [r3, #8]
      break;
 800ad2e:	e04e      	b.n	800adce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	6818      	ldr	r0, [r3, #0]
 800ad34:	683b      	ldr	r3, [r7, #0]
 800ad36:	6899      	ldr	r1, [r3, #8]
 800ad38:	683b      	ldr	r3, [r7, #0]
 800ad3a:	685a      	ldr	r2, [r3, #4]
 800ad3c:	683b      	ldr	r3, [r7, #0]
 800ad3e:	68db      	ldr	r3, [r3, #12]
 800ad40:	f000 fb1c 	bl	800b37c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	689a      	ldr	r2, [r3, #8]
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ad52:	609a      	str	r2, [r3, #8]
      break;
 800ad54:	e03b      	b.n	800adce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	6818      	ldr	r0, [r3, #0]
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	6859      	ldr	r1, [r3, #4]
 800ad5e:	683b      	ldr	r3, [r7, #0]
 800ad60:	68db      	ldr	r3, [r3, #12]
 800ad62:	461a      	mov	r2, r3
 800ad64:	f000 fa90 	bl	800b288 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	2150      	movs	r1, #80	; 0x50
 800ad6e:	4618      	mov	r0, r3
 800ad70:	f000 fae9 	bl	800b346 <TIM_ITRx_SetConfig>
      break;
 800ad74:	e02b      	b.n	800adce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	6818      	ldr	r0, [r3, #0]
 800ad7a:	683b      	ldr	r3, [r7, #0]
 800ad7c:	6859      	ldr	r1, [r3, #4]
 800ad7e:	683b      	ldr	r3, [r7, #0]
 800ad80:	68db      	ldr	r3, [r3, #12]
 800ad82:	461a      	mov	r2, r3
 800ad84:	f000 faaf 	bl	800b2e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	2160      	movs	r1, #96	; 0x60
 800ad8e:	4618      	mov	r0, r3
 800ad90:	f000 fad9 	bl	800b346 <TIM_ITRx_SetConfig>
      break;
 800ad94:	e01b      	b.n	800adce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	6818      	ldr	r0, [r3, #0]
 800ad9a:	683b      	ldr	r3, [r7, #0]
 800ad9c:	6859      	ldr	r1, [r3, #4]
 800ad9e:	683b      	ldr	r3, [r7, #0]
 800ada0:	68db      	ldr	r3, [r3, #12]
 800ada2:	461a      	mov	r2, r3
 800ada4:	f000 fa70 	bl	800b288 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	2140      	movs	r1, #64	; 0x40
 800adae:	4618      	mov	r0, r3
 800adb0:	f000 fac9 	bl	800b346 <TIM_ITRx_SetConfig>
      break;
 800adb4:	e00b      	b.n	800adce <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681a      	ldr	r2, [r3, #0]
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	4619      	mov	r1, r3
 800adc0:	4610      	mov	r0, r2
 800adc2:	f000 fac0 	bl	800b346 <TIM_ITRx_SetConfig>
        break;
 800adc6:	e002      	b.n	800adce <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800adc8:	bf00      	nop
 800adca:	e000      	b.n	800adce <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800adcc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	2201      	movs	r2, #1
 800add2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	2200      	movs	r2, #0
 800adda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800adde:	2300      	movs	r3, #0
}
 800ade0:	4618      	mov	r0, r3
 800ade2:	3710      	adds	r7, #16
 800ade4:	46bd      	mov	sp, r7
 800ade6:	bd80      	pop	{r7, pc}

0800ade8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ade8:	b480      	push	{r7}
 800adea:	b085      	sub	sp, #20
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
 800adf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	4a40      	ldr	r2, [pc, #256]	; (800aefc <TIM_Base_SetConfig+0x114>)
 800adfc:	4293      	cmp	r3, r2
 800adfe:	d013      	beq.n	800ae28 <TIM_Base_SetConfig+0x40>
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ae06:	d00f      	beq.n	800ae28 <TIM_Base_SetConfig+0x40>
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	4a3d      	ldr	r2, [pc, #244]	; (800af00 <TIM_Base_SetConfig+0x118>)
 800ae0c:	4293      	cmp	r3, r2
 800ae0e:	d00b      	beq.n	800ae28 <TIM_Base_SetConfig+0x40>
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	4a3c      	ldr	r2, [pc, #240]	; (800af04 <TIM_Base_SetConfig+0x11c>)
 800ae14:	4293      	cmp	r3, r2
 800ae16:	d007      	beq.n	800ae28 <TIM_Base_SetConfig+0x40>
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	4a3b      	ldr	r2, [pc, #236]	; (800af08 <TIM_Base_SetConfig+0x120>)
 800ae1c:	4293      	cmp	r3, r2
 800ae1e:	d003      	beq.n	800ae28 <TIM_Base_SetConfig+0x40>
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	4a3a      	ldr	r2, [pc, #232]	; (800af0c <TIM_Base_SetConfig+0x124>)
 800ae24:	4293      	cmp	r3, r2
 800ae26:	d108      	bne.n	800ae3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ae30:	683b      	ldr	r3, [r7, #0]
 800ae32:	685b      	ldr	r3, [r3, #4]
 800ae34:	68fa      	ldr	r2, [r7, #12]
 800ae36:	4313      	orrs	r3, r2
 800ae38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	4a2f      	ldr	r2, [pc, #188]	; (800aefc <TIM_Base_SetConfig+0x114>)
 800ae3e:	4293      	cmp	r3, r2
 800ae40:	d02b      	beq.n	800ae9a <TIM_Base_SetConfig+0xb2>
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ae48:	d027      	beq.n	800ae9a <TIM_Base_SetConfig+0xb2>
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	4a2c      	ldr	r2, [pc, #176]	; (800af00 <TIM_Base_SetConfig+0x118>)
 800ae4e:	4293      	cmp	r3, r2
 800ae50:	d023      	beq.n	800ae9a <TIM_Base_SetConfig+0xb2>
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	4a2b      	ldr	r2, [pc, #172]	; (800af04 <TIM_Base_SetConfig+0x11c>)
 800ae56:	4293      	cmp	r3, r2
 800ae58:	d01f      	beq.n	800ae9a <TIM_Base_SetConfig+0xb2>
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	4a2a      	ldr	r2, [pc, #168]	; (800af08 <TIM_Base_SetConfig+0x120>)
 800ae5e:	4293      	cmp	r3, r2
 800ae60:	d01b      	beq.n	800ae9a <TIM_Base_SetConfig+0xb2>
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	4a29      	ldr	r2, [pc, #164]	; (800af0c <TIM_Base_SetConfig+0x124>)
 800ae66:	4293      	cmp	r3, r2
 800ae68:	d017      	beq.n	800ae9a <TIM_Base_SetConfig+0xb2>
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	4a28      	ldr	r2, [pc, #160]	; (800af10 <TIM_Base_SetConfig+0x128>)
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d013      	beq.n	800ae9a <TIM_Base_SetConfig+0xb2>
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	4a27      	ldr	r2, [pc, #156]	; (800af14 <TIM_Base_SetConfig+0x12c>)
 800ae76:	4293      	cmp	r3, r2
 800ae78:	d00f      	beq.n	800ae9a <TIM_Base_SetConfig+0xb2>
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	4a26      	ldr	r2, [pc, #152]	; (800af18 <TIM_Base_SetConfig+0x130>)
 800ae7e:	4293      	cmp	r3, r2
 800ae80:	d00b      	beq.n	800ae9a <TIM_Base_SetConfig+0xb2>
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	4a25      	ldr	r2, [pc, #148]	; (800af1c <TIM_Base_SetConfig+0x134>)
 800ae86:	4293      	cmp	r3, r2
 800ae88:	d007      	beq.n	800ae9a <TIM_Base_SetConfig+0xb2>
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	4a24      	ldr	r2, [pc, #144]	; (800af20 <TIM_Base_SetConfig+0x138>)
 800ae8e:	4293      	cmp	r3, r2
 800ae90:	d003      	beq.n	800ae9a <TIM_Base_SetConfig+0xb2>
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	4a23      	ldr	r2, [pc, #140]	; (800af24 <TIM_Base_SetConfig+0x13c>)
 800ae96:	4293      	cmp	r3, r2
 800ae98:	d108      	bne.n	800aeac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aea0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800aea2:	683b      	ldr	r3, [r7, #0]
 800aea4:	68db      	ldr	r3, [r3, #12]
 800aea6:	68fa      	ldr	r2, [r7, #12]
 800aea8:	4313      	orrs	r3, r2
 800aeaa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800aeb2:	683b      	ldr	r3, [r7, #0]
 800aeb4:	695b      	ldr	r3, [r3, #20]
 800aeb6:	4313      	orrs	r3, r2
 800aeb8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	68fa      	ldr	r2, [r7, #12]
 800aebe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800aec0:	683b      	ldr	r3, [r7, #0]
 800aec2:	689a      	ldr	r2, [r3, #8]
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800aec8:	683b      	ldr	r3, [r7, #0]
 800aeca:	681a      	ldr	r2, [r3, #0]
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	4a0a      	ldr	r2, [pc, #40]	; (800aefc <TIM_Base_SetConfig+0x114>)
 800aed4:	4293      	cmp	r3, r2
 800aed6:	d003      	beq.n	800aee0 <TIM_Base_SetConfig+0xf8>
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	4a0c      	ldr	r2, [pc, #48]	; (800af0c <TIM_Base_SetConfig+0x124>)
 800aedc:	4293      	cmp	r3, r2
 800aede:	d103      	bne.n	800aee8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800aee0:	683b      	ldr	r3, [r7, #0]
 800aee2:	691a      	ldr	r2, [r3, #16]
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	2201      	movs	r2, #1
 800aeec:	615a      	str	r2, [r3, #20]
}
 800aeee:	bf00      	nop
 800aef0:	3714      	adds	r7, #20
 800aef2:	46bd      	mov	sp, r7
 800aef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef8:	4770      	bx	lr
 800aefa:	bf00      	nop
 800aefc:	40010000 	.word	0x40010000
 800af00:	40000400 	.word	0x40000400
 800af04:	40000800 	.word	0x40000800
 800af08:	40000c00 	.word	0x40000c00
 800af0c:	40010400 	.word	0x40010400
 800af10:	40014000 	.word	0x40014000
 800af14:	40014400 	.word	0x40014400
 800af18:	40014800 	.word	0x40014800
 800af1c:	40001800 	.word	0x40001800
 800af20:	40001c00 	.word	0x40001c00
 800af24:	40002000 	.word	0x40002000

0800af28 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800af28:	b480      	push	{r7}
 800af2a:	b087      	sub	sp, #28
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	6078      	str	r0, [r7, #4]
 800af30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	6a1b      	ldr	r3, [r3, #32]
 800af36:	f023 0201 	bic.w	r2, r3, #1
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	6a1b      	ldr	r3, [r3, #32]
 800af42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	685b      	ldr	r3, [r3, #4]
 800af48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	699b      	ldr	r3, [r3, #24]
 800af4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	f023 0303 	bic.w	r3, r3, #3
 800af5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800af60:	683b      	ldr	r3, [r7, #0]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	68fa      	ldr	r2, [r7, #12]
 800af66:	4313      	orrs	r3, r2
 800af68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800af6a:	697b      	ldr	r3, [r7, #20]
 800af6c:	f023 0302 	bic.w	r3, r3, #2
 800af70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800af72:	683b      	ldr	r3, [r7, #0]
 800af74:	689b      	ldr	r3, [r3, #8]
 800af76:	697a      	ldr	r2, [r7, #20]
 800af78:	4313      	orrs	r3, r2
 800af7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	4a20      	ldr	r2, [pc, #128]	; (800b000 <TIM_OC1_SetConfig+0xd8>)
 800af80:	4293      	cmp	r3, r2
 800af82:	d003      	beq.n	800af8c <TIM_OC1_SetConfig+0x64>
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	4a1f      	ldr	r2, [pc, #124]	; (800b004 <TIM_OC1_SetConfig+0xdc>)
 800af88:	4293      	cmp	r3, r2
 800af8a:	d10c      	bne.n	800afa6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800af8c:	697b      	ldr	r3, [r7, #20]
 800af8e:	f023 0308 	bic.w	r3, r3, #8
 800af92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800af94:	683b      	ldr	r3, [r7, #0]
 800af96:	68db      	ldr	r3, [r3, #12]
 800af98:	697a      	ldr	r2, [r7, #20]
 800af9a:	4313      	orrs	r3, r2
 800af9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800af9e:	697b      	ldr	r3, [r7, #20]
 800afa0:	f023 0304 	bic.w	r3, r3, #4
 800afa4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	4a15      	ldr	r2, [pc, #84]	; (800b000 <TIM_OC1_SetConfig+0xd8>)
 800afaa:	4293      	cmp	r3, r2
 800afac:	d003      	beq.n	800afb6 <TIM_OC1_SetConfig+0x8e>
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	4a14      	ldr	r2, [pc, #80]	; (800b004 <TIM_OC1_SetConfig+0xdc>)
 800afb2:	4293      	cmp	r3, r2
 800afb4:	d111      	bne.n	800afda <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800afb6:	693b      	ldr	r3, [r7, #16]
 800afb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800afbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800afbe:	693b      	ldr	r3, [r7, #16]
 800afc0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800afc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800afc6:	683b      	ldr	r3, [r7, #0]
 800afc8:	695b      	ldr	r3, [r3, #20]
 800afca:	693a      	ldr	r2, [r7, #16]
 800afcc:	4313      	orrs	r3, r2
 800afce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800afd0:	683b      	ldr	r3, [r7, #0]
 800afd2:	699b      	ldr	r3, [r3, #24]
 800afd4:	693a      	ldr	r2, [r7, #16]
 800afd6:	4313      	orrs	r3, r2
 800afd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	693a      	ldr	r2, [r7, #16]
 800afde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	68fa      	ldr	r2, [r7, #12]
 800afe4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800afe6:	683b      	ldr	r3, [r7, #0]
 800afe8:	685a      	ldr	r2, [r3, #4]
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	697a      	ldr	r2, [r7, #20]
 800aff2:	621a      	str	r2, [r3, #32]
}
 800aff4:	bf00      	nop
 800aff6:	371c      	adds	r7, #28
 800aff8:	46bd      	mov	sp, r7
 800affa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affe:	4770      	bx	lr
 800b000:	40010000 	.word	0x40010000
 800b004:	40010400 	.word	0x40010400

0800b008 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b008:	b480      	push	{r7}
 800b00a:	b087      	sub	sp, #28
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	6078      	str	r0, [r7, #4]
 800b010:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	6a1b      	ldr	r3, [r3, #32]
 800b016:	f023 0210 	bic.w	r2, r3, #16
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	6a1b      	ldr	r3, [r3, #32]
 800b022:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	685b      	ldr	r3, [r3, #4]
 800b028:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	699b      	ldr	r3, [r3, #24]
 800b02e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b036:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b03e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b040:	683b      	ldr	r3, [r7, #0]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	021b      	lsls	r3, r3, #8
 800b046:	68fa      	ldr	r2, [r7, #12]
 800b048:	4313      	orrs	r3, r2
 800b04a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b04c:	697b      	ldr	r3, [r7, #20]
 800b04e:	f023 0320 	bic.w	r3, r3, #32
 800b052:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b054:	683b      	ldr	r3, [r7, #0]
 800b056:	689b      	ldr	r3, [r3, #8]
 800b058:	011b      	lsls	r3, r3, #4
 800b05a:	697a      	ldr	r2, [r7, #20]
 800b05c:	4313      	orrs	r3, r2
 800b05e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	4a22      	ldr	r2, [pc, #136]	; (800b0ec <TIM_OC2_SetConfig+0xe4>)
 800b064:	4293      	cmp	r3, r2
 800b066:	d003      	beq.n	800b070 <TIM_OC2_SetConfig+0x68>
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	4a21      	ldr	r2, [pc, #132]	; (800b0f0 <TIM_OC2_SetConfig+0xe8>)
 800b06c:	4293      	cmp	r3, r2
 800b06e:	d10d      	bne.n	800b08c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b070:	697b      	ldr	r3, [r7, #20]
 800b072:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b076:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	68db      	ldr	r3, [r3, #12]
 800b07c:	011b      	lsls	r3, r3, #4
 800b07e:	697a      	ldr	r2, [r7, #20]
 800b080:	4313      	orrs	r3, r2
 800b082:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b084:	697b      	ldr	r3, [r7, #20]
 800b086:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b08a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	4a17      	ldr	r2, [pc, #92]	; (800b0ec <TIM_OC2_SetConfig+0xe4>)
 800b090:	4293      	cmp	r3, r2
 800b092:	d003      	beq.n	800b09c <TIM_OC2_SetConfig+0x94>
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	4a16      	ldr	r2, [pc, #88]	; (800b0f0 <TIM_OC2_SetConfig+0xe8>)
 800b098:	4293      	cmp	r3, r2
 800b09a:	d113      	bne.n	800b0c4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b09c:	693b      	ldr	r3, [r7, #16]
 800b09e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b0a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b0a4:	693b      	ldr	r3, [r7, #16]
 800b0a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b0aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b0ac:	683b      	ldr	r3, [r7, #0]
 800b0ae:	695b      	ldr	r3, [r3, #20]
 800b0b0:	009b      	lsls	r3, r3, #2
 800b0b2:	693a      	ldr	r2, [r7, #16]
 800b0b4:	4313      	orrs	r3, r2
 800b0b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	699b      	ldr	r3, [r3, #24]
 800b0bc:	009b      	lsls	r3, r3, #2
 800b0be:	693a      	ldr	r2, [r7, #16]
 800b0c0:	4313      	orrs	r3, r2
 800b0c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	693a      	ldr	r2, [r7, #16]
 800b0c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	68fa      	ldr	r2, [r7, #12]
 800b0ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b0d0:	683b      	ldr	r3, [r7, #0]
 800b0d2:	685a      	ldr	r2, [r3, #4]
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	697a      	ldr	r2, [r7, #20]
 800b0dc:	621a      	str	r2, [r3, #32]
}
 800b0de:	bf00      	nop
 800b0e0:	371c      	adds	r7, #28
 800b0e2:	46bd      	mov	sp, r7
 800b0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e8:	4770      	bx	lr
 800b0ea:	bf00      	nop
 800b0ec:	40010000 	.word	0x40010000
 800b0f0:	40010400 	.word	0x40010400

0800b0f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b0f4:	b480      	push	{r7}
 800b0f6:	b087      	sub	sp, #28
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	6078      	str	r0, [r7, #4]
 800b0fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	6a1b      	ldr	r3, [r3, #32]
 800b102:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	6a1b      	ldr	r3, [r3, #32]
 800b10e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	685b      	ldr	r3, [r3, #4]
 800b114:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	69db      	ldr	r3, [r3, #28]
 800b11a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	f023 0303 	bic.w	r3, r3, #3
 800b12a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	68fa      	ldr	r2, [r7, #12]
 800b132:	4313      	orrs	r3, r2
 800b134:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b136:	697b      	ldr	r3, [r7, #20]
 800b138:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b13c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	689b      	ldr	r3, [r3, #8]
 800b142:	021b      	lsls	r3, r3, #8
 800b144:	697a      	ldr	r2, [r7, #20]
 800b146:	4313      	orrs	r3, r2
 800b148:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	4a21      	ldr	r2, [pc, #132]	; (800b1d4 <TIM_OC3_SetConfig+0xe0>)
 800b14e:	4293      	cmp	r3, r2
 800b150:	d003      	beq.n	800b15a <TIM_OC3_SetConfig+0x66>
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	4a20      	ldr	r2, [pc, #128]	; (800b1d8 <TIM_OC3_SetConfig+0xe4>)
 800b156:	4293      	cmp	r3, r2
 800b158:	d10d      	bne.n	800b176 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b15a:	697b      	ldr	r3, [r7, #20]
 800b15c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b160:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b162:	683b      	ldr	r3, [r7, #0]
 800b164:	68db      	ldr	r3, [r3, #12]
 800b166:	021b      	lsls	r3, r3, #8
 800b168:	697a      	ldr	r2, [r7, #20]
 800b16a:	4313      	orrs	r3, r2
 800b16c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b16e:	697b      	ldr	r3, [r7, #20]
 800b170:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b174:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	4a16      	ldr	r2, [pc, #88]	; (800b1d4 <TIM_OC3_SetConfig+0xe0>)
 800b17a:	4293      	cmp	r3, r2
 800b17c:	d003      	beq.n	800b186 <TIM_OC3_SetConfig+0x92>
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	4a15      	ldr	r2, [pc, #84]	; (800b1d8 <TIM_OC3_SetConfig+0xe4>)
 800b182:	4293      	cmp	r3, r2
 800b184:	d113      	bne.n	800b1ae <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b186:	693b      	ldr	r3, [r7, #16]
 800b188:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b18c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b18e:	693b      	ldr	r3, [r7, #16]
 800b190:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b194:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b196:	683b      	ldr	r3, [r7, #0]
 800b198:	695b      	ldr	r3, [r3, #20]
 800b19a:	011b      	lsls	r3, r3, #4
 800b19c:	693a      	ldr	r2, [r7, #16]
 800b19e:	4313      	orrs	r3, r2
 800b1a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b1a2:	683b      	ldr	r3, [r7, #0]
 800b1a4:	699b      	ldr	r3, [r3, #24]
 800b1a6:	011b      	lsls	r3, r3, #4
 800b1a8:	693a      	ldr	r2, [r7, #16]
 800b1aa:	4313      	orrs	r3, r2
 800b1ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	693a      	ldr	r2, [r7, #16]
 800b1b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	68fa      	ldr	r2, [r7, #12]
 800b1b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b1ba:	683b      	ldr	r3, [r7, #0]
 800b1bc:	685a      	ldr	r2, [r3, #4]
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	697a      	ldr	r2, [r7, #20]
 800b1c6:	621a      	str	r2, [r3, #32]
}
 800b1c8:	bf00      	nop
 800b1ca:	371c      	adds	r7, #28
 800b1cc:	46bd      	mov	sp, r7
 800b1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d2:	4770      	bx	lr
 800b1d4:	40010000 	.word	0x40010000
 800b1d8:	40010400 	.word	0x40010400

0800b1dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b1dc:	b480      	push	{r7}
 800b1de:	b087      	sub	sp, #28
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	6078      	str	r0, [r7, #4]
 800b1e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	6a1b      	ldr	r3, [r3, #32]
 800b1ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	6a1b      	ldr	r3, [r3, #32]
 800b1f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	685b      	ldr	r3, [r3, #4]
 800b1fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	69db      	ldr	r3, [r3, #28]
 800b202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b20a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b212:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b214:	683b      	ldr	r3, [r7, #0]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	021b      	lsls	r3, r3, #8
 800b21a:	68fa      	ldr	r2, [r7, #12]
 800b21c:	4313      	orrs	r3, r2
 800b21e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b220:	693b      	ldr	r3, [r7, #16]
 800b222:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b226:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b228:	683b      	ldr	r3, [r7, #0]
 800b22a:	689b      	ldr	r3, [r3, #8]
 800b22c:	031b      	lsls	r3, r3, #12
 800b22e:	693a      	ldr	r2, [r7, #16]
 800b230:	4313      	orrs	r3, r2
 800b232:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	4a12      	ldr	r2, [pc, #72]	; (800b280 <TIM_OC4_SetConfig+0xa4>)
 800b238:	4293      	cmp	r3, r2
 800b23a:	d003      	beq.n	800b244 <TIM_OC4_SetConfig+0x68>
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	4a11      	ldr	r2, [pc, #68]	; (800b284 <TIM_OC4_SetConfig+0xa8>)
 800b240:	4293      	cmp	r3, r2
 800b242:	d109      	bne.n	800b258 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b244:	697b      	ldr	r3, [r7, #20]
 800b246:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b24a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	695b      	ldr	r3, [r3, #20]
 800b250:	019b      	lsls	r3, r3, #6
 800b252:	697a      	ldr	r2, [r7, #20]
 800b254:	4313      	orrs	r3, r2
 800b256:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	697a      	ldr	r2, [r7, #20]
 800b25c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	68fa      	ldr	r2, [r7, #12]
 800b262:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b264:	683b      	ldr	r3, [r7, #0]
 800b266:	685a      	ldr	r2, [r3, #4]
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	693a      	ldr	r2, [r7, #16]
 800b270:	621a      	str	r2, [r3, #32]
}
 800b272:	bf00      	nop
 800b274:	371c      	adds	r7, #28
 800b276:	46bd      	mov	sp, r7
 800b278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27c:	4770      	bx	lr
 800b27e:	bf00      	nop
 800b280:	40010000 	.word	0x40010000
 800b284:	40010400 	.word	0x40010400

0800b288 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b288:	b480      	push	{r7}
 800b28a:	b087      	sub	sp, #28
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	60f8      	str	r0, [r7, #12]
 800b290:	60b9      	str	r1, [r7, #8]
 800b292:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	6a1b      	ldr	r3, [r3, #32]
 800b298:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	6a1b      	ldr	r3, [r3, #32]
 800b29e:	f023 0201 	bic.w	r2, r3, #1
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	699b      	ldr	r3, [r3, #24]
 800b2aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b2ac:	693b      	ldr	r3, [r7, #16]
 800b2ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b2b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	011b      	lsls	r3, r3, #4
 800b2b8:	693a      	ldr	r2, [r7, #16]
 800b2ba:	4313      	orrs	r3, r2
 800b2bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b2be:	697b      	ldr	r3, [r7, #20]
 800b2c0:	f023 030a 	bic.w	r3, r3, #10
 800b2c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b2c6:	697a      	ldr	r2, [r7, #20]
 800b2c8:	68bb      	ldr	r3, [r7, #8]
 800b2ca:	4313      	orrs	r3, r2
 800b2cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	693a      	ldr	r2, [r7, #16]
 800b2d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	697a      	ldr	r2, [r7, #20]
 800b2d8:	621a      	str	r2, [r3, #32]
}
 800b2da:	bf00      	nop
 800b2dc:	371c      	adds	r7, #28
 800b2de:	46bd      	mov	sp, r7
 800b2e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e4:	4770      	bx	lr

0800b2e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b2e6:	b480      	push	{r7}
 800b2e8:	b087      	sub	sp, #28
 800b2ea:	af00      	add	r7, sp, #0
 800b2ec:	60f8      	str	r0, [r7, #12]
 800b2ee:	60b9      	str	r1, [r7, #8]
 800b2f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	6a1b      	ldr	r3, [r3, #32]
 800b2f6:	f023 0210 	bic.w	r2, r3, #16
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	699b      	ldr	r3, [r3, #24]
 800b302:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	6a1b      	ldr	r3, [r3, #32]
 800b308:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b30a:	697b      	ldr	r3, [r7, #20]
 800b30c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b310:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	031b      	lsls	r3, r3, #12
 800b316:	697a      	ldr	r2, [r7, #20]
 800b318:	4313      	orrs	r3, r2
 800b31a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b31c:	693b      	ldr	r3, [r7, #16]
 800b31e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b322:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b324:	68bb      	ldr	r3, [r7, #8]
 800b326:	011b      	lsls	r3, r3, #4
 800b328:	693a      	ldr	r2, [r7, #16]
 800b32a:	4313      	orrs	r3, r2
 800b32c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	697a      	ldr	r2, [r7, #20]
 800b332:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	693a      	ldr	r2, [r7, #16]
 800b338:	621a      	str	r2, [r3, #32]
}
 800b33a:	bf00      	nop
 800b33c:	371c      	adds	r7, #28
 800b33e:	46bd      	mov	sp, r7
 800b340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b344:	4770      	bx	lr

0800b346 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b346:	b480      	push	{r7}
 800b348:	b085      	sub	sp, #20
 800b34a:	af00      	add	r7, sp, #0
 800b34c:	6078      	str	r0, [r7, #4]
 800b34e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	689b      	ldr	r3, [r3, #8]
 800b354:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b35c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b35e:	683a      	ldr	r2, [r7, #0]
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	4313      	orrs	r3, r2
 800b364:	f043 0307 	orr.w	r3, r3, #7
 800b368:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	68fa      	ldr	r2, [r7, #12]
 800b36e:	609a      	str	r2, [r3, #8]
}
 800b370:	bf00      	nop
 800b372:	3714      	adds	r7, #20
 800b374:	46bd      	mov	sp, r7
 800b376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b37a:	4770      	bx	lr

0800b37c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b37c:	b480      	push	{r7}
 800b37e:	b087      	sub	sp, #28
 800b380:	af00      	add	r7, sp, #0
 800b382:	60f8      	str	r0, [r7, #12]
 800b384:	60b9      	str	r1, [r7, #8]
 800b386:	607a      	str	r2, [r7, #4]
 800b388:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	689b      	ldr	r3, [r3, #8]
 800b38e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b390:	697b      	ldr	r3, [r7, #20]
 800b392:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b396:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b398:	683b      	ldr	r3, [r7, #0]
 800b39a:	021a      	lsls	r2, r3, #8
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	431a      	orrs	r2, r3
 800b3a0:	68bb      	ldr	r3, [r7, #8]
 800b3a2:	4313      	orrs	r3, r2
 800b3a4:	697a      	ldr	r2, [r7, #20]
 800b3a6:	4313      	orrs	r3, r2
 800b3a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	697a      	ldr	r2, [r7, #20]
 800b3ae:	609a      	str	r2, [r3, #8]
}
 800b3b0:	bf00      	nop
 800b3b2:	371c      	adds	r7, #28
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ba:	4770      	bx	lr

0800b3bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b3bc:	b480      	push	{r7}
 800b3be:	b087      	sub	sp, #28
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	60f8      	str	r0, [r7, #12]
 800b3c4:	60b9      	str	r1, [r7, #8]
 800b3c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b3c8:	68bb      	ldr	r3, [r7, #8]
 800b3ca:	f003 031f 	and.w	r3, r3, #31
 800b3ce:	2201      	movs	r2, #1
 800b3d0:	fa02 f303 	lsl.w	r3, r2, r3
 800b3d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	6a1a      	ldr	r2, [r3, #32]
 800b3da:	697b      	ldr	r3, [r7, #20]
 800b3dc:	43db      	mvns	r3, r3
 800b3de:	401a      	ands	r2, r3
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	6a1a      	ldr	r2, [r3, #32]
 800b3e8:	68bb      	ldr	r3, [r7, #8]
 800b3ea:	f003 031f 	and.w	r3, r3, #31
 800b3ee:	6879      	ldr	r1, [r7, #4]
 800b3f0:	fa01 f303 	lsl.w	r3, r1, r3
 800b3f4:	431a      	orrs	r2, r3
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	621a      	str	r2, [r3, #32]
}
 800b3fa:	bf00      	nop
 800b3fc:	371c      	adds	r7, #28
 800b3fe:	46bd      	mov	sp, r7
 800b400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b404:	4770      	bx	lr
	...

0800b408 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b408:	b480      	push	{r7}
 800b40a:	b085      	sub	sp, #20
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	6078      	str	r0, [r7, #4]
 800b410:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b418:	2b01      	cmp	r3, #1
 800b41a:	d101      	bne.n	800b420 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b41c:	2302      	movs	r3, #2
 800b41e:	e05a      	b.n	800b4d6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	2201      	movs	r2, #1
 800b424:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2202      	movs	r2, #2
 800b42c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	685b      	ldr	r3, [r3, #4]
 800b436:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	689b      	ldr	r3, [r3, #8]
 800b43e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b446:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b448:	683b      	ldr	r3, [r7, #0]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	68fa      	ldr	r2, [r7, #12]
 800b44e:	4313      	orrs	r3, r2
 800b450:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	68fa      	ldr	r2, [r7, #12]
 800b458:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	4a21      	ldr	r2, [pc, #132]	; (800b4e4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b460:	4293      	cmp	r3, r2
 800b462:	d022      	beq.n	800b4aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b46c:	d01d      	beq.n	800b4aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	4a1d      	ldr	r2, [pc, #116]	; (800b4e8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b474:	4293      	cmp	r3, r2
 800b476:	d018      	beq.n	800b4aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	4a1b      	ldr	r2, [pc, #108]	; (800b4ec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b47e:	4293      	cmp	r3, r2
 800b480:	d013      	beq.n	800b4aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	4a1a      	ldr	r2, [pc, #104]	; (800b4f0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b488:	4293      	cmp	r3, r2
 800b48a:	d00e      	beq.n	800b4aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	4a18      	ldr	r2, [pc, #96]	; (800b4f4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b492:	4293      	cmp	r3, r2
 800b494:	d009      	beq.n	800b4aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	4a17      	ldr	r2, [pc, #92]	; (800b4f8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b49c:	4293      	cmp	r3, r2
 800b49e:	d004      	beq.n	800b4aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	4a15      	ldr	r2, [pc, #84]	; (800b4fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b4a6:	4293      	cmp	r3, r2
 800b4a8:	d10c      	bne.n	800b4c4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b4b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b4b2:	683b      	ldr	r3, [r7, #0]
 800b4b4:	685b      	ldr	r3, [r3, #4]
 800b4b6:	68ba      	ldr	r2, [r7, #8]
 800b4b8:	4313      	orrs	r3, r2
 800b4ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	68ba      	ldr	r2, [r7, #8]
 800b4c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	2201      	movs	r2, #1
 800b4c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b4d4:	2300      	movs	r3, #0
}
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	3714      	adds	r7, #20
 800b4da:	46bd      	mov	sp, r7
 800b4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e0:	4770      	bx	lr
 800b4e2:	bf00      	nop
 800b4e4:	40010000 	.word	0x40010000
 800b4e8:	40000400 	.word	0x40000400
 800b4ec:	40000800 	.word	0x40000800
 800b4f0:	40000c00 	.word	0x40000c00
 800b4f4:	40010400 	.word	0x40010400
 800b4f8:	40014000 	.word	0x40014000
 800b4fc:	40001800 	.word	0x40001800

0800b500 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b500:	b580      	push	{r7, lr}
 800b502:	b082      	sub	sp, #8
 800b504:	af00      	add	r7, sp, #0
 800b506:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d101      	bne.n	800b512 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b50e:	2301      	movs	r3, #1
 800b510:	e03f      	b.n	800b592 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b518:	b2db      	uxtb	r3, r3
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d106      	bne.n	800b52c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	2200      	movs	r2, #0
 800b522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b526:	6878      	ldr	r0, [r7, #4]
 800b528:	f7f8 fb02 	bl	8003b30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	2224      	movs	r2, #36	; 0x24
 800b530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	68da      	ldr	r2, [r3, #12]
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b542:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b544:	6878      	ldr	r0, [r7, #4]
 800b546:	f000 fddf 	bl	800c108 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	691a      	ldr	r2, [r3, #16]
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b558:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	695a      	ldr	r2, [r3, #20]
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b568:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	68da      	ldr	r2, [r3, #12]
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b578:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	2200      	movs	r2, #0
 800b57e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	2220      	movs	r2, #32
 800b584:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	2220      	movs	r2, #32
 800b58c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800b590:	2300      	movs	r3, #0
}
 800b592:	4618      	mov	r0, r3
 800b594:	3708      	adds	r7, #8
 800b596:	46bd      	mov	sp, r7
 800b598:	bd80      	pop	{r7, pc}

0800b59a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b59a:	b580      	push	{r7, lr}
 800b59c:	b08a      	sub	sp, #40	; 0x28
 800b59e:	af02      	add	r7, sp, #8
 800b5a0:	60f8      	str	r0, [r7, #12]
 800b5a2:	60b9      	str	r1, [r7, #8]
 800b5a4:	603b      	str	r3, [r7, #0]
 800b5a6:	4613      	mov	r3, r2
 800b5a8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800b5aa:	2300      	movs	r3, #0
 800b5ac:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b5b4:	b2db      	uxtb	r3, r3
 800b5b6:	2b20      	cmp	r3, #32
 800b5b8:	d17c      	bne.n	800b6b4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800b5ba:	68bb      	ldr	r3, [r7, #8]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d002      	beq.n	800b5c6 <HAL_UART_Transmit+0x2c>
 800b5c0:	88fb      	ldrh	r3, [r7, #6]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d101      	bne.n	800b5ca <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800b5c6:	2301      	movs	r3, #1
 800b5c8:	e075      	b.n	800b6b6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b5d0:	2b01      	cmp	r3, #1
 800b5d2:	d101      	bne.n	800b5d8 <HAL_UART_Transmit+0x3e>
 800b5d4:	2302      	movs	r3, #2
 800b5d6:	e06e      	b.n	800b6b6 <HAL_UART_Transmit+0x11c>
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	2201      	movs	r2, #1
 800b5dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	2200      	movs	r2, #0
 800b5e4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	2221      	movs	r2, #33	; 0x21
 800b5ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b5ee:	f7fa fdcd 	bl	800618c <HAL_GetTick>
 800b5f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	88fa      	ldrh	r2, [r7, #6]
 800b5f8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	88fa      	ldrh	r2, [r7, #6]
 800b5fe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	689b      	ldr	r3, [r3, #8]
 800b604:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b608:	d108      	bne.n	800b61c <HAL_UART_Transmit+0x82>
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	691b      	ldr	r3, [r3, #16]
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d104      	bne.n	800b61c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800b612:	2300      	movs	r3, #0
 800b614:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800b616:	68bb      	ldr	r3, [r7, #8]
 800b618:	61bb      	str	r3, [r7, #24]
 800b61a:	e003      	b.n	800b624 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800b61c:	68bb      	ldr	r3, [r7, #8]
 800b61e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b620:	2300      	movs	r3, #0
 800b622:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	2200      	movs	r2, #0
 800b628:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800b62c:	e02a      	b.n	800b684 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b62e:	683b      	ldr	r3, [r7, #0]
 800b630:	9300      	str	r3, [sp, #0]
 800b632:	697b      	ldr	r3, [r7, #20]
 800b634:	2200      	movs	r2, #0
 800b636:	2180      	movs	r1, #128	; 0x80
 800b638:	68f8      	ldr	r0, [r7, #12]
 800b63a:	f000 fb27 	bl	800bc8c <UART_WaitOnFlagUntilTimeout>
 800b63e:	4603      	mov	r3, r0
 800b640:	2b00      	cmp	r3, #0
 800b642:	d001      	beq.n	800b648 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800b644:	2303      	movs	r3, #3
 800b646:	e036      	b.n	800b6b6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800b648:	69fb      	ldr	r3, [r7, #28]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d10b      	bne.n	800b666 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b64e:	69bb      	ldr	r3, [r7, #24]
 800b650:	881b      	ldrh	r3, [r3, #0]
 800b652:	461a      	mov	r2, r3
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b65c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800b65e:	69bb      	ldr	r3, [r7, #24]
 800b660:	3302      	adds	r3, #2
 800b662:	61bb      	str	r3, [r7, #24]
 800b664:	e007      	b.n	800b676 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800b666:	69fb      	ldr	r3, [r7, #28]
 800b668:	781a      	ldrb	r2, [r3, #0]
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800b670:	69fb      	ldr	r3, [r7, #28]
 800b672:	3301      	adds	r3, #1
 800b674:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b67a:	b29b      	uxth	r3, r3
 800b67c:	3b01      	subs	r3, #1
 800b67e:	b29a      	uxth	r2, r3
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b688:	b29b      	uxth	r3, r3
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d1cf      	bne.n	800b62e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b68e:	683b      	ldr	r3, [r7, #0]
 800b690:	9300      	str	r3, [sp, #0]
 800b692:	697b      	ldr	r3, [r7, #20]
 800b694:	2200      	movs	r2, #0
 800b696:	2140      	movs	r1, #64	; 0x40
 800b698:	68f8      	ldr	r0, [r7, #12]
 800b69a:	f000 faf7 	bl	800bc8c <UART_WaitOnFlagUntilTimeout>
 800b69e:	4603      	mov	r3, r0
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d001      	beq.n	800b6a8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800b6a4:	2303      	movs	r3, #3
 800b6a6:	e006      	b.n	800b6b6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	2220      	movs	r2, #32
 800b6ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	e000      	b.n	800b6b6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800b6b4:	2302      	movs	r3, #2
  }
}
 800b6b6:	4618      	mov	r0, r3
 800b6b8:	3720      	adds	r7, #32
 800b6ba:	46bd      	mov	sp, r7
 800b6bc:	bd80      	pop	{r7, pc}

0800b6be <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b6be:	b580      	push	{r7, lr}
 800b6c0:	b084      	sub	sp, #16
 800b6c2:	af00      	add	r7, sp, #0
 800b6c4:	60f8      	str	r0, [r7, #12]
 800b6c6:	60b9      	str	r1, [r7, #8]
 800b6c8:	4613      	mov	r3, r2
 800b6ca:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b6d2:	b2db      	uxtb	r3, r3
 800b6d4:	2b20      	cmp	r3, #32
 800b6d6:	d11d      	bne.n	800b714 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800b6d8:	68bb      	ldr	r3, [r7, #8]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d002      	beq.n	800b6e4 <HAL_UART_Receive_IT+0x26>
 800b6de:	88fb      	ldrh	r3, [r7, #6]
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d101      	bne.n	800b6e8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800b6e4:	2301      	movs	r3, #1
 800b6e6:	e016      	b.n	800b716 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b6ee:	2b01      	cmp	r3, #1
 800b6f0:	d101      	bne.n	800b6f6 <HAL_UART_Receive_IT+0x38>
 800b6f2:	2302      	movs	r3, #2
 800b6f4:	e00f      	b.n	800b716 <HAL_UART_Receive_IT+0x58>
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	2201      	movs	r2, #1
 800b6fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	2200      	movs	r2, #0
 800b702:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 800b704:	88fb      	ldrh	r3, [r7, #6]
 800b706:	461a      	mov	r2, r3
 800b708:	68b9      	ldr	r1, [r7, #8]
 800b70a:	68f8      	ldr	r0, [r7, #12]
 800b70c:	f000 fb08 	bl	800bd20 <UART_Start_Receive_IT>
 800b710:	4603      	mov	r3, r0
 800b712:	e000      	b.n	800b716 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800b714:	2302      	movs	r3, #2
  }
}
 800b716:	4618      	mov	r0, r3
 800b718:	3710      	adds	r7, #16
 800b71a:	46bd      	mov	sp, r7
 800b71c:	bd80      	pop	{r7, pc}

0800b71e <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b71e:	b580      	push	{r7, lr}
 800b720:	b084      	sub	sp, #16
 800b722:	af00      	add	r7, sp, #0
 800b724:	60f8      	str	r0, [r7, #12]
 800b726:	60b9      	str	r1, [r7, #8]
 800b728:	4613      	mov	r3, r2
 800b72a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b732:	b2db      	uxtb	r3, r3
 800b734:	2b20      	cmp	r3, #32
 800b736:	d11d      	bne.n	800b774 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800b738:	68bb      	ldr	r3, [r7, #8]
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d002      	beq.n	800b744 <HAL_UART_Receive_DMA+0x26>
 800b73e:	88fb      	ldrh	r3, [r7, #6]
 800b740:	2b00      	cmp	r3, #0
 800b742:	d101      	bne.n	800b748 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800b744:	2301      	movs	r3, #1
 800b746:	e016      	b.n	800b776 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b74e:	2b01      	cmp	r3, #1
 800b750:	d101      	bne.n	800b756 <HAL_UART_Receive_DMA+0x38>
 800b752:	2302      	movs	r3, #2
 800b754:	e00f      	b.n	800b776 <HAL_UART_Receive_DMA+0x58>
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	2201      	movs	r2, #1
 800b75a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	2200      	movs	r2, #0
 800b762:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 800b764:	88fb      	ldrh	r3, [r7, #6]
 800b766:	461a      	mov	r2, r3
 800b768:	68b9      	ldr	r1, [r7, #8]
 800b76a:	68f8      	ldr	r0, [r7, #12]
 800b76c:	f000 fb12 	bl	800bd94 <UART_Start_Receive_DMA>
 800b770:	4603      	mov	r3, r0
 800b772:	e000      	b.n	800b776 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800b774:	2302      	movs	r3, #2
  }
}
 800b776:	4618      	mov	r0, r3
 800b778:	3710      	adds	r7, #16
 800b77a:	46bd      	mov	sp, r7
 800b77c:	bd80      	pop	{r7, pc}
	...

0800b780 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b780:	b580      	push	{r7, lr}
 800b782:	b08a      	sub	sp, #40	; 0x28
 800b784:	af00      	add	r7, sp, #0
 800b786:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	68db      	ldr	r3, [r3, #12]
 800b796:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	695b      	ldr	r3, [r3, #20]
 800b79e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800b7a0:	2300      	movs	r3, #0
 800b7a2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b7a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7aa:	f003 030f 	and.w	r3, r3, #15
 800b7ae:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800b7b0:	69bb      	ldr	r3, [r7, #24]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d10d      	bne.n	800b7d2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b7b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7b8:	f003 0320 	and.w	r3, r3, #32
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d008      	beq.n	800b7d2 <HAL_UART_IRQHandler+0x52>
 800b7c0:	6a3b      	ldr	r3, [r7, #32]
 800b7c2:	f003 0320 	and.w	r3, r3, #32
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d003      	beq.n	800b7d2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800b7ca:	6878      	ldr	r0, [r7, #4]
 800b7cc:	f000 fc05 	bl	800bfda <UART_Receive_IT>
      return;
 800b7d0:	e17c      	b.n	800bacc <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b7d2:	69bb      	ldr	r3, [r7, #24]
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	f000 80b1 	beq.w	800b93c <HAL_UART_IRQHandler+0x1bc>
 800b7da:	69fb      	ldr	r3, [r7, #28]
 800b7dc:	f003 0301 	and.w	r3, r3, #1
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d105      	bne.n	800b7f0 <HAL_UART_IRQHandler+0x70>
 800b7e4:	6a3b      	ldr	r3, [r7, #32]
 800b7e6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	f000 80a6 	beq.w	800b93c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b7f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7f2:	f003 0301 	and.w	r3, r3, #1
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d00a      	beq.n	800b810 <HAL_UART_IRQHandler+0x90>
 800b7fa:	6a3b      	ldr	r3, [r7, #32]
 800b7fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b800:	2b00      	cmp	r3, #0
 800b802:	d005      	beq.n	800b810 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b808:	f043 0201 	orr.w	r2, r3, #1
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b812:	f003 0304 	and.w	r3, r3, #4
 800b816:	2b00      	cmp	r3, #0
 800b818:	d00a      	beq.n	800b830 <HAL_UART_IRQHandler+0xb0>
 800b81a:	69fb      	ldr	r3, [r7, #28]
 800b81c:	f003 0301 	and.w	r3, r3, #1
 800b820:	2b00      	cmp	r3, #0
 800b822:	d005      	beq.n	800b830 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b828:	f043 0202 	orr.w	r2, r3, #2
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b832:	f003 0302 	and.w	r3, r3, #2
 800b836:	2b00      	cmp	r3, #0
 800b838:	d00a      	beq.n	800b850 <HAL_UART_IRQHandler+0xd0>
 800b83a:	69fb      	ldr	r3, [r7, #28]
 800b83c:	f003 0301 	and.w	r3, r3, #1
 800b840:	2b00      	cmp	r3, #0
 800b842:	d005      	beq.n	800b850 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b848:	f043 0204 	orr.w	r2, r3, #4
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800b850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b852:	f003 0308 	and.w	r3, r3, #8
 800b856:	2b00      	cmp	r3, #0
 800b858:	d00f      	beq.n	800b87a <HAL_UART_IRQHandler+0xfa>
 800b85a:	6a3b      	ldr	r3, [r7, #32]
 800b85c:	f003 0320 	and.w	r3, r3, #32
 800b860:	2b00      	cmp	r3, #0
 800b862:	d104      	bne.n	800b86e <HAL_UART_IRQHandler+0xee>
 800b864:	69fb      	ldr	r3, [r7, #28]
 800b866:	f003 0301 	and.w	r3, r3, #1
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d005      	beq.n	800b87a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b872:	f043 0208 	orr.w	r2, r3, #8
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b87e:	2b00      	cmp	r3, #0
 800b880:	f000 811f 	beq.w	800bac2 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b886:	f003 0320 	and.w	r3, r3, #32
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d007      	beq.n	800b89e <HAL_UART_IRQHandler+0x11e>
 800b88e:	6a3b      	ldr	r3, [r7, #32]
 800b890:	f003 0320 	and.w	r3, r3, #32
 800b894:	2b00      	cmp	r3, #0
 800b896:	d002      	beq.n	800b89e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800b898:	6878      	ldr	r0, [r7, #4]
 800b89a:	f000 fb9e 	bl	800bfda <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	695b      	ldr	r3, [r3, #20]
 800b8a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b8a8:	2b40      	cmp	r3, #64	; 0x40
 800b8aa:	bf0c      	ite	eq
 800b8ac:	2301      	moveq	r3, #1
 800b8ae:	2300      	movne	r3, #0
 800b8b0:	b2db      	uxtb	r3, r3
 800b8b2:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b8b8:	f003 0308 	and.w	r3, r3, #8
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d102      	bne.n	800b8c6 <HAL_UART_IRQHandler+0x146>
 800b8c0:	697b      	ldr	r3, [r7, #20]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d031      	beq.n	800b92a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b8c6:	6878      	ldr	r0, [r7, #4]
 800b8c8:	f000 fade 	bl	800be88 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	695b      	ldr	r3, [r3, #20]
 800b8d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b8d6:	2b40      	cmp	r3, #64	; 0x40
 800b8d8:	d123      	bne.n	800b922 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	695a      	ldr	r2, [r3, #20]
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b8e8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d013      	beq.n	800b91a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8f6:	4a77      	ldr	r2, [pc, #476]	; (800bad4 <HAL_UART_IRQHandler+0x354>)
 800b8f8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8fe:	4618      	mov	r0, r3
 800b900:	f7fb fac8 	bl	8006e94 <HAL_DMA_Abort_IT>
 800b904:	4603      	mov	r3, r0
 800b906:	2b00      	cmp	r3, #0
 800b908:	d016      	beq.n	800b938 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b90e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b910:	687a      	ldr	r2, [r7, #4]
 800b912:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b914:	4610      	mov	r0, r2
 800b916:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b918:	e00e      	b.n	800b938 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b91a:	6878      	ldr	r0, [r7, #4]
 800b91c:	f000 f8f0 	bl	800bb00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b920:	e00a      	b.n	800b938 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b922:	6878      	ldr	r0, [r7, #4]
 800b924:	f000 f8ec 	bl	800bb00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b928:	e006      	b.n	800b938 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b92a:	6878      	ldr	r0, [r7, #4]
 800b92c:	f000 f8e8 	bl	800bb00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2200      	movs	r2, #0
 800b934:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800b936:	e0c4      	b.n	800bac2 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b938:	bf00      	nop
    return;
 800b93a:	e0c2      	b.n	800bac2 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b940:	2b01      	cmp	r3, #1
 800b942:	f040 80a2 	bne.w	800ba8a <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800b946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b948:	f003 0310 	and.w	r3, r3, #16
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	f000 809c 	beq.w	800ba8a <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800b952:	6a3b      	ldr	r3, [r7, #32]
 800b954:	f003 0310 	and.w	r3, r3, #16
 800b958:	2b00      	cmp	r3, #0
 800b95a:	f000 8096 	beq.w	800ba8a <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b95e:	2300      	movs	r3, #0
 800b960:	60fb      	str	r3, [r7, #12]
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	60fb      	str	r3, [r7, #12]
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	685b      	ldr	r3, [r3, #4]
 800b970:	60fb      	str	r3, [r7, #12]
 800b972:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	695b      	ldr	r3, [r3, #20]
 800b97a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b97e:	2b40      	cmp	r3, #64	; 0x40
 800b980:	d14f      	bne.n	800ba22 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	685b      	ldr	r3, [r3, #4]
 800b98a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800b98c:	8a3b      	ldrh	r3, [r7, #16]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	f000 8099 	beq.w	800bac6 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b998:	8a3a      	ldrh	r2, [r7, #16]
 800b99a:	429a      	cmp	r2, r3
 800b99c:	f080 8093 	bcs.w	800bac6 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	8a3a      	ldrh	r2, [r7, #16]
 800b9a4:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9aa:	69db      	ldr	r3, [r3, #28]
 800b9ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b9b0:	d02b      	beq.n	800ba0a <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	68da      	ldr	r2, [r3, #12]
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b9c0:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	695a      	ldr	r2, [r3, #20]
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	f022 0201 	bic.w	r2, r2, #1
 800b9d0:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	695a      	ldr	r2, [r3, #20]
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b9e0:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	2220      	movs	r2, #32
 800b9e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	2200      	movs	r2, #0
 800b9ee:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	68da      	ldr	r2, [r3, #12]
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	f022 0210 	bic.w	r2, r2, #16
 800b9fe:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba04:	4618      	mov	r0, r3
 800ba06:	f7fb f9d5 	bl	8006db4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ba12:	b29b      	uxth	r3, r3
 800ba14:	1ad3      	subs	r3, r2, r3
 800ba16:	b29b      	uxth	r3, r3
 800ba18:	4619      	mov	r1, r3
 800ba1a:	6878      	ldr	r0, [r7, #4]
 800ba1c:	f000 f87a 	bl	800bb14 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800ba20:	e051      	b.n	800bac6 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ba2a:	b29b      	uxth	r3, r3
 800ba2c:	1ad3      	subs	r3, r2, r3
 800ba2e:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ba34:	b29b      	uxth	r3, r3
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d047      	beq.n	800baca <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 800ba3a:	8a7b      	ldrh	r3, [r7, #18]
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d044      	beq.n	800baca <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	68da      	ldr	r2, [r3, #12]
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800ba4e:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	695a      	ldr	r2, [r3, #20]
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	f022 0201 	bic.w	r2, r2, #1
 800ba5e:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	2220      	movs	r2, #32
 800ba64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	2200      	movs	r2, #0
 800ba6c:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	68da      	ldr	r2, [r3, #12]
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	f022 0210 	bic.w	r2, r2, #16
 800ba7c:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ba7e:	8a7b      	ldrh	r3, [r7, #18]
 800ba80:	4619      	mov	r1, r3
 800ba82:	6878      	ldr	r0, [r7, #4]
 800ba84:	f000 f846 	bl	800bb14 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800ba88:	e01f      	b.n	800baca <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800ba8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d008      	beq.n	800baa6 <HAL_UART_IRQHandler+0x326>
 800ba94:	6a3b      	ldr	r3, [r7, #32]
 800ba96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d003      	beq.n	800baa6 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 800ba9e:	6878      	ldr	r0, [r7, #4]
 800baa0:	f000 fa33 	bl	800bf0a <UART_Transmit_IT>
    return;
 800baa4:	e012      	b.n	800bacc <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800baa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800baa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800baac:	2b00      	cmp	r3, #0
 800baae:	d00d      	beq.n	800bacc <HAL_UART_IRQHandler+0x34c>
 800bab0:	6a3b      	ldr	r3, [r7, #32]
 800bab2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d008      	beq.n	800bacc <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 800baba:	6878      	ldr	r0, [r7, #4]
 800babc:	f000 fa75 	bl	800bfaa <UART_EndTransmit_IT>
    return;
 800bac0:	e004      	b.n	800bacc <HAL_UART_IRQHandler+0x34c>
    return;
 800bac2:	bf00      	nop
 800bac4:	e002      	b.n	800bacc <HAL_UART_IRQHandler+0x34c>
      return;
 800bac6:	bf00      	nop
 800bac8:	e000      	b.n	800bacc <HAL_UART_IRQHandler+0x34c>
      return;
 800baca:	bf00      	nop
  }
}
 800bacc:	3728      	adds	r7, #40	; 0x28
 800bace:	46bd      	mov	sp, r7
 800bad0:	bd80      	pop	{r7, pc}
 800bad2:	bf00      	nop
 800bad4:	0800bee3 	.word	0x0800bee3

0800bad8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800bad8:	b480      	push	{r7}
 800bada:	b083      	sub	sp, #12
 800badc:	af00      	add	r7, sp, #0
 800bade:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800bae0:	bf00      	nop
 800bae2:	370c      	adds	r7, #12
 800bae4:	46bd      	mov	sp, r7
 800bae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baea:	4770      	bx	lr

0800baec <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800baec:	b480      	push	{r7}
 800baee:	b083      	sub	sp, #12
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800baf4:	bf00      	nop
 800baf6:	370c      	adds	r7, #12
 800baf8:	46bd      	mov	sp, r7
 800bafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bafe:	4770      	bx	lr

0800bb00 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bb00:	b480      	push	{r7}
 800bb02:	b083      	sub	sp, #12
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800bb08:	bf00      	nop
 800bb0a:	370c      	adds	r7, #12
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb12:	4770      	bx	lr

0800bb14 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800bb14:	b480      	push	{r7}
 800bb16:	b083      	sub	sp, #12
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	6078      	str	r0, [r7, #4]
 800bb1c:	460b      	mov	r3, r1
 800bb1e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800bb20:	bf00      	nop
 800bb22:	370c      	adds	r7, #12
 800bb24:	46bd      	mov	sp, r7
 800bb26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2a:	4770      	bx	lr

0800bb2c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bb2c:	b580      	push	{r7, lr}
 800bb2e:	b084      	sub	sp, #16
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb38:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d12a      	bne.n	800bb9e <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	2200      	movs	r2, #0
 800bb4c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	68da      	ldr	r2, [r3, #12]
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800bb5c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	695a      	ldr	r2, [r3, #20]
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	f022 0201 	bic.w	r2, r2, #1
 800bb6c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	695a      	ldr	r2, [r3, #20]
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bb7c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	2220      	movs	r2, #32
 800bb82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb8a:	2b01      	cmp	r3, #1
 800bb8c:	d107      	bne.n	800bb9e <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	68da      	ldr	r2, [r3, #12]
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	f022 0210 	bic.w	r2, r2, #16
 800bb9c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bba2:	2b01      	cmp	r3, #1
 800bba4:	d106      	bne.n	800bbb4 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800bbaa:	4619      	mov	r1, r3
 800bbac:	68f8      	ldr	r0, [r7, #12]
 800bbae:	f7ff ffb1 	bl	800bb14 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800bbb2:	e002      	b.n	800bbba <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 800bbb4:	68f8      	ldr	r0, [r7, #12]
 800bbb6:	f7f6 f849 	bl	8001c4c <HAL_UART_RxCpltCallback>
}
 800bbba:	bf00      	nop
 800bbbc:	3710      	adds	r7, #16
 800bbbe:	46bd      	mov	sp, r7
 800bbc0:	bd80      	pop	{r7, pc}

0800bbc2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800bbc2:	b580      	push	{r7, lr}
 800bbc4:	b084      	sub	sp, #16
 800bbc6:	af00      	add	r7, sp, #0
 800bbc8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbce:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bbd4:	2b01      	cmp	r3, #1
 800bbd6:	d108      	bne.n	800bbea <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800bbdc:	085b      	lsrs	r3, r3, #1
 800bbde:	b29b      	uxth	r3, r3
 800bbe0:	4619      	mov	r1, r3
 800bbe2:	68f8      	ldr	r0, [r7, #12]
 800bbe4:	f7ff ff96 	bl	800bb14 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800bbe8:	e002      	b.n	800bbf0 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800bbea:	68f8      	ldr	r0, [r7, #12]
 800bbec:	f7ff ff7e 	bl	800baec <HAL_UART_RxHalfCpltCallback>
}
 800bbf0:	bf00      	nop
 800bbf2:	3710      	adds	r7, #16
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	bd80      	pop	{r7, pc}

0800bbf8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800bbf8:	b580      	push	{r7, lr}
 800bbfa:	b084      	sub	sp, #16
 800bbfc:	af00      	add	r7, sp, #0
 800bbfe:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800bc00:	2300      	movs	r3, #0
 800bc02:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc08:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800bc0a:	68bb      	ldr	r3, [r7, #8]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	695b      	ldr	r3, [r3, #20]
 800bc10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bc14:	2b80      	cmp	r3, #128	; 0x80
 800bc16:	bf0c      	ite	eq
 800bc18:	2301      	moveq	r3, #1
 800bc1a:	2300      	movne	r3, #0
 800bc1c:	b2db      	uxtb	r3, r3
 800bc1e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800bc20:	68bb      	ldr	r3, [r7, #8]
 800bc22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bc26:	b2db      	uxtb	r3, r3
 800bc28:	2b21      	cmp	r3, #33	; 0x21
 800bc2a:	d108      	bne.n	800bc3e <UART_DMAError+0x46>
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d005      	beq.n	800bc3e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800bc32:	68bb      	ldr	r3, [r7, #8]
 800bc34:	2200      	movs	r2, #0
 800bc36:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800bc38:	68b8      	ldr	r0, [r7, #8]
 800bc3a:	f000 f90f 	bl	800be5c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800bc3e:	68bb      	ldr	r3, [r7, #8]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	695b      	ldr	r3, [r3, #20]
 800bc44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc48:	2b40      	cmp	r3, #64	; 0x40
 800bc4a:	bf0c      	ite	eq
 800bc4c:	2301      	moveq	r3, #1
 800bc4e:	2300      	movne	r3, #0
 800bc50:	b2db      	uxtb	r3, r3
 800bc52:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800bc54:	68bb      	ldr	r3, [r7, #8]
 800bc56:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800bc5a:	b2db      	uxtb	r3, r3
 800bc5c:	2b22      	cmp	r3, #34	; 0x22
 800bc5e:	d108      	bne.n	800bc72 <UART_DMAError+0x7a>
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d005      	beq.n	800bc72 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800bc66:	68bb      	ldr	r3, [r7, #8]
 800bc68:	2200      	movs	r2, #0
 800bc6a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800bc6c:	68b8      	ldr	r0, [r7, #8]
 800bc6e:	f000 f90b 	bl	800be88 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800bc72:	68bb      	ldr	r3, [r7, #8]
 800bc74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc76:	f043 0210 	orr.w	r2, r3, #16
 800bc7a:	68bb      	ldr	r3, [r7, #8]
 800bc7c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bc7e:	68b8      	ldr	r0, [r7, #8]
 800bc80:	f7ff ff3e 	bl	800bb00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bc84:	bf00      	nop
 800bc86:	3710      	adds	r7, #16
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	bd80      	pop	{r7, pc}

0800bc8c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800bc8c:	b580      	push	{r7, lr}
 800bc8e:	b084      	sub	sp, #16
 800bc90:	af00      	add	r7, sp, #0
 800bc92:	60f8      	str	r0, [r7, #12]
 800bc94:	60b9      	str	r1, [r7, #8]
 800bc96:	603b      	str	r3, [r7, #0]
 800bc98:	4613      	mov	r3, r2
 800bc9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bc9c:	e02c      	b.n	800bcf8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bc9e:	69bb      	ldr	r3, [r7, #24]
 800bca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bca4:	d028      	beq.n	800bcf8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800bca6:	69bb      	ldr	r3, [r7, #24]
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d007      	beq.n	800bcbc <UART_WaitOnFlagUntilTimeout+0x30>
 800bcac:	f7fa fa6e 	bl	800618c <HAL_GetTick>
 800bcb0:	4602      	mov	r2, r0
 800bcb2:	683b      	ldr	r3, [r7, #0]
 800bcb4:	1ad3      	subs	r3, r2, r3
 800bcb6:	69ba      	ldr	r2, [r7, #24]
 800bcb8:	429a      	cmp	r2, r3
 800bcba:	d21d      	bcs.n	800bcf8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	68da      	ldr	r2, [r3, #12]
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800bcca:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	695a      	ldr	r2, [r3, #20]
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	f022 0201 	bic.w	r2, r2, #1
 800bcda:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	2220      	movs	r2, #32
 800bce0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	2220      	movs	r2, #32
 800bce8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	2200      	movs	r2, #0
 800bcf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800bcf4:	2303      	movs	r3, #3
 800bcf6:	e00f      	b.n	800bd18 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	681a      	ldr	r2, [r3, #0]
 800bcfe:	68bb      	ldr	r3, [r7, #8]
 800bd00:	4013      	ands	r3, r2
 800bd02:	68ba      	ldr	r2, [r7, #8]
 800bd04:	429a      	cmp	r2, r3
 800bd06:	bf0c      	ite	eq
 800bd08:	2301      	moveq	r3, #1
 800bd0a:	2300      	movne	r3, #0
 800bd0c:	b2db      	uxtb	r3, r3
 800bd0e:	461a      	mov	r2, r3
 800bd10:	79fb      	ldrb	r3, [r7, #7]
 800bd12:	429a      	cmp	r2, r3
 800bd14:	d0c3      	beq.n	800bc9e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800bd16:	2300      	movs	r3, #0
}
 800bd18:	4618      	mov	r0, r3
 800bd1a:	3710      	adds	r7, #16
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	bd80      	pop	{r7, pc}

0800bd20 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bd20:	b480      	push	{r7}
 800bd22:	b085      	sub	sp, #20
 800bd24:	af00      	add	r7, sp, #0
 800bd26:	60f8      	str	r0, [r7, #12]
 800bd28:	60b9      	str	r1, [r7, #8]
 800bd2a:	4613      	mov	r3, r2
 800bd2c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	68ba      	ldr	r2, [r7, #8]
 800bd32:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	88fa      	ldrh	r2, [r7, #6]
 800bd38:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	88fa      	ldrh	r2, [r7, #6]
 800bd3e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	2200      	movs	r2, #0
 800bd44:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	2222      	movs	r2, #34	; 0x22
 800bd4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	2200      	movs	r2, #0
 800bd52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	68da      	ldr	r2, [r3, #12]
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bd64:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	695a      	ldr	r2, [r3, #20]
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	f042 0201 	orr.w	r2, r2, #1
 800bd74:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	68da      	ldr	r2, [r3, #12]
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	f042 0220 	orr.w	r2, r2, #32
 800bd84:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800bd86:	2300      	movs	r3, #0
}
 800bd88:	4618      	mov	r0, r3
 800bd8a:	3714      	adds	r7, #20
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd92:	4770      	bx	lr

0800bd94 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bd94:	b580      	push	{r7, lr}
 800bd96:	b086      	sub	sp, #24
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	60f8      	str	r0, [r7, #12]
 800bd9c:	60b9      	str	r1, [r7, #8]
 800bd9e:	4613      	mov	r3, r2
 800bda0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800bda2:	68ba      	ldr	r2, [r7, #8]
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	88fa      	ldrh	r2, [r7, #6]
 800bdac:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	2200      	movs	r2, #0
 800bdb2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	2222      	movs	r2, #34	; 0x22
 800bdb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdc0:	4a23      	ldr	r2, [pc, #140]	; (800be50 <UART_Start_Receive_DMA+0xbc>)
 800bdc2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdc8:	4a22      	ldr	r2, [pc, #136]	; (800be54 <UART_Start_Receive_DMA+0xc0>)
 800bdca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdd0:	4a21      	ldr	r2, [pc, #132]	; (800be58 <UART_Start_Receive_DMA+0xc4>)
 800bdd2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdd8:	2200      	movs	r2, #0
 800bdda:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800bddc:	f107 0308 	add.w	r3, r7, #8
 800bde0:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	3304      	adds	r3, #4
 800bdec:	4619      	mov	r1, r3
 800bdee:	697b      	ldr	r3, [r7, #20]
 800bdf0:	681a      	ldr	r2, [r3, #0]
 800bdf2:	88fb      	ldrh	r3, [r7, #6]
 800bdf4:	f7fa ff86 	bl	8006d04 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	613b      	str	r3, [r7, #16]
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	613b      	str	r3, [r7, #16]
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	685b      	ldr	r3, [r3, #4]
 800be0a:	613b      	str	r3, [r7, #16]
 800be0c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	2200      	movs	r2, #0
 800be12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	68da      	ldr	r2, [r3, #12]
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800be24:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	695a      	ldr	r2, [r3, #20]
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	f042 0201 	orr.w	r2, r2, #1
 800be34:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	695a      	ldr	r2, [r3, #20]
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800be44:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800be46:	2300      	movs	r3, #0
}
 800be48:	4618      	mov	r0, r3
 800be4a:	3718      	adds	r7, #24
 800be4c:	46bd      	mov	sp, r7
 800be4e:	bd80      	pop	{r7, pc}
 800be50:	0800bb2d 	.word	0x0800bb2d
 800be54:	0800bbc3 	.word	0x0800bbc3
 800be58:	0800bbf9 	.word	0x0800bbf9

0800be5c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800be5c:	b480      	push	{r7}
 800be5e:	b083      	sub	sp, #12
 800be60:	af00      	add	r7, sp, #0
 800be62:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	68da      	ldr	r2, [r3, #12]
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800be72:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	2220      	movs	r2, #32
 800be78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800be7c:	bf00      	nop
 800be7e:	370c      	adds	r7, #12
 800be80:	46bd      	mov	sp, r7
 800be82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be86:	4770      	bx	lr

0800be88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800be88:	b480      	push	{r7}
 800be8a:	b083      	sub	sp, #12
 800be8c:	af00      	add	r7, sp, #0
 800be8e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	68da      	ldr	r2, [r3, #12]
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800be9e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	695a      	ldr	r2, [r3, #20]
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	f022 0201 	bic.w	r2, r2, #1
 800beae:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800beb4:	2b01      	cmp	r3, #1
 800beb6:	d107      	bne.n	800bec8 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	68da      	ldr	r2, [r3, #12]
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	f022 0210 	bic.w	r2, r2, #16
 800bec6:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	2220      	movs	r2, #32
 800becc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	2200      	movs	r2, #0
 800bed4:	631a      	str	r2, [r3, #48]	; 0x30
}
 800bed6:	bf00      	nop
 800bed8:	370c      	adds	r7, #12
 800beda:	46bd      	mov	sp, r7
 800bedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee0:	4770      	bx	lr

0800bee2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bee2:	b580      	push	{r7, lr}
 800bee4:	b084      	sub	sp, #16
 800bee6:	af00      	add	r7, sp, #0
 800bee8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800beee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	2200      	movs	r2, #0
 800bef4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	2200      	movs	r2, #0
 800befa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800befc:	68f8      	ldr	r0, [r7, #12]
 800befe:	f7ff fdff 	bl	800bb00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bf02:	bf00      	nop
 800bf04:	3710      	adds	r7, #16
 800bf06:	46bd      	mov	sp, r7
 800bf08:	bd80      	pop	{r7, pc}

0800bf0a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800bf0a:	b480      	push	{r7}
 800bf0c:	b085      	sub	sp, #20
 800bf0e:	af00      	add	r7, sp, #0
 800bf10:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bf18:	b2db      	uxtb	r3, r3
 800bf1a:	2b21      	cmp	r3, #33	; 0x21
 800bf1c:	d13e      	bne.n	800bf9c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	689b      	ldr	r3, [r3, #8]
 800bf22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bf26:	d114      	bne.n	800bf52 <UART_Transmit_IT+0x48>
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	691b      	ldr	r3, [r3, #16]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d110      	bne.n	800bf52 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	6a1b      	ldr	r3, [r3, #32]
 800bf34:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	881b      	ldrh	r3, [r3, #0]
 800bf3a:	461a      	mov	r2, r3
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bf44:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	6a1b      	ldr	r3, [r3, #32]
 800bf4a:	1c9a      	adds	r2, r3, #2
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	621a      	str	r2, [r3, #32]
 800bf50:	e008      	b.n	800bf64 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	6a1b      	ldr	r3, [r3, #32]
 800bf56:	1c59      	adds	r1, r3, #1
 800bf58:	687a      	ldr	r2, [r7, #4]
 800bf5a:	6211      	str	r1, [r2, #32]
 800bf5c:	781a      	ldrb	r2, [r3, #0]
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800bf68:	b29b      	uxth	r3, r3
 800bf6a:	3b01      	subs	r3, #1
 800bf6c:	b29b      	uxth	r3, r3
 800bf6e:	687a      	ldr	r2, [r7, #4]
 800bf70:	4619      	mov	r1, r3
 800bf72:	84d1      	strh	r1, [r2, #38]	; 0x26
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d10f      	bne.n	800bf98 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	68da      	ldr	r2, [r3, #12]
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bf86:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	68da      	ldr	r2, [r3, #12]
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bf96:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800bf98:	2300      	movs	r3, #0
 800bf9a:	e000      	b.n	800bf9e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800bf9c:	2302      	movs	r3, #2
  }
}
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	3714      	adds	r7, #20
 800bfa2:	46bd      	mov	sp, r7
 800bfa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa8:	4770      	bx	lr

0800bfaa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bfaa:	b580      	push	{r7, lr}
 800bfac:	b082      	sub	sp, #8
 800bfae:	af00      	add	r7, sp, #0
 800bfb0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	68da      	ldr	r2, [r3, #12]
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bfc0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	2220      	movs	r2, #32
 800bfc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bfca:	6878      	ldr	r0, [r7, #4]
 800bfcc:	f7ff fd84 	bl	800bad8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800bfd0:	2300      	movs	r3, #0
}
 800bfd2:	4618      	mov	r0, r3
 800bfd4:	3708      	adds	r7, #8
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	bd80      	pop	{r7, pc}

0800bfda <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800bfda:	b580      	push	{r7, lr}
 800bfdc:	b084      	sub	sp, #16
 800bfde:	af00      	add	r7, sp, #0
 800bfe0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800bfe8:	b2db      	uxtb	r3, r3
 800bfea:	2b22      	cmp	r3, #34	; 0x22
 800bfec:	f040 8087 	bne.w	800c0fe <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	689b      	ldr	r3, [r3, #8]
 800bff4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bff8:	d117      	bne.n	800c02a <UART_Receive_IT+0x50>
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	691b      	ldr	r3, [r3, #16]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d113      	bne.n	800c02a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800c002:	2300      	movs	r3, #0
 800c004:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c00a:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	685b      	ldr	r3, [r3, #4]
 800c012:	b29b      	uxth	r3, r3
 800c014:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c018:	b29a      	uxth	r2, r3
 800c01a:	68bb      	ldr	r3, [r7, #8]
 800c01c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c022:	1c9a      	adds	r2, r3, #2
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	629a      	str	r2, [r3, #40]	; 0x28
 800c028:	e026      	b.n	800c078 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c02e:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 800c030:	2300      	movs	r3, #0
 800c032:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	689b      	ldr	r3, [r3, #8]
 800c038:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c03c:	d007      	beq.n	800c04e <UART_Receive_IT+0x74>
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	689b      	ldr	r3, [r3, #8]
 800c042:	2b00      	cmp	r3, #0
 800c044:	d10a      	bne.n	800c05c <UART_Receive_IT+0x82>
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	691b      	ldr	r3, [r3, #16]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d106      	bne.n	800c05c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	685b      	ldr	r3, [r3, #4]
 800c054:	b2da      	uxtb	r2, r3
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	701a      	strb	r2, [r3, #0]
 800c05a:	e008      	b.n	800c06e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	685b      	ldr	r3, [r3, #4]
 800c062:	b2db      	uxtb	r3, r3
 800c064:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c068:	b2da      	uxtb	r2, r3
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c072:	1c5a      	adds	r2, r3, #1
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c07c:	b29b      	uxth	r3, r3
 800c07e:	3b01      	subs	r3, #1
 800c080:	b29b      	uxth	r3, r3
 800c082:	687a      	ldr	r2, [r7, #4]
 800c084:	4619      	mov	r1, r3
 800c086:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d136      	bne.n	800c0fa <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	68da      	ldr	r2, [r3, #12]
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	f022 0220 	bic.w	r2, r2, #32
 800c09a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	68da      	ldr	r2, [r3, #12]
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c0aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	695a      	ldr	r2, [r3, #20]
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	f022 0201 	bic.w	r2, r2, #1
 800c0ba:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	2220      	movs	r2, #32
 800c0c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0c8:	2b01      	cmp	r3, #1
 800c0ca:	d10e      	bne.n	800c0ea <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	68da      	ldr	r2, [r3, #12]
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	f022 0210 	bic.w	r2, r2, #16
 800c0da:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800c0e0:	4619      	mov	r1, r3
 800c0e2:	6878      	ldr	r0, [r7, #4]
 800c0e4:	f7ff fd16 	bl	800bb14 <HAL_UARTEx_RxEventCallback>
 800c0e8:	e002      	b.n	800c0f0 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800c0ea:	6878      	ldr	r0, [r7, #4]
 800c0ec:	f7f5 fdae 	bl	8001c4c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	2200      	movs	r2, #0
 800c0f4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 800c0f6:	2300      	movs	r3, #0
 800c0f8:	e002      	b.n	800c100 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 800c0fa:	2300      	movs	r3, #0
 800c0fc:	e000      	b.n	800c100 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 800c0fe:	2302      	movs	r3, #2
  }
}
 800c100:	4618      	mov	r0, r3
 800c102:	3710      	adds	r7, #16
 800c104:	46bd      	mov	sp, r7
 800c106:	bd80      	pop	{r7, pc}

0800c108 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c10c:	b09f      	sub	sp, #124	; 0x7c
 800c10e:	af00      	add	r7, sp, #0
 800c110:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c112:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	691b      	ldr	r3, [r3, #16]
 800c118:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800c11c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c11e:	68d9      	ldr	r1, [r3, #12]
 800c120:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c122:	681a      	ldr	r2, [r3, #0]
 800c124:	ea40 0301 	orr.w	r3, r0, r1
 800c128:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c12a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c12c:	689a      	ldr	r2, [r3, #8]
 800c12e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c130:	691b      	ldr	r3, [r3, #16]
 800c132:	431a      	orrs	r2, r3
 800c134:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c136:	695b      	ldr	r3, [r3, #20]
 800c138:	431a      	orrs	r2, r3
 800c13a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c13c:	69db      	ldr	r3, [r3, #28]
 800c13e:	4313      	orrs	r3, r2
 800c140:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800c142:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	68db      	ldr	r3, [r3, #12]
 800c148:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800c14c:	f021 010c 	bic.w	r1, r1, #12
 800c150:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c152:	681a      	ldr	r2, [r3, #0]
 800c154:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c156:	430b      	orrs	r3, r1
 800c158:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c15a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	695b      	ldr	r3, [r3, #20]
 800c160:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800c164:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c166:	6999      	ldr	r1, [r3, #24]
 800c168:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c16a:	681a      	ldr	r2, [r3, #0]
 800c16c:	ea40 0301 	orr.w	r3, r0, r1
 800c170:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c172:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c174:	681a      	ldr	r2, [r3, #0]
 800c176:	4bc5      	ldr	r3, [pc, #788]	; (800c48c <UART_SetConfig+0x384>)
 800c178:	429a      	cmp	r2, r3
 800c17a:	d004      	beq.n	800c186 <UART_SetConfig+0x7e>
 800c17c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c17e:	681a      	ldr	r2, [r3, #0]
 800c180:	4bc3      	ldr	r3, [pc, #780]	; (800c490 <UART_SetConfig+0x388>)
 800c182:	429a      	cmp	r2, r3
 800c184:	d103      	bne.n	800c18e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c186:	f7fe f83d 	bl	800a204 <HAL_RCC_GetPCLK2Freq>
 800c18a:	6778      	str	r0, [r7, #116]	; 0x74
 800c18c:	e002      	b.n	800c194 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c18e:	f7fe f825 	bl	800a1dc <HAL_RCC_GetPCLK1Freq>
 800c192:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c194:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c196:	69db      	ldr	r3, [r3, #28]
 800c198:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c19c:	f040 80b6 	bne.w	800c30c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c1a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c1a2:	461c      	mov	r4, r3
 800c1a4:	f04f 0500 	mov.w	r5, #0
 800c1a8:	4622      	mov	r2, r4
 800c1aa:	462b      	mov	r3, r5
 800c1ac:	1891      	adds	r1, r2, r2
 800c1ae:	6439      	str	r1, [r7, #64]	; 0x40
 800c1b0:	415b      	adcs	r3, r3
 800c1b2:	647b      	str	r3, [r7, #68]	; 0x44
 800c1b4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800c1b8:	1912      	adds	r2, r2, r4
 800c1ba:	eb45 0303 	adc.w	r3, r5, r3
 800c1be:	f04f 0000 	mov.w	r0, #0
 800c1c2:	f04f 0100 	mov.w	r1, #0
 800c1c6:	00d9      	lsls	r1, r3, #3
 800c1c8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c1cc:	00d0      	lsls	r0, r2, #3
 800c1ce:	4602      	mov	r2, r0
 800c1d0:	460b      	mov	r3, r1
 800c1d2:	1911      	adds	r1, r2, r4
 800c1d4:	6639      	str	r1, [r7, #96]	; 0x60
 800c1d6:	416b      	adcs	r3, r5
 800c1d8:	667b      	str	r3, [r7, #100]	; 0x64
 800c1da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c1dc:	685b      	ldr	r3, [r3, #4]
 800c1de:	461a      	mov	r2, r3
 800c1e0:	f04f 0300 	mov.w	r3, #0
 800c1e4:	1891      	adds	r1, r2, r2
 800c1e6:	63b9      	str	r1, [r7, #56]	; 0x38
 800c1e8:	415b      	adcs	r3, r3
 800c1ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c1ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800c1f0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800c1f4:	f7f4 fd48 	bl	8000c88 <__aeabi_uldivmod>
 800c1f8:	4602      	mov	r2, r0
 800c1fa:	460b      	mov	r3, r1
 800c1fc:	4ba5      	ldr	r3, [pc, #660]	; (800c494 <UART_SetConfig+0x38c>)
 800c1fe:	fba3 2302 	umull	r2, r3, r3, r2
 800c202:	095b      	lsrs	r3, r3, #5
 800c204:	011e      	lsls	r6, r3, #4
 800c206:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c208:	461c      	mov	r4, r3
 800c20a:	f04f 0500 	mov.w	r5, #0
 800c20e:	4622      	mov	r2, r4
 800c210:	462b      	mov	r3, r5
 800c212:	1891      	adds	r1, r2, r2
 800c214:	6339      	str	r1, [r7, #48]	; 0x30
 800c216:	415b      	adcs	r3, r3
 800c218:	637b      	str	r3, [r7, #52]	; 0x34
 800c21a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800c21e:	1912      	adds	r2, r2, r4
 800c220:	eb45 0303 	adc.w	r3, r5, r3
 800c224:	f04f 0000 	mov.w	r0, #0
 800c228:	f04f 0100 	mov.w	r1, #0
 800c22c:	00d9      	lsls	r1, r3, #3
 800c22e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c232:	00d0      	lsls	r0, r2, #3
 800c234:	4602      	mov	r2, r0
 800c236:	460b      	mov	r3, r1
 800c238:	1911      	adds	r1, r2, r4
 800c23a:	65b9      	str	r1, [r7, #88]	; 0x58
 800c23c:	416b      	adcs	r3, r5
 800c23e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c240:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c242:	685b      	ldr	r3, [r3, #4]
 800c244:	461a      	mov	r2, r3
 800c246:	f04f 0300 	mov.w	r3, #0
 800c24a:	1891      	adds	r1, r2, r2
 800c24c:	62b9      	str	r1, [r7, #40]	; 0x28
 800c24e:	415b      	adcs	r3, r3
 800c250:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c252:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800c256:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800c25a:	f7f4 fd15 	bl	8000c88 <__aeabi_uldivmod>
 800c25e:	4602      	mov	r2, r0
 800c260:	460b      	mov	r3, r1
 800c262:	4b8c      	ldr	r3, [pc, #560]	; (800c494 <UART_SetConfig+0x38c>)
 800c264:	fba3 1302 	umull	r1, r3, r3, r2
 800c268:	095b      	lsrs	r3, r3, #5
 800c26a:	2164      	movs	r1, #100	; 0x64
 800c26c:	fb01 f303 	mul.w	r3, r1, r3
 800c270:	1ad3      	subs	r3, r2, r3
 800c272:	00db      	lsls	r3, r3, #3
 800c274:	3332      	adds	r3, #50	; 0x32
 800c276:	4a87      	ldr	r2, [pc, #540]	; (800c494 <UART_SetConfig+0x38c>)
 800c278:	fba2 2303 	umull	r2, r3, r2, r3
 800c27c:	095b      	lsrs	r3, r3, #5
 800c27e:	005b      	lsls	r3, r3, #1
 800c280:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800c284:	441e      	add	r6, r3
 800c286:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c288:	4618      	mov	r0, r3
 800c28a:	f04f 0100 	mov.w	r1, #0
 800c28e:	4602      	mov	r2, r0
 800c290:	460b      	mov	r3, r1
 800c292:	1894      	adds	r4, r2, r2
 800c294:	623c      	str	r4, [r7, #32]
 800c296:	415b      	adcs	r3, r3
 800c298:	627b      	str	r3, [r7, #36]	; 0x24
 800c29a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c29e:	1812      	adds	r2, r2, r0
 800c2a0:	eb41 0303 	adc.w	r3, r1, r3
 800c2a4:	f04f 0400 	mov.w	r4, #0
 800c2a8:	f04f 0500 	mov.w	r5, #0
 800c2ac:	00dd      	lsls	r5, r3, #3
 800c2ae:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800c2b2:	00d4      	lsls	r4, r2, #3
 800c2b4:	4622      	mov	r2, r4
 800c2b6:	462b      	mov	r3, r5
 800c2b8:	1814      	adds	r4, r2, r0
 800c2ba:	653c      	str	r4, [r7, #80]	; 0x50
 800c2bc:	414b      	adcs	r3, r1
 800c2be:	657b      	str	r3, [r7, #84]	; 0x54
 800c2c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c2c2:	685b      	ldr	r3, [r3, #4]
 800c2c4:	461a      	mov	r2, r3
 800c2c6:	f04f 0300 	mov.w	r3, #0
 800c2ca:	1891      	adds	r1, r2, r2
 800c2cc:	61b9      	str	r1, [r7, #24]
 800c2ce:	415b      	adcs	r3, r3
 800c2d0:	61fb      	str	r3, [r7, #28]
 800c2d2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c2d6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800c2da:	f7f4 fcd5 	bl	8000c88 <__aeabi_uldivmod>
 800c2de:	4602      	mov	r2, r0
 800c2e0:	460b      	mov	r3, r1
 800c2e2:	4b6c      	ldr	r3, [pc, #432]	; (800c494 <UART_SetConfig+0x38c>)
 800c2e4:	fba3 1302 	umull	r1, r3, r3, r2
 800c2e8:	095b      	lsrs	r3, r3, #5
 800c2ea:	2164      	movs	r1, #100	; 0x64
 800c2ec:	fb01 f303 	mul.w	r3, r1, r3
 800c2f0:	1ad3      	subs	r3, r2, r3
 800c2f2:	00db      	lsls	r3, r3, #3
 800c2f4:	3332      	adds	r3, #50	; 0x32
 800c2f6:	4a67      	ldr	r2, [pc, #412]	; (800c494 <UART_SetConfig+0x38c>)
 800c2f8:	fba2 2303 	umull	r2, r3, r2, r3
 800c2fc:	095b      	lsrs	r3, r3, #5
 800c2fe:	f003 0207 	and.w	r2, r3, #7
 800c302:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	4432      	add	r2, r6
 800c308:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800c30a:	e0b9      	b.n	800c480 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c30c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c30e:	461c      	mov	r4, r3
 800c310:	f04f 0500 	mov.w	r5, #0
 800c314:	4622      	mov	r2, r4
 800c316:	462b      	mov	r3, r5
 800c318:	1891      	adds	r1, r2, r2
 800c31a:	6139      	str	r1, [r7, #16]
 800c31c:	415b      	adcs	r3, r3
 800c31e:	617b      	str	r3, [r7, #20]
 800c320:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800c324:	1912      	adds	r2, r2, r4
 800c326:	eb45 0303 	adc.w	r3, r5, r3
 800c32a:	f04f 0000 	mov.w	r0, #0
 800c32e:	f04f 0100 	mov.w	r1, #0
 800c332:	00d9      	lsls	r1, r3, #3
 800c334:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c338:	00d0      	lsls	r0, r2, #3
 800c33a:	4602      	mov	r2, r0
 800c33c:	460b      	mov	r3, r1
 800c33e:	eb12 0804 	adds.w	r8, r2, r4
 800c342:	eb43 0905 	adc.w	r9, r3, r5
 800c346:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c348:	685b      	ldr	r3, [r3, #4]
 800c34a:	4618      	mov	r0, r3
 800c34c:	f04f 0100 	mov.w	r1, #0
 800c350:	f04f 0200 	mov.w	r2, #0
 800c354:	f04f 0300 	mov.w	r3, #0
 800c358:	008b      	lsls	r3, r1, #2
 800c35a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800c35e:	0082      	lsls	r2, r0, #2
 800c360:	4640      	mov	r0, r8
 800c362:	4649      	mov	r1, r9
 800c364:	f7f4 fc90 	bl	8000c88 <__aeabi_uldivmod>
 800c368:	4602      	mov	r2, r0
 800c36a:	460b      	mov	r3, r1
 800c36c:	4b49      	ldr	r3, [pc, #292]	; (800c494 <UART_SetConfig+0x38c>)
 800c36e:	fba3 2302 	umull	r2, r3, r3, r2
 800c372:	095b      	lsrs	r3, r3, #5
 800c374:	011e      	lsls	r6, r3, #4
 800c376:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c378:	4618      	mov	r0, r3
 800c37a:	f04f 0100 	mov.w	r1, #0
 800c37e:	4602      	mov	r2, r0
 800c380:	460b      	mov	r3, r1
 800c382:	1894      	adds	r4, r2, r2
 800c384:	60bc      	str	r4, [r7, #8]
 800c386:	415b      	adcs	r3, r3
 800c388:	60fb      	str	r3, [r7, #12]
 800c38a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c38e:	1812      	adds	r2, r2, r0
 800c390:	eb41 0303 	adc.w	r3, r1, r3
 800c394:	f04f 0400 	mov.w	r4, #0
 800c398:	f04f 0500 	mov.w	r5, #0
 800c39c:	00dd      	lsls	r5, r3, #3
 800c39e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800c3a2:	00d4      	lsls	r4, r2, #3
 800c3a4:	4622      	mov	r2, r4
 800c3a6:	462b      	mov	r3, r5
 800c3a8:	1814      	adds	r4, r2, r0
 800c3aa:	64bc      	str	r4, [r7, #72]	; 0x48
 800c3ac:	414b      	adcs	r3, r1
 800c3ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c3b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c3b2:	685b      	ldr	r3, [r3, #4]
 800c3b4:	4618      	mov	r0, r3
 800c3b6:	f04f 0100 	mov.w	r1, #0
 800c3ba:	f04f 0200 	mov.w	r2, #0
 800c3be:	f04f 0300 	mov.w	r3, #0
 800c3c2:	008b      	lsls	r3, r1, #2
 800c3c4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800c3c8:	0082      	lsls	r2, r0, #2
 800c3ca:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800c3ce:	f7f4 fc5b 	bl	8000c88 <__aeabi_uldivmod>
 800c3d2:	4602      	mov	r2, r0
 800c3d4:	460b      	mov	r3, r1
 800c3d6:	4b2f      	ldr	r3, [pc, #188]	; (800c494 <UART_SetConfig+0x38c>)
 800c3d8:	fba3 1302 	umull	r1, r3, r3, r2
 800c3dc:	095b      	lsrs	r3, r3, #5
 800c3de:	2164      	movs	r1, #100	; 0x64
 800c3e0:	fb01 f303 	mul.w	r3, r1, r3
 800c3e4:	1ad3      	subs	r3, r2, r3
 800c3e6:	011b      	lsls	r3, r3, #4
 800c3e8:	3332      	adds	r3, #50	; 0x32
 800c3ea:	4a2a      	ldr	r2, [pc, #168]	; (800c494 <UART_SetConfig+0x38c>)
 800c3ec:	fba2 2303 	umull	r2, r3, r2, r3
 800c3f0:	095b      	lsrs	r3, r3, #5
 800c3f2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c3f6:	441e      	add	r6, r3
 800c3f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c3fa:	4618      	mov	r0, r3
 800c3fc:	f04f 0100 	mov.w	r1, #0
 800c400:	4602      	mov	r2, r0
 800c402:	460b      	mov	r3, r1
 800c404:	1894      	adds	r4, r2, r2
 800c406:	603c      	str	r4, [r7, #0]
 800c408:	415b      	adcs	r3, r3
 800c40a:	607b      	str	r3, [r7, #4]
 800c40c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c410:	1812      	adds	r2, r2, r0
 800c412:	eb41 0303 	adc.w	r3, r1, r3
 800c416:	f04f 0400 	mov.w	r4, #0
 800c41a:	f04f 0500 	mov.w	r5, #0
 800c41e:	00dd      	lsls	r5, r3, #3
 800c420:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800c424:	00d4      	lsls	r4, r2, #3
 800c426:	4622      	mov	r2, r4
 800c428:	462b      	mov	r3, r5
 800c42a:	eb12 0a00 	adds.w	sl, r2, r0
 800c42e:	eb43 0b01 	adc.w	fp, r3, r1
 800c432:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c434:	685b      	ldr	r3, [r3, #4]
 800c436:	4618      	mov	r0, r3
 800c438:	f04f 0100 	mov.w	r1, #0
 800c43c:	f04f 0200 	mov.w	r2, #0
 800c440:	f04f 0300 	mov.w	r3, #0
 800c444:	008b      	lsls	r3, r1, #2
 800c446:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800c44a:	0082      	lsls	r2, r0, #2
 800c44c:	4650      	mov	r0, sl
 800c44e:	4659      	mov	r1, fp
 800c450:	f7f4 fc1a 	bl	8000c88 <__aeabi_uldivmod>
 800c454:	4602      	mov	r2, r0
 800c456:	460b      	mov	r3, r1
 800c458:	4b0e      	ldr	r3, [pc, #56]	; (800c494 <UART_SetConfig+0x38c>)
 800c45a:	fba3 1302 	umull	r1, r3, r3, r2
 800c45e:	095b      	lsrs	r3, r3, #5
 800c460:	2164      	movs	r1, #100	; 0x64
 800c462:	fb01 f303 	mul.w	r3, r1, r3
 800c466:	1ad3      	subs	r3, r2, r3
 800c468:	011b      	lsls	r3, r3, #4
 800c46a:	3332      	adds	r3, #50	; 0x32
 800c46c:	4a09      	ldr	r2, [pc, #36]	; (800c494 <UART_SetConfig+0x38c>)
 800c46e:	fba2 2303 	umull	r2, r3, r2, r3
 800c472:	095b      	lsrs	r3, r3, #5
 800c474:	f003 020f 	and.w	r2, r3, #15
 800c478:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	4432      	add	r2, r6
 800c47e:	609a      	str	r2, [r3, #8]
}
 800c480:	bf00      	nop
 800c482:	377c      	adds	r7, #124	; 0x7c
 800c484:	46bd      	mov	sp, r7
 800c486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c48a:	bf00      	nop
 800c48c:	40011000 	.word	0x40011000
 800c490:	40011400 	.word	0x40011400
 800c494:	51eb851f 	.word	0x51eb851f

0800c498 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c498:	b084      	sub	sp, #16
 800c49a:	b580      	push	{r7, lr}
 800c49c:	b084      	sub	sp, #16
 800c49e:	af00      	add	r7, sp, #0
 800c4a0:	6078      	str	r0, [r7, #4]
 800c4a2:	f107 001c 	add.w	r0, r7, #28
 800c4a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c4aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4ac:	2b01      	cmp	r3, #1
 800c4ae:	d122      	bne.n	800c4f6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c4b4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	68db      	ldr	r3, [r3, #12]
 800c4c0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800c4c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c4c8:	687a      	ldr	r2, [r7, #4]
 800c4ca:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	68db      	ldr	r3, [r3, #12]
 800c4d0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800c4d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c4da:	2b01      	cmp	r3, #1
 800c4dc:	d105      	bne.n	800c4ea <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	68db      	ldr	r3, [r3, #12]
 800c4e2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800c4ea:	6878      	ldr	r0, [r7, #4]
 800c4ec:	f001 fac6 	bl	800da7c <USB_CoreReset>
 800c4f0:	4603      	mov	r3, r0
 800c4f2:	73fb      	strb	r3, [r7, #15]
 800c4f4:	e01a      	b.n	800c52c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	68db      	ldr	r3, [r3, #12]
 800c4fa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c502:	6878      	ldr	r0, [r7, #4]
 800c504:	f001 faba 	bl	800da7c <USB_CoreReset>
 800c508:	4603      	mov	r3, r0
 800c50a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800c50c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d106      	bne.n	800c520 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c516:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	639a      	str	r2, [r3, #56]	; 0x38
 800c51e:	e005      	b.n	800c52c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c524:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800c52c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c52e:	2b01      	cmp	r3, #1
 800c530:	d10b      	bne.n	800c54a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	689b      	ldr	r3, [r3, #8]
 800c536:	f043 0206 	orr.w	r2, r3, #6
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	689b      	ldr	r3, [r3, #8]
 800c542:	f043 0220 	orr.w	r2, r3, #32
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800c54a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c54c:	4618      	mov	r0, r3
 800c54e:	3710      	adds	r7, #16
 800c550:	46bd      	mov	sp, r7
 800c552:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c556:	b004      	add	sp, #16
 800c558:	4770      	bx	lr
	...

0800c55c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800c55c:	b480      	push	{r7}
 800c55e:	b087      	sub	sp, #28
 800c560:	af00      	add	r7, sp, #0
 800c562:	60f8      	str	r0, [r7, #12]
 800c564:	60b9      	str	r1, [r7, #8]
 800c566:	4613      	mov	r3, r2
 800c568:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800c56a:	79fb      	ldrb	r3, [r7, #7]
 800c56c:	2b02      	cmp	r3, #2
 800c56e:	d165      	bne.n	800c63c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800c570:	68bb      	ldr	r3, [r7, #8]
 800c572:	4a41      	ldr	r2, [pc, #260]	; (800c678 <USB_SetTurnaroundTime+0x11c>)
 800c574:	4293      	cmp	r3, r2
 800c576:	d906      	bls.n	800c586 <USB_SetTurnaroundTime+0x2a>
 800c578:	68bb      	ldr	r3, [r7, #8]
 800c57a:	4a40      	ldr	r2, [pc, #256]	; (800c67c <USB_SetTurnaroundTime+0x120>)
 800c57c:	4293      	cmp	r3, r2
 800c57e:	d202      	bcs.n	800c586 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800c580:	230f      	movs	r3, #15
 800c582:	617b      	str	r3, [r7, #20]
 800c584:	e062      	b.n	800c64c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800c586:	68bb      	ldr	r3, [r7, #8]
 800c588:	4a3c      	ldr	r2, [pc, #240]	; (800c67c <USB_SetTurnaroundTime+0x120>)
 800c58a:	4293      	cmp	r3, r2
 800c58c:	d306      	bcc.n	800c59c <USB_SetTurnaroundTime+0x40>
 800c58e:	68bb      	ldr	r3, [r7, #8]
 800c590:	4a3b      	ldr	r2, [pc, #236]	; (800c680 <USB_SetTurnaroundTime+0x124>)
 800c592:	4293      	cmp	r3, r2
 800c594:	d202      	bcs.n	800c59c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800c596:	230e      	movs	r3, #14
 800c598:	617b      	str	r3, [r7, #20]
 800c59a:	e057      	b.n	800c64c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800c59c:	68bb      	ldr	r3, [r7, #8]
 800c59e:	4a38      	ldr	r2, [pc, #224]	; (800c680 <USB_SetTurnaroundTime+0x124>)
 800c5a0:	4293      	cmp	r3, r2
 800c5a2:	d306      	bcc.n	800c5b2 <USB_SetTurnaroundTime+0x56>
 800c5a4:	68bb      	ldr	r3, [r7, #8]
 800c5a6:	4a37      	ldr	r2, [pc, #220]	; (800c684 <USB_SetTurnaroundTime+0x128>)
 800c5a8:	4293      	cmp	r3, r2
 800c5aa:	d202      	bcs.n	800c5b2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800c5ac:	230d      	movs	r3, #13
 800c5ae:	617b      	str	r3, [r7, #20]
 800c5b0:	e04c      	b.n	800c64c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800c5b2:	68bb      	ldr	r3, [r7, #8]
 800c5b4:	4a33      	ldr	r2, [pc, #204]	; (800c684 <USB_SetTurnaroundTime+0x128>)
 800c5b6:	4293      	cmp	r3, r2
 800c5b8:	d306      	bcc.n	800c5c8 <USB_SetTurnaroundTime+0x6c>
 800c5ba:	68bb      	ldr	r3, [r7, #8]
 800c5bc:	4a32      	ldr	r2, [pc, #200]	; (800c688 <USB_SetTurnaroundTime+0x12c>)
 800c5be:	4293      	cmp	r3, r2
 800c5c0:	d802      	bhi.n	800c5c8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800c5c2:	230c      	movs	r3, #12
 800c5c4:	617b      	str	r3, [r7, #20]
 800c5c6:	e041      	b.n	800c64c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800c5c8:	68bb      	ldr	r3, [r7, #8]
 800c5ca:	4a2f      	ldr	r2, [pc, #188]	; (800c688 <USB_SetTurnaroundTime+0x12c>)
 800c5cc:	4293      	cmp	r3, r2
 800c5ce:	d906      	bls.n	800c5de <USB_SetTurnaroundTime+0x82>
 800c5d0:	68bb      	ldr	r3, [r7, #8]
 800c5d2:	4a2e      	ldr	r2, [pc, #184]	; (800c68c <USB_SetTurnaroundTime+0x130>)
 800c5d4:	4293      	cmp	r3, r2
 800c5d6:	d802      	bhi.n	800c5de <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800c5d8:	230b      	movs	r3, #11
 800c5da:	617b      	str	r3, [r7, #20]
 800c5dc:	e036      	b.n	800c64c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800c5de:	68bb      	ldr	r3, [r7, #8]
 800c5e0:	4a2a      	ldr	r2, [pc, #168]	; (800c68c <USB_SetTurnaroundTime+0x130>)
 800c5e2:	4293      	cmp	r3, r2
 800c5e4:	d906      	bls.n	800c5f4 <USB_SetTurnaroundTime+0x98>
 800c5e6:	68bb      	ldr	r3, [r7, #8]
 800c5e8:	4a29      	ldr	r2, [pc, #164]	; (800c690 <USB_SetTurnaroundTime+0x134>)
 800c5ea:	4293      	cmp	r3, r2
 800c5ec:	d802      	bhi.n	800c5f4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800c5ee:	230a      	movs	r3, #10
 800c5f0:	617b      	str	r3, [r7, #20]
 800c5f2:	e02b      	b.n	800c64c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800c5f4:	68bb      	ldr	r3, [r7, #8]
 800c5f6:	4a26      	ldr	r2, [pc, #152]	; (800c690 <USB_SetTurnaroundTime+0x134>)
 800c5f8:	4293      	cmp	r3, r2
 800c5fa:	d906      	bls.n	800c60a <USB_SetTurnaroundTime+0xae>
 800c5fc:	68bb      	ldr	r3, [r7, #8]
 800c5fe:	4a25      	ldr	r2, [pc, #148]	; (800c694 <USB_SetTurnaroundTime+0x138>)
 800c600:	4293      	cmp	r3, r2
 800c602:	d202      	bcs.n	800c60a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800c604:	2309      	movs	r3, #9
 800c606:	617b      	str	r3, [r7, #20]
 800c608:	e020      	b.n	800c64c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800c60a:	68bb      	ldr	r3, [r7, #8]
 800c60c:	4a21      	ldr	r2, [pc, #132]	; (800c694 <USB_SetTurnaroundTime+0x138>)
 800c60e:	4293      	cmp	r3, r2
 800c610:	d306      	bcc.n	800c620 <USB_SetTurnaroundTime+0xc4>
 800c612:	68bb      	ldr	r3, [r7, #8]
 800c614:	4a20      	ldr	r2, [pc, #128]	; (800c698 <USB_SetTurnaroundTime+0x13c>)
 800c616:	4293      	cmp	r3, r2
 800c618:	d802      	bhi.n	800c620 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800c61a:	2308      	movs	r3, #8
 800c61c:	617b      	str	r3, [r7, #20]
 800c61e:	e015      	b.n	800c64c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800c620:	68bb      	ldr	r3, [r7, #8]
 800c622:	4a1d      	ldr	r2, [pc, #116]	; (800c698 <USB_SetTurnaroundTime+0x13c>)
 800c624:	4293      	cmp	r3, r2
 800c626:	d906      	bls.n	800c636 <USB_SetTurnaroundTime+0xda>
 800c628:	68bb      	ldr	r3, [r7, #8]
 800c62a:	4a1c      	ldr	r2, [pc, #112]	; (800c69c <USB_SetTurnaroundTime+0x140>)
 800c62c:	4293      	cmp	r3, r2
 800c62e:	d202      	bcs.n	800c636 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800c630:	2307      	movs	r3, #7
 800c632:	617b      	str	r3, [r7, #20]
 800c634:	e00a      	b.n	800c64c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800c636:	2306      	movs	r3, #6
 800c638:	617b      	str	r3, [r7, #20]
 800c63a:	e007      	b.n	800c64c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800c63c:	79fb      	ldrb	r3, [r7, #7]
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d102      	bne.n	800c648 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800c642:	2309      	movs	r3, #9
 800c644:	617b      	str	r3, [r7, #20]
 800c646:	e001      	b.n	800c64c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800c648:	2309      	movs	r3, #9
 800c64a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	68db      	ldr	r3, [r3, #12]
 800c650:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	68da      	ldr	r2, [r3, #12]
 800c65c:	697b      	ldr	r3, [r7, #20]
 800c65e:	029b      	lsls	r3, r3, #10
 800c660:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800c664:	431a      	orrs	r2, r3
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c66a:	2300      	movs	r3, #0
}
 800c66c:	4618      	mov	r0, r3
 800c66e:	371c      	adds	r7, #28
 800c670:	46bd      	mov	sp, r7
 800c672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c676:	4770      	bx	lr
 800c678:	00d8acbf 	.word	0x00d8acbf
 800c67c:	00e4e1c0 	.word	0x00e4e1c0
 800c680:	00f42400 	.word	0x00f42400
 800c684:	01067380 	.word	0x01067380
 800c688:	011a499f 	.word	0x011a499f
 800c68c:	01312cff 	.word	0x01312cff
 800c690:	014ca43f 	.word	0x014ca43f
 800c694:	016e3600 	.word	0x016e3600
 800c698:	01a6ab1f 	.word	0x01a6ab1f
 800c69c:	01e84800 	.word	0x01e84800

0800c6a0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c6a0:	b480      	push	{r7}
 800c6a2:	b083      	sub	sp, #12
 800c6a4:	af00      	add	r7, sp, #0
 800c6a6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	689b      	ldr	r3, [r3, #8]
 800c6ac:	f043 0201 	orr.w	r2, r3, #1
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c6b4:	2300      	movs	r3, #0
}
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	370c      	adds	r7, #12
 800c6ba:	46bd      	mov	sp, r7
 800c6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6c0:	4770      	bx	lr

0800c6c2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c6c2:	b480      	push	{r7}
 800c6c4:	b083      	sub	sp, #12
 800c6c6:	af00      	add	r7, sp, #0
 800c6c8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	689b      	ldr	r3, [r3, #8]
 800c6ce:	f023 0201 	bic.w	r2, r3, #1
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c6d6:	2300      	movs	r3, #0
}
 800c6d8:	4618      	mov	r0, r3
 800c6da:	370c      	adds	r7, #12
 800c6dc:	46bd      	mov	sp, r7
 800c6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e2:	4770      	bx	lr

0800c6e4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800c6e4:	b580      	push	{r7, lr}
 800c6e6:	b082      	sub	sp, #8
 800c6e8:	af00      	add	r7, sp, #0
 800c6ea:	6078      	str	r0, [r7, #4]
 800c6ec:	460b      	mov	r3, r1
 800c6ee:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	68db      	ldr	r3, [r3, #12]
 800c6f4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c6fc:	78fb      	ldrb	r3, [r7, #3]
 800c6fe:	2b01      	cmp	r3, #1
 800c700:	d106      	bne.n	800c710 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	68db      	ldr	r3, [r3, #12]
 800c706:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	60da      	str	r2, [r3, #12]
 800c70e:	e00b      	b.n	800c728 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800c710:	78fb      	ldrb	r3, [r7, #3]
 800c712:	2b00      	cmp	r3, #0
 800c714:	d106      	bne.n	800c724 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	68db      	ldr	r3, [r3, #12]
 800c71a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	60da      	str	r2, [r3, #12]
 800c722:	e001      	b.n	800c728 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800c724:	2301      	movs	r3, #1
 800c726:	e003      	b.n	800c730 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800c728:	2032      	movs	r0, #50	; 0x32
 800c72a:	f7f9 fd3b 	bl	80061a4 <HAL_Delay>

  return HAL_OK;
 800c72e:	2300      	movs	r3, #0
}
 800c730:	4618      	mov	r0, r3
 800c732:	3708      	adds	r7, #8
 800c734:	46bd      	mov	sp, r7
 800c736:	bd80      	pop	{r7, pc}

0800c738 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c738:	b084      	sub	sp, #16
 800c73a:	b580      	push	{r7, lr}
 800c73c:	b086      	sub	sp, #24
 800c73e:	af00      	add	r7, sp, #0
 800c740:	6078      	str	r0, [r7, #4]
 800c742:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800c746:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800c74a:	2300      	movs	r3, #0
 800c74c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800c752:	2300      	movs	r3, #0
 800c754:	613b      	str	r3, [r7, #16]
 800c756:	e009      	b.n	800c76c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800c758:	687a      	ldr	r2, [r7, #4]
 800c75a:	693b      	ldr	r3, [r7, #16]
 800c75c:	3340      	adds	r3, #64	; 0x40
 800c75e:	009b      	lsls	r3, r3, #2
 800c760:	4413      	add	r3, r2
 800c762:	2200      	movs	r2, #0
 800c764:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800c766:	693b      	ldr	r3, [r7, #16]
 800c768:	3301      	adds	r3, #1
 800c76a:	613b      	str	r3, [r7, #16]
 800c76c:	693b      	ldr	r3, [r7, #16]
 800c76e:	2b0e      	cmp	r3, #14
 800c770:	d9f2      	bls.n	800c758 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800c772:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c774:	2b00      	cmp	r3, #0
 800c776:	d11c      	bne.n	800c7b2 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c77e:	685b      	ldr	r3, [r3, #4]
 800c780:	68fa      	ldr	r2, [r7, #12]
 800c782:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c786:	f043 0302 	orr.w	r3, r3, #2
 800c78a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c790:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c79c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7a8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	639a      	str	r2, [r3, #56]	; 0x38
 800c7b0:	e00b      	b.n	800c7ca <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7b6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7c2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c7d0:	461a      	mov	r2, r3
 800c7d2:	2300      	movs	r3, #0
 800c7d4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7dc:	4619      	mov	r1, r3
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7e4:	461a      	mov	r2, r3
 800c7e6:	680b      	ldr	r3, [r1, #0]
 800c7e8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c7ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7ec:	2b01      	cmp	r3, #1
 800c7ee:	d10c      	bne.n	800c80a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800c7f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d104      	bne.n	800c800 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800c7f6:	2100      	movs	r1, #0
 800c7f8:	6878      	ldr	r0, [r7, #4]
 800c7fa:	f000 f949 	bl	800ca90 <USB_SetDevSpeed>
 800c7fe:	e008      	b.n	800c812 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800c800:	2101      	movs	r1, #1
 800c802:	6878      	ldr	r0, [r7, #4]
 800c804:	f000 f944 	bl	800ca90 <USB_SetDevSpeed>
 800c808:	e003      	b.n	800c812 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800c80a:	2103      	movs	r1, #3
 800c80c:	6878      	ldr	r0, [r7, #4]
 800c80e:	f000 f93f 	bl	800ca90 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c812:	2110      	movs	r1, #16
 800c814:	6878      	ldr	r0, [r7, #4]
 800c816:	f000 f8f3 	bl	800ca00 <USB_FlushTxFifo>
 800c81a:	4603      	mov	r3, r0
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d001      	beq.n	800c824 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800c820:	2301      	movs	r3, #1
 800c822:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c824:	6878      	ldr	r0, [r7, #4]
 800c826:	f000 f911 	bl	800ca4c <USB_FlushRxFifo>
 800c82a:	4603      	mov	r3, r0
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d001      	beq.n	800c834 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800c830:	2301      	movs	r3, #1
 800c832:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c83a:	461a      	mov	r2, r3
 800c83c:	2300      	movs	r3, #0
 800c83e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800c840:	68fb      	ldr	r3, [r7, #12]
 800c842:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c846:	461a      	mov	r2, r3
 800c848:	2300      	movs	r3, #0
 800c84a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c852:	461a      	mov	r2, r3
 800c854:	2300      	movs	r3, #0
 800c856:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c858:	2300      	movs	r3, #0
 800c85a:	613b      	str	r3, [r7, #16]
 800c85c:	e043      	b.n	800c8e6 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c85e:	693b      	ldr	r3, [r7, #16]
 800c860:	015a      	lsls	r2, r3, #5
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	4413      	add	r3, r2
 800c866:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c870:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c874:	d118      	bne.n	800c8a8 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800c876:	693b      	ldr	r3, [r7, #16]
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d10a      	bne.n	800c892 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800c87c:	693b      	ldr	r3, [r7, #16]
 800c87e:	015a      	lsls	r2, r3, #5
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	4413      	add	r3, r2
 800c884:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c888:	461a      	mov	r2, r3
 800c88a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c88e:	6013      	str	r3, [r2, #0]
 800c890:	e013      	b.n	800c8ba <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800c892:	693b      	ldr	r3, [r7, #16]
 800c894:	015a      	lsls	r2, r3, #5
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	4413      	add	r3, r2
 800c89a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c89e:	461a      	mov	r2, r3
 800c8a0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c8a4:	6013      	str	r3, [r2, #0]
 800c8a6:	e008      	b.n	800c8ba <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c8a8:	693b      	ldr	r3, [r7, #16]
 800c8aa:	015a      	lsls	r2, r3, #5
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	4413      	add	r3, r2
 800c8b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8b4:	461a      	mov	r2, r3
 800c8b6:	2300      	movs	r3, #0
 800c8b8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c8ba:	693b      	ldr	r3, [r7, #16]
 800c8bc:	015a      	lsls	r2, r3, #5
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	4413      	add	r3, r2
 800c8c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8c6:	461a      	mov	r2, r3
 800c8c8:	2300      	movs	r3, #0
 800c8ca:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c8cc:	693b      	ldr	r3, [r7, #16]
 800c8ce:	015a      	lsls	r2, r3, #5
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	4413      	add	r3, r2
 800c8d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8d8:	461a      	mov	r2, r3
 800c8da:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c8de:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c8e0:	693b      	ldr	r3, [r7, #16]
 800c8e2:	3301      	adds	r3, #1
 800c8e4:	613b      	str	r3, [r7, #16]
 800c8e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8e8:	693a      	ldr	r2, [r7, #16]
 800c8ea:	429a      	cmp	r2, r3
 800c8ec:	d3b7      	bcc.n	800c85e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	613b      	str	r3, [r7, #16]
 800c8f2:	e043      	b.n	800c97c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c8f4:	693b      	ldr	r3, [r7, #16]
 800c8f6:	015a      	lsls	r2, r3, #5
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	4413      	add	r3, r2
 800c8fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c906:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c90a:	d118      	bne.n	800c93e <USB_DevInit+0x206>
    {
      if (i == 0U)
 800c90c:	693b      	ldr	r3, [r7, #16]
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d10a      	bne.n	800c928 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c912:	693b      	ldr	r3, [r7, #16]
 800c914:	015a      	lsls	r2, r3, #5
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	4413      	add	r3, r2
 800c91a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c91e:	461a      	mov	r2, r3
 800c920:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c924:	6013      	str	r3, [r2, #0]
 800c926:	e013      	b.n	800c950 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c928:	693b      	ldr	r3, [r7, #16]
 800c92a:	015a      	lsls	r2, r3, #5
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	4413      	add	r3, r2
 800c930:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c934:	461a      	mov	r2, r3
 800c936:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c93a:	6013      	str	r3, [r2, #0]
 800c93c:	e008      	b.n	800c950 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c93e:	693b      	ldr	r3, [r7, #16]
 800c940:	015a      	lsls	r2, r3, #5
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	4413      	add	r3, r2
 800c946:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c94a:	461a      	mov	r2, r3
 800c94c:	2300      	movs	r3, #0
 800c94e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c950:	693b      	ldr	r3, [r7, #16]
 800c952:	015a      	lsls	r2, r3, #5
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	4413      	add	r3, r2
 800c958:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c95c:	461a      	mov	r2, r3
 800c95e:	2300      	movs	r3, #0
 800c960:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c962:	693b      	ldr	r3, [r7, #16]
 800c964:	015a      	lsls	r2, r3, #5
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	4413      	add	r3, r2
 800c96a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c96e:	461a      	mov	r2, r3
 800c970:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c974:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c976:	693b      	ldr	r3, [r7, #16]
 800c978:	3301      	adds	r3, #1
 800c97a:	613b      	str	r3, [r7, #16]
 800c97c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c97e:	693a      	ldr	r2, [r7, #16]
 800c980:	429a      	cmp	r2, r3
 800c982:	d3b7      	bcc.n	800c8f4 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c98a:	691b      	ldr	r3, [r3, #16]
 800c98c:	68fa      	ldr	r2, [r7, #12]
 800c98e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c992:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c996:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	2200      	movs	r2, #0
 800c99c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800c9a4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800c9a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d105      	bne.n	800c9b8 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	699b      	ldr	r3, [r3, #24]
 800c9b0:	f043 0210 	orr.w	r2, r3, #16
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	699a      	ldr	r2, [r3, #24]
 800c9bc:	4b0f      	ldr	r3, [pc, #60]	; (800c9fc <USB_DevInit+0x2c4>)
 800c9be:	4313      	orrs	r3, r2
 800c9c0:	687a      	ldr	r2, [r7, #4]
 800c9c2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800c9c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d005      	beq.n	800c9d6 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	699b      	ldr	r3, [r3, #24]
 800c9ce:	f043 0208 	orr.w	r2, r3, #8
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800c9d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c9d8:	2b01      	cmp	r3, #1
 800c9da:	d107      	bne.n	800c9ec <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	699b      	ldr	r3, [r3, #24]
 800c9e0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c9e4:	f043 0304 	orr.w	r3, r3, #4
 800c9e8:	687a      	ldr	r2, [r7, #4]
 800c9ea:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800c9ec:	7dfb      	ldrb	r3, [r7, #23]
}
 800c9ee:	4618      	mov	r0, r3
 800c9f0:	3718      	adds	r7, #24
 800c9f2:	46bd      	mov	sp, r7
 800c9f4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c9f8:	b004      	add	sp, #16
 800c9fa:	4770      	bx	lr
 800c9fc:	803c3800 	.word	0x803c3800

0800ca00 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800ca00:	b480      	push	{r7}
 800ca02:	b085      	sub	sp, #20
 800ca04:	af00      	add	r7, sp, #0
 800ca06:	6078      	str	r0, [r7, #4]
 800ca08:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800ca0a:	2300      	movs	r3, #0
 800ca0c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ca0e:	683b      	ldr	r3, [r7, #0]
 800ca10:	019b      	lsls	r3, r3, #6
 800ca12:	f043 0220 	orr.w	r2, r3, #32
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	3301      	adds	r3, #1
 800ca1e:	60fb      	str	r3, [r7, #12]
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	4a09      	ldr	r2, [pc, #36]	; (800ca48 <USB_FlushTxFifo+0x48>)
 800ca24:	4293      	cmp	r3, r2
 800ca26:	d901      	bls.n	800ca2c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800ca28:	2303      	movs	r3, #3
 800ca2a:	e006      	b.n	800ca3a <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	691b      	ldr	r3, [r3, #16]
 800ca30:	f003 0320 	and.w	r3, r3, #32
 800ca34:	2b20      	cmp	r3, #32
 800ca36:	d0f0      	beq.n	800ca1a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800ca38:	2300      	movs	r3, #0
}
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	3714      	adds	r7, #20
 800ca3e:	46bd      	mov	sp, r7
 800ca40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca44:	4770      	bx	lr
 800ca46:	bf00      	nop
 800ca48:	00030d40 	.word	0x00030d40

0800ca4c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ca4c:	b480      	push	{r7}
 800ca4e:	b085      	sub	sp, #20
 800ca50:	af00      	add	r7, sp, #0
 800ca52:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800ca54:	2300      	movs	r3, #0
 800ca56:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	2210      	movs	r2, #16
 800ca5c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	3301      	adds	r3, #1
 800ca62:	60fb      	str	r3, [r7, #12]
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	4a09      	ldr	r2, [pc, #36]	; (800ca8c <USB_FlushRxFifo+0x40>)
 800ca68:	4293      	cmp	r3, r2
 800ca6a:	d901      	bls.n	800ca70 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800ca6c:	2303      	movs	r3, #3
 800ca6e:	e006      	b.n	800ca7e <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	691b      	ldr	r3, [r3, #16]
 800ca74:	f003 0310 	and.w	r3, r3, #16
 800ca78:	2b10      	cmp	r3, #16
 800ca7a:	d0f0      	beq.n	800ca5e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800ca7c:	2300      	movs	r3, #0
}
 800ca7e:	4618      	mov	r0, r3
 800ca80:	3714      	adds	r7, #20
 800ca82:	46bd      	mov	sp, r7
 800ca84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca88:	4770      	bx	lr
 800ca8a:	bf00      	nop
 800ca8c:	00030d40 	.word	0x00030d40

0800ca90 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800ca90:	b480      	push	{r7}
 800ca92:	b085      	sub	sp, #20
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	6078      	str	r0, [r7, #4]
 800ca98:	460b      	mov	r3, r1
 800ca9a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800caa6:	681a      	ldr	r2, [r3, #0]
 800caa8:	78fb      	ldrb	r3, [r7, #3]
 800caaa:	68f9      	ldr	r1, [r7, #12]
 800caac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cab0:	4313      	orrs	r3, r2
 800cab2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800cab4:	2300      	movs	r3, #0
}
 800cab6:	4618      	mov	r0, r3
 800cab8:	3714      	adds	r7, #20
 800caba:	46bd      	mov	sp, r7
 800cabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac0:	4770      	bx	lr

0800cac2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800cac2:	b480      	push	{r7}
 800cac4:	b087      	sub	sp, #28
 800cac6:	af00      	add	r7, sp, #0
 800cac8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800cace:	693b      	ldr	r3, [r7, #16]
 800cad0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cad4:	689b      	ldr	r3, [r3, #8]
 800cad6:	f003 0306 	and.w	r3, r3, #6
 800cada:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d102      	bne.n	800cae8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800cae2:	2300      	movs	r3, #0
 800cae4:	75fb      	strb	r3, [r7, #23]
 800cae6:	e00a      	b.n	800cafe <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	2b02      	cmp	r3, #2
 800caec:	d002      	beq.n	800caf4 <USB_GetDevSpeed+0x32>
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	2b06      	cmp	r3, #6
 800caf2:	d102      	bne.n	800cafa <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800caf4:	2302      	movs	r3, #2
 800caf6:	75fb      	strb	r3, [r7, #23]
 800caf8:	e001      	b.n	800cafe <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800cafa:	230f      	movs	r3, #15
 800cafc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800cafe:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb00:	4618      	mov	r0, r3
 800cb02:	371c      	adds	r7, #28
 800cb04:	46bd      	mov	sp, r7
 800cb06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb0a:	4770      	bx	lr

0800cb0c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cb0c:	b480      	push	{r7}
 800cb0e:	b085      	sub	sp, #20
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	6078      	str	r0, [r7, #4]
 800cb14:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cb1a:	683b      	ldr	r3, [r7, #0]
 800cb1c:	781b      	ldrb	r3, [r3, #0]
 800cb1e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cb20:	683b      	ldr	r3, [r7, #0]
 800cb22:	785b      	ldrb	r3, [r3, #1]
 800cb24:	2b01      	cmp	r3, #1
 800cb26:	d13a      	bne.n	800cb9e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cb2e:	69da      	ldr	r2, [r3, #28]
 800cb30:	683b      	ldr	r3, [r7, #0]
 800cb32:	781b      	ldrb	r3, [r3, #0]
 800cb34:	f003 030f 	and.w	r3, r3, #15
 800cb38:	2101      	movs	r1, #1
 800cb3a:	fa01 f303 	lsl.w	r3, r1, r3
 800cb3e:	b29b      	uxth	r3, r3
 800cb40:	68f9      	ldr	r1, [r7, #12]
 800cb42:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cb46:	4313      	orrs	r3, r2
 800cb48:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800cb4a:	68bb      	ldr	r3, [r7, #8]
 800cb4c:	015a      	lsls	r2, r3, #5
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	4413      	add	r3, r2
 800cb52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d155      	bne.n	800cc0c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cb60:	68bb      	ldr	r3, [r7, #8]
 800cb62:	015a      	lsls	r2, r3, #5
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	4413      	add	r3, r2
 800cb68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb6c:	681a      	ldr	r2, [r3, #0]
 800cb6e:	683b      	ldr	r3, [r7, #0]
 800cb70:	689b      	ldr	r3, [r3, #8]
 800cb72:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800cb76:	683b      	ldr	r3, [r7, #0]
 800cb78:	78db      	ldrb	r3, [r3, #3]
 800cb7a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cb7c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800cb7e:	68bb      	ldr	r3, [r7, #8]
 800cb80:	059b      	lsls	r3, r3, #22
 800cb82:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cb84:	4313      	orrs	r3, r2
 800cb86:	68ba      	ldr	r2, [r7, #8]
 800cb88:	0151      	lsls	r1, r2, #5
 800cb8a:	68fa      	ldr	r2, [r7, #12]
 800cb8c:	440a      	add	r2, r1
 800cb8e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cb92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cb96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cb9a:	6013      	str	r3, [r2, #0]
 800cb9c:	e036      	b.n	800cc0c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cba4:	69da      	ldr	r2, [r3, #28]
 800cba6:	683b      	ldr	r3, [r7, #0]
 800cba8:	781b      	ldrb	r3, [r3, #0]
 800cbaa:	f003 030f 	and.w	r3, r3, #15
 800cbae:	2101      	movs	r1, #1
 800cbb0:	fa01 f303 	lsl.w	r3, r1, r3
 800cbb4:	041b      	lsls	r3, r3, #16
 800cbb6:	68f9      	ldr	r1, [r7, #12]
 800cbb8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cbbc:	4313      	orrs	r3, r2
 800cbbe:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800cbc0:	68bb      	ldr	r3, [r7, #8]
 800cbc2:	015a      	lsls	r2, r3, #5
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	4413      	add	r3, r2
 800cbc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d11a      	bne.n	800cc0c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cbd6:	68bb      	ldr	r3, [r7, #8]
 800cbd8:	015a      	lsls	r2, r3, #5
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	4413      	add	r3, r2
 800cbde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cbe2:	681a      	ldr	r2, [r3, #0]
 800cbe4:	683b      	ldr	r3, [r7, #0]
 800cbe6:	689b      	ldr	r3, [r3, #8]
 800cbe8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800cbec:	683b      	ldr	r3, [r7, #0]
 800cbee:	78db      	ldrb	r3, [r3, #3]
 800cbf0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cbf2:	430b      	orrs	r3, r1
 800cbf4:	4313      	orrs	r3, r2
 800cbf6:	68ba      	ldr	r2, [r7, #8]
 800cbf8:	0151      	lsls	r1, r2, #5
 800cbfa:	68fa      	ldr	r2, [r7, #12]
 800cbfc:	440a      	add	r2, r1
 800cbfe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cc02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cc06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cc0a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800cc0c:	2300      	movs	r3, #0
}
 800cc0e:	4618      	mov	r0, r3
 800cc10:	3714      	adds	r7, #20
 800cc12:	46bd      	mov	sp, r7
 800cc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc18:	4770      	bx	lr
	...

0800cc1c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cc1c:	b480      	push	{r7}
 800cc1e:	b085      	sub	sp, #20
 800cc20:	af00      	add	r7, sp, #0
 800cc22:	6078      	str	r0, [r7, #4]
 800cc24:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cc2a:	683b      	ldr	r3, [r7, #0]
 800cc2c:	781b      	ldrb	r3, [r3, #0]
 800cc2e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800cc30:	683b      	ldr	r3, [r7, #0]
 800cc32:	785b      	ldrb	r3, [r3, #1]
 800cc34:	2b01      	cmp	r3, #1
 800cc36:	d161      	bne.n	800ccfc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800cc38:	68bb      	ldr	r3, [r7, #8]
 800cc3a:	015a      	lsls	r2, r3, #5
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	4413      	add	r3, r2
 800cc40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cc4a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cc4e:	d11f      	bne.n	800cc90 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800cc50:	68bb      	ldr	r3, [r7, #8]
 800cc52:	015a      	lsls	r2, r3, #5
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	4413      	add	r3, r2
 800cc58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	68ba      	ldr	r2, [r7, #8]
 800cc60:	0151      	lsls	r1, r2, #5
 800cc62:	68fa      	ldr	r2, [r7, #12]
 800cc64:	440a      	add	r2, r1
 800cc66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cc6a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800cc6e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800cc70:	68bb      	ldr	r3, [r7, #8]
 800cc72:	015a      	lsls	r2, r3, #5
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	4413      	add	r3, r2
 800cc78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	68ba      	ldr	r2, [r7, #8]
 800cc80:	0151      	lsls	r1, r2, #5
 800cc82:	68fa      	ldr	r2, [r7, #12]
 800cc84:	440a      	add	r2, r1
 800cc86:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cc8a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800cc8e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cc96:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cc98:	683b      	ldr	r3, [r7, #0]
 800cc9a:	781b      	ldrb	r3, [r3, #0]
 800cc9c:	f003 030f 	and.w	r3, r3, #15
 800cca0:	2101      	movs	r1, #1
 800cca2:	fa01 f303 	lsl.w	r3, r1, r3
 800cca6:	b29b      	uxth	r3, r3
 800cca8:	43db      	mvns	r3, r3
 800ccaa:	68f9      	ldr	r1, [r7, #12]
 800ccac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ccb0:	4013      	ands	r3, r2
 800ccb2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ccba:	69da      	ldr	r2, [r3, #28]
 800ccbc:	683b      	ldr	r3, [r7, #0]
 800ccbe:	781b      	ldrb	r3, [r3, #0]
 800ccc0:	f003 030f 	and.w	r3, r3, #15
 800ccc4:	2101      	movs	r1, #1
 800ccc6:	fa01 f303 	lsl.w	r3, r1, r3
 800ccca:	b29b      	uxth	r3, r3
 800cccc:	43db      	mvns	r3, r3
 800ccce:	68f9      	ldr	r1, [r7, #12]
 800ccd0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ccd4:	4013      	ands	r3, r2
 800ccd6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800ccd8:	68bb      	ldr	r3, [r7, #8]
 800ccda:	015a      	lsls	r2, r3, #5
 800ccdc:	68fb      	ldr	r3, [r7, #12]
 800ccde:	4413      	add	r3, r2
 800cce0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cce4:	681a      	ldr	r2, [r3, #0]
 800cce6:	68bb      	ldr	r3, [r7, #8]
 800cce8:	0159      	lsls	r1, r3, #5
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	440b      	add	r3, r1
 800ccee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ccf2:	4619      	mov	r1, r3
 800ccf4:	4b35      	ldr	r3, [pc, #212]	; (800cdcc <USB_DeactivateEndpoint+0x1b0>)
 800ccf6:	4013      	ands	r3, r2
 800ccf8:	600b      	str	r3, [r1, #0]
 800ccfa:	e060      	b.n	800cdbe <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ccfc:	68bb      	ldr	r3, [r7, #8]
 800ccfe:	015a      	lsls	r2, r3, #5
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	4413      	add	r3, r2
 800cd04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cd0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cd12:	d11f      	bne.n	800cd54 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800cd14:	68bb      	ldr	r3, [r7, #8]
 800cd16:	015a      	lsls	r2, r3, #5
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	4413      	add	r3, r2
 800cd1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	68ba      	ldr	r2, [r7, #8]
 800cd24:	0151      	lsls	r1, r2, #5
 800cd26:	68fa      	ldr	r2, [r7, #12]
 800cd28:	440a      	add	r2, r1
 800cd2a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cd2e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800cd32:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800cd34:	68bb      	ldr	r3, [r7, #8]
 800cd36:	015a      	lsls	r2, r3, #5
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	4413      	add	r3, r2
 800cd3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	68ba      	ldr	r2, [r7, #8]
 800cd44:	0151      	lsls	r1, r2, #5
 800cd46:	68fa      	ldr	r2, [r7, #12]
 800cd48:	440a      	add	r2, r1
 800cd4a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cd4e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800cd52:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cd5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cd5c:	683b      	ldr	r3, [r7, #0]
 800cd5e:	781b      	ldrb	r3, [r3, #0]
 800cd60:	f003 030f 	and.w	r3, r3, #15
 800cd64:	2101      	movs	r1, #1
 800cd66:	fa01 f303 	lsl.w	r3, r1, r3
 800cd6a:	041b      	lsls	r3, r3, #16
 800cd6c:	43db      	mvns	r3, r3
 800cd6e:	68f9      	ldr	r1, [r7, #12]
 800cd70:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cd74:	4013      	ands	r3, r2
 800cd76:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cd7e:	69da      	ldr	r2, [r3, #28]
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	781b      	ldrb	r3, [r3, #0]
 800cd84:	f003 030f 	and.w	r3, r3, #15
 800cd88:	2101      	movs	r1, #1
 800cd8a:	fa01 f303 	lsl.w	r3, r1, r3
 800cd8e:	041b      	lsls	r3, r3, #16
 800cd90:	43db      	mvns	r3, r3
 800cd92:	68f9      	ldr	r1, [r7, #12]
 800cd94:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cd98:	4013      	ands	r3, r2
 800cd9a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800cd9c:	68bb      	ldr	r3, [r7, #8]
 800cd9e:	015a      	lsls	r2, r3, #5
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	4413      	add	r3, r2
 800cda4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cda8:	681a      	ldr	r2, [r3, #0]
 800cdaa:	68bb      	ldr	r3, [r7, #8]
 800cdac:	0159      	lsls	r1, r3, #5
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	440b      	add	r3, r1
 800cdb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cdb6:	4619      	mov	r1, r3
 800cdb8:	4b05      	ldr	r3, [pc, #20]	; (800cdd0 <USB_DeactivateEndpoint+0x1b4>)
 800cdba:	4013      	ands	r3, r2
 800cdbc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800cdbe:	2300      	movs	r3, #0
}
 800cdc0:	4618      	mov	r0, r3
 800cdc2:	3714      	adds	r7, #20
 800cdc4:	46bd      	mov	sp, r7
 800cdc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdca:	4770      	bx	lr
 800cdcc:	ec337800 	.word	0xec337800
 800cdd0:	eff37800 	.word	0xeff37800

0800cdd4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800cdd4:	b580      	push	{r7, lr}
 800cdd6:	b08a      	sub	sp, #40	; 0x28
 800cdd8:	af02      	add	r7, sp, #8
 800cdda:	60f8      	str	r0, [r7, #12]
 800cddc:	60b9      	str	r1, [r7, #8]
 800cdde:	4613      	mov	r3, r2
 800cde0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800cde6:	68bb      	ldr	r3, [r7, #8]
 800cde8:	781b      	ldrb	r3, [r3, #0]
 800cdea:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800cdec:	68bb      	ldr	r3, [r7, #8]
 800cdee:	785b      	ldrb	r3, [r3, #1]
 800cdf0:	2b01      	cmp	r3, #1
 800cdf2:	f040 815c 	bne.w	800d0ae <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800cdf6:	68bb      	ldr	r3, [r7, #8]
 800cdf8:	695b      	ldr	r3, [r3, #20]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d132      	bne.n	800ce64 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cdfe:	69bb      	ldr	r3, [r7, #24]
 800ce00:	015a      	lsls	r2, r3, #5
 800ce02:	69fb      	ldr	r3, [r7, #28]
 800ce04:	4413      	add	r3, r2
 800ce06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce0a:	691b      	ldr	r3, [r3, #16]
 800ce0c:	69ba      	ldr	r2, [r7, #24]
 800ce0e:	0151      	lsls	r1, r2, #5
 800ce10:	69fa      	ldr	r2, [r7, #28]
 800ce12:	440a      	add	r2, r1
 800ce14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce18:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ce1c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ce20:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ce22:	69bb      	ldr	r3, [r7, #24]
 800ce24:	015a      	lsls	r2, r3, #5
 800ce26:	69fb      	ldr	r3, [r7, #28]
 800ce28:	4413      	add	r3, r2
 800ce2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce2e:	691b      	ldr	r3, [r3, #16]
 800ce30:	69ba      	ldr	r2, [r7, #24]
 800ce32:	0151      	lsls	r1, r2, #5
 800ce34:	69fa      	ldr	r2, [r7, #28]
 800ce36:	440a      	add	r2, r1
 800ce38:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce3c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ce40:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ce42:	69bb      	ldr	r3, [r7, #24]
 800ce44:	015a      	lsls	r2, r3, #5
 800ce46:	69fb      	ldr	r3, [r7, #28]
 800ce48:	4413      	add	r3, r2
 800ce4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce4e:	691b      	ldr	r3, [r3, #16]
 800ce50:	69ba      	ldr	r2, [r7, #24]
 800ce52:	0151      	lsls	r1, r2, #5
 800ce54:	69fa      	ldr	r2, [r7, #28]
 800ce56:	440a      	add	r2, r1
 800ce58:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce5c:	0cdb      	lsrs	r3, r3, #19
 800ce5e:	04db      	lsls	r3, r3, #19
 800ce60:	6113      	str	r3, [r2, #16]
 800ce62:	e074      	b.n	800cf4e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ce64:	69bb      	ldr	r3, [r7, #24]
 800ce66:	015a      	lsls	r2, r3, #5
 800ce68:	69fb      	ldr	r3, [r7, #28]
 800ce6a:	4413      	add	r3, r2
 800ce6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce70:	691b      	ldr	r3, [r3, #16]
 800ce72:	69ba      	ldr	r2, [r7, #24]
 800ce74:	0151      	lsls	r1, r2, #5
 800ce76:	69fa      	ldr	r2, [r7, #28]
 800ce78:	440a      	add	r2, r1
 800ce7a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce7e:	0cdb      	lsrs	r3, r3, #19
 800ce80:	04db      	lsls	r3, r3, #19
 800ce82:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ce84:	69bb      	ldr	r3, [r7, #24]
 800ce86:	015a      	lsls	r2, r3, #5
 800ce88:	69fb      	ldr	r3, [r7, #28]
 800ce8a:	4413      	add	r3, r2
 800ce8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce90:	691b      	ldr	r3, [r3, #16]
 800ce92:	69ba      	ldr	r2, [r7, #24]
 800ce94:	0151      	lsls	r1, r2, #5
 800ce96:	69fa      	ldr	r2, [r7, #28]
 800ce98:	440a      	add	r2, r1
 800ce9a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce9e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cea2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cea6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800cea8:	69bb      	ldr	r3, [r7, #24]
 800ceaa:	015a      	lsls	r2, r3, #5
 800ceac:	69fb      	ldr	r3, [r7, #28]
 800ceae:	4413      	add	r3, r2
 800ceb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ceb4:	691a      	ldr	r2, [r3, #16]
 800ceb6:	68bb      	ldr	r3, [r7, #8]
 800ceb8:	6959      	ldr	r1, [r3, #20]
 800ceba:	68bb      	ldr	r3, [r7, #8]
 800cebc:	689b      	ldr	r3, [r3, #8]
 800cebe:	440b      	add	r3, r1
 800cec0:	1e59      	subs	r1, r3, #1
 800cec2:	68bb      	ldr	r3, [r7, #8]
 800cec4:	689b      	ldr	r3, [r3, #8]
 800cec6:	fbb1 f3f3 	udiv	r3, r1, r3
 800ceca:	04d9      	lsls	r1, r3, #19
 800cecc:	4b9d      	ldr	r3, [pc, #628]	; (800d144 <USB_EPStartXfer+0x370>)
 800cece:	400b      	ands	r3, r1
 800ced0:	69b9      	ldr	r1, [r7, #24]
 800ced2:	0148      	lsls	r0, r1, #5
 800ced4:	69f9      	ldr	r1, [r7, #28]
 800ced6:	4401      	add	r1, r0
 800ced8:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800cedc:	4313      	orrs	r3, r2
 800cede:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800cee0:	69bb      	ldr	r3, [r7, #24]
 800cee2:	015a      	lsls	r2, r3, #5
 800cee4:	69fb      	ldr	r3, [r7, #28]
 800cee6:	4413      	add	r3, r2
 800cee8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ceec:	691a      	ldr	r2, [r3, #16]
 800ceee:	68bb      	ldr	r3, [r7, #8]
 800cef0:	695b      	ldr	r3, [r3, #20]
 800cef2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cef6:	69b9      	ldr	r1, [r7, #24]
 800cef8:	0148      	lsls	r0, r1, #5
 800cefa:	69f9      	ldr	r1, [r7, #28]
 800cefc:	4401      	add	r1, r0
 800cefe:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800cf02:	4313      	orrs	r3, r2
 800cf04:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800cf06:	68bb      	ldr	r3, [r7, #8]
 800cf08:	78db      	ldrb	r3, [r3, #3]
 800cf0a:	2b01      	cmp	r3, #1
 800cf0c:	d11f      	bne.n	800cf4e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800cf0e:	69bb      	ldr	r3, [r7, #24]
 800cf10:	015a      	lsls	r2, r3, #5
 800cf12:	69fb      	ldr	r3, [r7, #28]
 800cf14:	4413      	add	r3, r2
 800cf16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf1a:	691b      	ldr	r3, [r3, #16]
 800cf1c:	69ba      	ldr	r2, [r7, #24]
 800cf1e:	0151      	lsls	r1, r2, #5
 800cf20:	69fa      	ldr	r2, [r7, #28]
 800cf22:	440a      	add	r2, r1
 800cf24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf28:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800cf2c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800cf2e:	69bb      	ldr	r3, [r7, #24]
 800cf30:	015a      	lsls	r2, r3, #5
 800cf32:	69fb      	ldr	r3, [r7, #28]
 800cf34:	4413      	add	r3, r2
 800cf36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf3a:	691b      	ldr	r3, [r3, #16]
 800cf3c:	69ba      	ldr	r2, [r7, #24]
 800cf3e:	0151      	lsls	r1, r2, #5
 800cf40:	69fa      	ldr	r2, [r7, #28]
 800cf42:	440a      	add	r2, r1
 800cf44:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf48:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800cf4c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800cf4e:	79fb      	ldrb	r3, [r7, #7]
 800cf50:	2b01      	cmp	r3, #1
 800cf52:	d14b      	bne.n	800cfec <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800cf54:	68bb      	ldr	r3, [r7, #8]
 800cf56:	691b      	ldr	r3, [r3, #16]
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d009      	beq.n	800cf70 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800cf5c:	69bb      	ldr	r3, [r7, #24]
 800cf5e:	015a      	lsls	r2, r3, #5
 800cf60:	69fb      	ldr	r3, [r7, #28]
 800cf62:	4413      	add	r3, r2
 800cf64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf68:	461a      	mov	r2, r3
 800cf6a:	68bb      	ldr	r3, [r7, #8]
 800cf6c:	691b      	ldr	r3, [r3, #16]
 800cf6e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800cf70:	68bb      	ldr	r3, [r7, #8]
 800cf72:	78db      	ldrb	r3, [r3, #3]
 800cf74:	2b01      	cmp	r3, #1
 800cf76:	d128      	bne.n	800cfca <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800cf78:	69fb      	ldr	r3, [r7, #28]
 800cf7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cf7e:	689b      	ldr	r3, [r3, #8]
 800cf80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d110      	bne.n	800cfaa <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800cf88:	69bb      	ldr	r3, [r7, #24]
 800cf8a:	015a      	lsls	r2, r3, #5
 800cf8c:	69fb      	ldr	r3, [r7, #28]
 800cf8e:	4413      	add	r3, r2
 800cf90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	69ba      	ldr	r2, [r7, #24]
 800cf98:	0151      	lsls	r1, r2, #5
 800cf9a:	69fa      	ldr	r2, [r7, #28]
 800cf9c:	440a      	add	r2, r1
 800cf9e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cfa2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800cfa6:	6013      	str	r3, [r2, #0]
 800cfa8:	e00f      	b.n	800cfca <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800cfaa:	69bb      	ldr	r3, [r7, #24]
 800cfac:	015a      	lsls	r2, r3, #5
 800cfae:	69fb      	ldr	r3, [r7, #28]
 800cfb0:	4413      	add	r3, r2
 800cfb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	69ba      	ldr	r2, [r7, #24]
 800cfba:	0151      	lsls	r1, r2, #5
 800cfbc:	69fa      	ldr	r2, [r7, #28]
 800cfbe:	440a      	add	r2, r1
 800cfc0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cfc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cfc8:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cfca:	69bb      	ldr	r3, [r7, #24]
 800cfcc:	015a      	lsls	r2, r3, #5
 800cfce:	69fb      	ldr	r3, [r7, #28]
 800cfd0:	4413      	add	r3, r2
 800cfd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	69ba      	ldr	r2, [r7, #24]
 800cfda:	0151      	lsls	r1, r2, #5
 800cfdc:	69fa      	ldr	r2, [r7, #28]
 800cfde:	440a      	add	r2, r1
 800cfe0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cfe4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cfe8:	6013      	str	r3, [r2, #0]
 800cfea:	e12f      	b.n	800d24c <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cfec:	69bb      	ldr	r3, [r7, #24]
 800cfee:	015a      	lsls	r2, r3, #5
 800cff0:	69fb      	ldr	r3, [r7, #28]
 800cff2:	4413      	add	r3, r2
 800cff4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	69ba      	ldr	r2, [r7, #24]
 800cffc:	0151      	lsls	r1, r2, #5
 800cffe:	69fa      	ldr	r2, [r7, #28]
 800d000:	440a      	add	r2, r1
 800d002:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d006:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d00a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d00c:	68bb      	ldr	r3, [r7, #8]
 800d00e:	78db      	ldrb	r3, [r3, #3]
 800d010:	2b01      	cmp	r3, #1
 800d012:	d015      	beq.n	800d040 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800d014:	68bb      	ldr	r3, [r7, #8]
 800d016:	695b      	ldr	r3, [r3, #20]
 800d018:	2b00      	cmp	r3, #0
 800d01a:	f000 8117 	beq.w	800d24c <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d01e:	69fb      	ldr	r3, [r7, #28]
 800d020:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d024:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d026:	68bb      	ldr	r3, [r7, #8]
 800d028:	781b      	ldrb	r3, [r3, #0]
 800d02a:	f003 030f 	and.w	r3, r3, #15
 800d02e:	2101      	movs	r1, #1
 800d030:	fa01 f303 	lsl.w	r3, r1, r3
 800d034:	69f9      	ldr	r1, [r7, #28]
 800d036:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d03a:	4313      	orrs	r3, r2
 800d03c:	634b      	str	r3, [r1, #52]	; 0x34
 800d03e:	e105      	b.n	800d24c <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d040:	69fb      	ldr	r3, [r7, #28]
 800d042:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d046:	689b      	ldr	r3, [r3, #8]
 800d048:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d110      	bne.n	800d072 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d050:	69bb      	ldr	r3, [r7, #24]
 800d052:	015a      	lsls	r2, r3, #5
 800d054:	69fb      	ldr	r3, [r7, #28]
 800d056:	4413      	add	r3, r2
 800d058:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	69ba      	ldr	r2, [r7, #24]
 800d060:	0151      	lsls	r1, r2, #5
 800d062:	69fa      	ldr	r2, [r7, #28]
 800d064:	440a      	add	r2, r1
 800d066:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d06a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d06e:	6013      	str	r3, [r2, #0]
 800d070:	e00f      	b.n	800d092 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d072:	69bb      	ldr	r3, [r7, #24]
 800d074:	015a      	lsls	r2, r3, #5
 800d076:	69fb      	ldr	r3, [r7, #28]
 800d078:	4413      	add	r3, r2
 800d07a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	69ba      	ldr	r2, [r7, #24]
 800d082:	0151      	lsls	r1, r2, #5
 800d084:	69fa      	ldr	r2, [r7, #28]
 800d086:	440a      	add	r2, r1
 800d088:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d08c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d090:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800d092:	68bb      	ldr	r3, [r7, #8]
 800d094:	68d9      	ldr	r1, [r3, #12]
 800d096:	68bb      	ldr	r3, [r7, #8]
 800d098:	781a      	ldrb	r2, [r3, #0]
 800d09a:	68bb      	ldr	r3, [r7, #8]
 800d09c:	695b      	ldr	r3, [r3, #20]
 800d09e:	b298      	uxth	r0, r3
 800d0a0:	79fb      	ldrb	r3, [r7, #7]
 800d0a2:	9300      	str	r3, [sp, #0]
 800d0a4:	4603      	mov	r3, r0
 800d0a6:	68f8      	ldr	r0, [r7, #12]
 800d0a8:	f000 fa2b 	bl	800d502 <USB_WritePacket>
 800d0ac:	e0ce      	b.n	800d24c <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d0ae:	69bb      	ldr	r3, [r7, #24]
 800d0b0:	015a      	lsls	r2, r3, #5
 800d0b2:	69fb      	ldr	r3, [r7, #28]
 800d0b4:	4413      	add	r3, r2
 800d0b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d0ba:	691b      	ldr	r3, [r3, #16]
 800d0bc:	69ba      	ldr	r2, [r7, #24]
 800d0be:	0151      	lsls	r1, r2, #5
 800d0c0:	69fa      	ldr	r2, [r7, #28]
 800d0c2:	440a      	add	r2, r1
 800d0c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d0c8:	0cdb      	lsrs	r3, r3, #19
 800d0ca:	04db      	lsls	r3, r3, #19
 800d0cc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d0ce:	69bb      	ldr	r3, [r7, #24]
 800d0d0:	015a      	lsls	r2, r3, #5
 800d0d2:	69fb      	ldr	r3, [r7, #28]
 800d0d4:	4413      	add	r3, r2
 800d0d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d0da:	691b      	ldr	r3, [r3, #16]
 800d0dc:	69ba      	ldr	r2, [r7, #24]
 800d0de:	0151      	lsls	r1, r2, #5
 800d0e0:	69fa      	ldr	r2, [r7, #28]
 800d0e2:	440a      	add	r2, r1
 800d0e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d0e8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d0ec:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d0f0:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800d0f2:	68bb      	ldr	r3, [r7, #8]
 800d0f4:	695b      	ldr	r3, [r3, #20]
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d126      	bne.n	800d148 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800d0fa:	69bb      	ldr	r3, [r7, #24]
 800d0fc:	015a      	lsls	r2, r3, #5
 800d0fe:	69fb      	ldr	r3, [r7, #28]
 800d100:	4413      	add	r3, r2
 800d102:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d106:	691a      	ldr	r2, [r3, #16]
 800d108:	68bb      	ldr	r3, [r7, #8]
 800d10a:	689b      	ldr	r3, [r3, #8]
 800d10c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d110:	69b9      	ldr	r1, [r7, #24]
 800d112:	0148      	lsls	r0, r1, #5
 800d114:	69f9      	ldr	r1, [r7, #28]
 800d116:	4401      	add	r1, r0
 800d118:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d11c:	4313      	orrs	r3, r2
 800d11e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d120:	69bb      	ldr	r3, [r7, #24]
 800d122:	015a      	lsls	r2, r3, #5
 800d124:	69fb      	ldr	r3, [r7, #28]
 800d126:	4413      	add	r3, r2
 800d128:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d12c:	691b      	ldr	r3, [r3, #16]
 800d12e:	69ba      	ldr	r2, [r7, #24]
 800d130:	0151      	lsls	r1, r2, #5
 800d132:	69fa      	ldr	r2, [r7, #28]
 800d134:	440a      	add	r2, r1
 800d136:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d13a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d13e:	6113      	str	r3, [r2, #16]
 800d140:	e036      	b.n	800d1b0 <USB_EPStartXfer+0x3dc>
 800d142:	bf00      	nop
 800d144:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d148:	68bb      	ldr	r3, [r7, #8]
 800d14a:	695a      	ldr	r2, [r3, #20]
 800d14c:	68bb      	ldr	r3, [r7, #8]
 800d14e:	689b      	ldr	r3, [r3, #8]
 800d150:	4413      	add	r3, r2
 800d152:	1e5a      	subs	r2, r3, #1
 800d154:	68bb      	ldr	r3, [r7, #8]
 800d156:	689b      	ldr	r3, [r3, #8]
 800d158:	fbb2 f3f3 	udiv	r3, r2, r3
 800d15c:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d15e:	69bb      	ldr	r3, [r7, #24]
 800d160:	015a      	lsls	r2, r3, #5
 800d162:	69fb      	ldr	r3, [r7, #28]
 800d164:	4413      	add	r3, r2
 800d166:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d16a:	691a      	ldr	r2, [r3, #16]
 800d16c:	8afb      	ldrh	r3, [r7, #22]
 800d16e:	04d9      	lsls	r1, r3, #19
 800d170:	4b39      	ldr	r3, [pc, #228]	; (800d258 <USB_EPStartXfer+0x484>)
 800d172:	400b      	ands	r3, r1
 800d174:	69b9      	ldr	r1, [r7, #24]
 800d176:	0148      	lsls	r0, r1, #5
 800d178:	69f9      	ldr	r1, [r7, #28]
 800d17a:	4401      	add	r1, r0
 800d17c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d180:	4313      	orrs	r3, r2
 800d182:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800d184:	69bb      	ldr	r3, [r7, #24]
 800d186:	015a      	lsls	r2, r3, #5
 800d188:	69fb      	ldr	r3, [r7, #28]
 800d18a:	4413      	add	r3, r2
 800d18c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d190:	691a      	ldr	r2, [r3, #16]
 800d192:	68bb      	ldr	r3, [r7, #8]
 800d194:	689b      	ldr	r3, [r3, #8]
 800d196:	8af9      	ldrh	r1, [r7, #22]
 800d198:	fb01 f303 	mul.w	r3, r1, r3
 800d19c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d1a0:	69b9      	ldr	r1, [r7, #24]
 800d1a2:	0148      	lsls	r0, r1, #5
 800d1a4:	69f9      	ldr	r1, [r7, #28]
 800d1a6:	4401      	add	r1, r0
 800d1a8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d1ac:	4313      	orrs	r3, r2
 800d1ae:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800d1b0:	79fb      	ldrb	r3, [r7, #7]
 800d1b2:	2b01      	cmp	r3, #1
 800d1b4:	d10d      	bne.n	800d1d2 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800d1b6:	68bb      	ldr	r3, [r7, #8]
 800d1b8:	68db      	ldr	r3, [r3, #12]
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d009      	beq.n	800d1d2 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d1be:	68bb      	ldr	r3, [r7, #8]
 800d1c0:	68d9      	ldr	r1, [r3, #12]
 800d1c2:	69bb      	ldr	r3, [r7, #24]
 800d1c4:	015a      	lsls	r2, r3, #5
 800d1c6:	69fb      	ldr	r3, [r7, #28]
 800d1c8:	4413      	add	r3, r2
 800d1ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1ce:	460a      	mov	r2, r1
 800d1d0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800d1d2:	68bb      	ldr	r3, [r7, #8]
 800d1d4:	78db      	ldrb	r3, [r3, #3]
 800d1d6:	2b01      	cmp	r3, #1
 800d1d8:	d128      	bne.n	800d22c <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d1da:	69fb      	ldr	r3, [r7, #28]
 800d1dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d1e0:	689b      	ldr	r3, [r3, #8]
 800d1e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d110      	bne.n	800d20c <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800d1ea:	69bb      	ldr	r3, [r7, #24]
 800d1ec:	015a      	lsls	r2, r3, #5
 800d1ee:	69fb      	ldr	r3, [r7, #28]
 800d1f0:	4413      	add	r3, r2
 800d1f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	69ba      	ldr	r2, [r7, #24]
 800d1fa:	0151      	lsls	r1, r2, #5
 800d1fc:	69fa      	ldr	r2, [r7, #28]
 800d1fe:	440a      	add	r2, r1
 800d200:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d204:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d208:	6013      	str	r3, [r2, #0]
 800d20a:	e00f      	b.n	800d22c <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800d20c:	69bb      	ldr	r3, [r7, #24]
 800d20e:	015a      	lsls	r2, r3, #5
 800d210:	69fb      	ldr	r3, [r7, #28]
 800d212:	4413      	add	r3, r2
 800d214:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	69ba      	ldr	r2, [r7, #24]
 800d21c:	0151      	lsls	r1, r2, #5
 800d21e:	69fa      	ldr	r2, [r7, #28]
 800d220:	440a      	add	r2, r1
 800d222:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d226:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d22a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d22c:	69bb      	ldr	r3, [r7, #24]
 800d22e:	015a      	lsls	r2, r3, #5
 800d230:	69fb      	ldr	r3, [r7, #28]
 800d232:	4413      	add	r3, r2
 800d234:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	69ba      	ldr	r2, [r7, #24]
 800d23c:	0151      	lsls	r1, r2, #5
 800d23e:	69fa      	ldr	r2, [r7, #28]
 800d240:	440a      	add	r2, r1
 800d242:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d246:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d24a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d24c:	2300      	movs	r3, #0
}
 800d24e:	4618      	mov	r0, r3
 800d250:	3720      	adds	r7, #32
 800d252:	46bd      	mov	sp, r7
 800d254:	bd80      	pop	{r7, pc}
 800d256:	bf00      	nop
 800d258:	1ff80000 	.word	0x1ff80000

0800d25c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800d25c:	b480      	push	{r7}
 800d25e:	b087      	sub	sp, #28
 800d260:	af00      	add	r7, sp, #0
 800d262:	60f8      	str	r0, [r7, #12]
 800d264:	60b9      	str	r1, [r7, #8]
 800d266:	4613      	mov	r3, r2
 800d268:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800d26e:	68bb      	ldr	r3, [r7, #8]
 800d270:	781b      	ldrb	r3, [r3, #0]
 800d272:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d274:	68bb      	ldr	r3, [r7, #8]
 800d276:	785b      	ldrb	r3, [r3, #1]
 800d278:	2b01      	cmp	r3, #1
 800d27a:	f040 80cd 	bne.w	800d418 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800d27e:	68bb      	ldr	r3, [r7, #8]
 800d280:	695b      	ldr	r3, [r3, #20]
 800d282:	2b00      	cmp	r3, #0
 800d284:	d132      	bne.n	800d2ec <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d286:	693b      	ldr	r3, [r7, #16]
 800d288:	015a      	lsls	r2, r3, #5
 800d28a:	697b      	ldr	r3, [r7, #20]
 800d28c:	4413      	add	r3, r2
 800d28e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d292:	691b      	ldr	r3, [r3, #16]
 800d294:	693a      	ldr	r2, [r7, #16]
 800d296:	0151      	lsls	r1, r2, #5
 800d298:	697a      	ldr	r2, [r7, #20]
 800d29a:	440a      	add	r2, r1
 800d29c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d2a0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d2a4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d2a8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d2aa:	693b      	ldr	r3, [r7, #16]
 800d2ac:	015a      	lsls	r2, r3, #5
 800d2ae:	697b      	ldr	r3, [r7, #20]
 800d2b0:	4413      	add	r3, r2
 800d2b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d2b6:	691b      	ldr	r3, [r3, #16]
 800d2b8:	693a      	ldr	r2, [r7, #16]
 800d2ba:	0151      	lsls	r1, r2, #5
 800d2bc:	697a      	ldr	r2, [r7, #20]
 800d2be:	440a      	add	r2, r1
 800d2c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d2c4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d2c8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d2ca:	693b      	ldr	r3, [r7, #16]
 800d2cc:	015a      	lsls	r2, r3, #5
 800d2ce:	697b      	ldr	r3, [r7, #20]
 800d2d0:	4413      	add	r3, r2
 800d2d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d2d6:	691b      	ldr	r3, [r3, #16]
 800d2d8:	693a      	ldr	r2, [r7, #16]
 800d2da:	0151      	lsls	r1, r2, #5
 800d2dc:	697a      	ldr	r2, [r7, #20]
 800d2de:	440a      	add	r2, r1
 800d2e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d2e4:	0cdb      	lsrs	r3, r3, #19
 800d2e6:	04db      	lsls	r3, r3, #19
 800d2e8:	6113      	str	r3, [r2, #16]
 800d2ea:	e04e      	b.n	800d38a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d2ec:	693b      	ldr	r3, [r7, #16]
 800d2ee:	015a      	lsls	r2, r3, #5
 800d2f0:	697b      	ldr	r3, [r7, #20]
 800d2f2:	4413      	add	r3, r2
 800d2f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d2f8:	691b      	ldr	r3, [r3, #16]
 800d2fa:	693a      	ldr	r2, [r7, #16]
 800d2fc:	0151      	lsls	r1, r2, #5
 800d2fe:	697a      	ldr	r2, [r7, #20]
 800d300:	440a      	add	r2, r1
 800d302:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d306:	0cdb      	lsrs	r3, r3, #19
 800d308:	04db      	lsls	r3, r3, #19
 800d30a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d30c:	693b      	ldr	r3, [r7, #16]
 800d30e:	015a      	lsls	r2, r3, #5
 800d310:	697b      	ldr	r3, [r7, #20]
 800d312:	4413      	add	r3, r2
 800d314:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d318:	691b      	ldr	r3, [r3, #16]
 800d31a:	693a      	ldr	r2, [r7, #16]
 800d31c:	0151      	lsls	r1, r2, #5
 800d31e:	697a      	ldr	r2, [r7, #20]
 800d320:	440a      	add	r2, r1
 800d322:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d326:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d32a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d32e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800d330:	68bb      	ldr	r3, [r7, #8]
 800d332:	695a      	ldr	r2, [r3, #20]
 800d334:	68bb      	ldr	r3, [r7, #8]
 800d336:	689b      	ldr	r3, [r3, #8]
 800d338:	429a      	cmp	r2, r3
 800d33a:	d903      	bls.n	800d344 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800d33c:	68bb      	ldr	r3, [r7, #8]
 800d33e:	689a      	ldr	r2, [r3, #8]
 800d340:	68bb      	ldr	r3, [r7, #8]
 800d342:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d344:	693b      	ldr	r3, [r7, #16]
 800d346:	015a      	lsls	r2, r3, #5
 800d348:	697b      	ldr	r3, [r7, #20]
 800d34a:	4413      	add	r3, r2
 800d34c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d350:	691b      	ldr	r3, [r3, #16]
 800d352:	693a      	ldr	r2, [r7, #16]
 800d354:	0151      	lsls	r1, r2, #5
 800d356:	697a      	ldr	r2, [r7, #20]
 800d358:	440a      	add	r2, r1
 800d35a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d35e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d362:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d364:	693b      	ldr	r3, [r7, #16]
 800d366:	015a      	lsls	r2, r3, #5
 800d368:	697b      	ldr	r3, [r7, #20]
 800d36a:	4413      	add	r3, r2
 800d36c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d370:	691a      	ldr	r2, [r3, #16]
 800d372:	68bb      	ldr	r3, [r7, #8]
 800d374:	695b      	ldr	r3, [r3, #20]
 800d376:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d37a:	6939      	ldr	r1, [r7, #16]
 800d37c:	0148      	lsls	r0, r1, #5
 800d37e:	6979      	ldr	r1, [r7, #20]
 800d380:	4401      	add	r1, r0
 800d382:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800d386:	4313      	orrs	r3, r2
 800d388:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800d38a:	79fb      	ldrb	r3, [r7, #7]
 800d38c:	2b01      	cmp	r3, #1
 800d38e:	d11e      	bne.n	800d3ce <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800d390:	68bb      	ldr	r3, [r7, #8]
 800d392:	691b      	ldr	r3, [r3, #16]
 800d394:	2b00      	cmp	r3, #0
 800d396:	d009      	beq.n	800d3ac <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800d398:	693b      	ldr	r3, [r7, #16]
 800d39a:	015a      	lsls	r2, r3, #5
 800d39c:	697b      	ldr	r3, [r7, #20]
 800d39e:	4413      	add	r3, r2
 800d3a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d3a4:	461a      	mov	r2, r3
 800d3a6:	68bb      	ldr	r3, [r7, #8]
 800d3a8:	691b      	ldr	r3, [r3, #16]
 800d3aa:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d3ac:	693b      	ldr	r3, [r7, #16]
 800d3ae:	015a      	lsls	r2, r3, #5
 800d3b0:	697b      	ldr	r3, [r7, #20]
 800d3b2:	4413      	add	r3, r2
 800d3b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	693a      	ldr	r2, [r7, #16]
 800d3bc:	0151      	lsls	r1, r2, #5
 800d3be:	697a      	ldr	r2, [r7, #20]
 800d3c0:	440a      	add	r2, r1
 800d3c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d3c6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d3ca:	6013      	str	r3, [r2, #0]
 800d3cc:	e092      	b.n	800d4f4 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d3ce:	693b      	ldr	r3, [r7, #16]
 800d3d0:	015a      	lsls	r2, r3, #5
 800d3d2:	697b      	ldr	r3, [r7, #20]
 800d3d4:	4413      	add	r3, r2
 800d3d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	693a      	ldr	r2, [r7, #16]
 800d3de:	0151      	lsls	r1, r2, #5
 800d3e0:	697a      	ldr	r2, [r7, #20]
 800d3e2:	440a      	add	r2, r1
 800d3e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d3e8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d3ec:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800d3ee:	68bb      	ldr	r3, [r7, #8]
 800d3f0:	695b      	ldr	r3, [r3, #20]
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d07e      	beq.n	800d4f4 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d3f6:	697b      	ldr	r3, [r7, #20]
 800d3f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d3fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d3fe:	68bb      	ldr	r3, [r7, #8]
 800d400:	781b      	ldrb	r3, [r3, #0]
 800d402:	f003 030f 	and.w	r3, r3, #15
 800d406:	2101      	movs	r1, #1
 800d408:	fa01 f303 	lsl.w	r3, r1, r3
 800d40c:	6979      	ldr	r1, [r7, #20]
 800d40e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d412:	4313      	orrs	r3, r2
 800d414:	634b      	str	r3, [r1, #52]	; 0x34
 800d416:	e06d      	b.n	800d4f4 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d418:	693b      	ldr	r3, [r7, #16]
 800d41a:	015a      	lsls	r2, r3, #5
 800d41c:	697b      	ldr	r3, [r7, #20]
 800d41e:	4413      	add	r3, r2
 800d420:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d424:	691b      	ldr	r3, [r3, #16]
 800d426:	693a      	ldr	r2, [r7, #16]
 800d428:	0151      	lsls	r1, r2, #5
 800d42a:	697a      	ldr	r2, [r7, #20]
 800d42c:	440a      	add	r2, r1
 800d42e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d432:	0cdb      	lsrs	r3, r3, #19
 800d434:	04db      	lsls	r3, r3, #19
 800d436:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d438:	693b      	ldr	r3, [r7, #16]
 800d43a:	015a      	lsls	r2, r3, #5
 800d43c:	697b      	ldr	r3, [r7, #20]
 800d43e:	4413      	add	r3, r2
 800d440:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d444:	691b      	ldr	r3, [r3, #16]
 800d446:	693a      	ldr	r2, [r7, #16]
 800d448:	0151      	lsls	r1, r2, #5
 800d44a:	697a      	ldr	r2, [r7, #20]
 800d44c:	440a      	add	r2, r1
 800d44e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d452:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d456:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d45a:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800d45c:	68bb      	ldr	r3, [r7, #8]
 800d45e:	695b      	ldr	r3, [r3, #20]
 800d460:	2b00      	cmp	r3, #0
 800d462:	d003      	beq.n	800d46c <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800d464:	68bb      	ldr	r3, [r7, #8]
 800d466:	689a      	ldr	r2, [r3, #8]
 800d468:	68bb      	ldr	r3, [r7, #8]
 800d46a:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d46c:	693b      	ldr	r3, [r7, #16]
 800d46e:	015a      	lsls	r2, r3, #5
 800d470:	697b      	ldr	r3, [r7, #20]
 800d472:	4413      	add	r3, r2
 800d474:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d478:	691b      	ldr	r3, [r3, #16]
 800d47a:	693a      	ldr	r2, [r7, #16]
 800d47c:	0151      	lsls	r1, r2, #5
 800d47e:	697a      	ldr	r2, [r7, #20]
 800d480:	440a      	add	r2, r1
 800d482:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d486:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d48a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800d48c:	693b      	ldr	r3, [r7, #16]
 800d48e:	015a      	lsls	r2, r3, #5
 800d490:	697b      	ldr	r3, [r7, #20]
 800d492:	4413      	add	r3, r2
 800d494:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d498:	691a      	ldr	r2, [r3, #16]
 800d49a:	68bb      	ldr	r3, [r7, #8]
 800d49c:	689b      	ldr	r3, [r3, #8]
 800d49e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d4a2:	6939      	ldr	r1, [r7, #16]
 800d4a4:	0148      	lsls	r0, r1, #5
 800d4a6:	6979      	ldr	r1, [r7, #20]
 800d4a8:	4401      	add	r1, r0
 800d4aa:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d4ae:	4313      	orrs	r3, r2
 800d4b0:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800d4b2:	79fb      	ldrb	r3, [r7, #7]
 800d4b4:	2b01      	cmp	r3, #1
 800d4b6:	d10d      	bne.n	800d4d4 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800d4b8:	68bb      	ldr	r3, [r7, #8]
 800d4ba:	68db      	ldr	r3, [r3, #12]
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d009      	beq.n	800d4d4 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d4c0:	68bb      	ldr	r3, [r7, #8]
 800d4c2:	68d9      	ldr	r1, [r3, #12]
 800d4c4:	693b      	ldr	r3, [r7, #16]
 800d4c6:	015a      	lsls	r2, r3, #5
 800d4c8:	697b      	ldr	r3, [r7, #20]
 800d4ca:	4413      	add	r3, r2
 800d4cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d4d0:	460a      	mov	r2, r1
 800d4d2:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d4d4:	693b      	ldr	r3, [r7, #16]
 800d4d6:	015a      	lsls	r2, r3, #5
 800d4d8:	697b      	ldr	r3, [r7, #20]
 800d4da:	4413      	add	r3, r2
 800d4dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	693a      	ldr	r2, [r7, #16]
 800d4e4:	0151      	lsls	r1, r2, #5
 800d4e6:	697a      	ldr	r2, [r7, #20]
 800d4e8:	440a      	add	r2, r1
 800d4ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d4ee:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d4f2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d4f4:	2300      	movs	r3, #0
}
 800d4f6:	4618      	mov	r0, r3
 800d4f8:	371c      	adds	r7, #28
 800d4fa:	46bd      	mov	sp, r7
 800d4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d500:	4770      	bx	lr

0800d502 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800d502:	b480      	push	{r7}
 800d504:	b089      	sub	sp, #36	; 0x24
 800d506:	af00      	add	r7, sp, #0
 800d508:	60f8      	str	r0, [r7, #12]
 800d50a:	60b9      	str	r1, [r7, #8]
 800d50c:	4611      	mov	r1, r2
 800d50e:	461a      	mov	r2, r3
 800d510:	460b      	mov	r3, r1
 800d512:	71fb      	strb	r3, [r7, #7]
 800d514:	4613      	mov	r3, r2
 800d516:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800d51c:	68bb      	ldr	r3, [r7, #8]
 800d51e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800d520:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d524:	2b00      	cmp	r3, #0
 800d526:	d11a      	bne.n	800d55e <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800d528:	88bb      	ldrh	r3, [r7, #4]
 800d52a:	3303      	adds	r3, #3
 800d52c:	089b      	lsrs	r3, r3, #2
 800d52e:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800d530:	2300      	movs	r3, #0
 800d532:	61bb      	str	r3, [r7, #24]
 800d534:	e00f      	b.n	800d556 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d536:	79fb      	ldrb	r3, [r7, #7]
 800d538:	031a      	lsls	r2, r3, #12
 800d53a:	697b      	ldr	r3, [r7, #20]
 800d53c:	4413      	add	r3, r2
 800d53e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d542:	461a      	mov	r2, r3
 800d544:	69fb      	ldr	r3, [r7, #28]
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	6013      	str	r3, [r2, #0]
      pSrc++;
 800d54a:	69fb      	ldr	r3, [r7, #28]
 800d54c:	3304      	adds	r3, #4
 800d54e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800d550:	69bb      	ldr	r3, [r7, #24]
 800d552:	3301      	adds	r3, #1
 800d554:	61bb      	str	r3, [r7, #24]
 800d556:	69ba      	ldr	r2, [r7, #24]
 800d558:	693b      	ldr	r3, [r7, #16]
 800d55a:	429a      	cmp	r2, r3
 800d55c:	d3eb      	bcc.n	800d536 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800d55e:	2300      	movs	r3, #0
}
 800d560:	4618      	mov	r0, r3
 800d562:	3724      	adds	r7, #36	; 0x24
 800d564:	46bd      	mov	sp, r7
 800d566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d56a:	4770      	bx	lr

0800d56c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800d56c:	b480      	push	{r7}
 800d56e:	b089      	sub	sp, #36	; 0x24
 800d570:	af00      	add	r7, sp, #0
 800d572:	60f8      	str	r0, [r7, #12]
 800d574:	60b9      	str	r1, [r7, #8]
 800d576:	4613      	mov	r3, r2
 800d578:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800d57e:	68bb      	ldr	r3, [r7, #8]
 800d580:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800d582:	88fb      	ldrh	r3, [r7, #6]
 800d584:	3303      	adds	r3, #3
 800d586:	089b      	lsrs	r3, r3, #2
 800d588:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800d58a:	2300      	movs	r3, #0
 800d58c:	61bb      	str	r3, [r7, #24]
 800d58e:	e00b      	b.n	800d5a8 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800d590:	697b      	ldr	r3, [r7, #20]
 800d592:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d596:	681a      	ldr	r2, [r3, #0]
 800d598:	69fb      	ldr	r3, [r7, #28]
 800d59a:	601a      	str	r2, [r3, #0]
    pDest++;
 800d59c:	69fb      	ldr	r3, [r7, #28]
 800d59e:	3304      	adds	r3, #4
 800d5a0:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800d5a2:	69bb      	ldr	r3, [r7, #24]
 800d5a4:	3301      	adds	r3, #1
 800d5a6:	61bb      	str	r3, [r7, #24]
 800d5a8:	69ba      	ldr	r2, [r7, #24]
 800d5aa:	693b      	ldr	r3, [r7, #16]
 800d5ac:	429a      	cmp	r2, r3
 800d5ae:	d3ef      	bcc.n	800d590 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800d5b0:	69fb      	ldr	r3, [r7, #28]
}
 800d5b2:	4618      	mov	r0, r3
 800d5b4:	3724      	adds	r7, #36	; 0x24
 800d5b6:	46bd      	mov	sp, r7
 800d5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5bc:	4770      	bx	lr

0800d5be <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d5be:	b480      	push	{r7}
 800d5c0:	b085      	sub	sp, #20
 800d5c2:	af00      	add	r7, sp, #0
 800d5c4:	6078      	str	r0, [r7, #4]
 800d5c6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d5cc:	683b      	ldr	r3, [r7, #0]
 800d5ce:	781b      	ldrb	r3, [r3, #0]
 800d5d0:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d5d2:	683b      	ldr	r3, [r7, #0]
 800d5d4:	785b      	ldrb	r3, [r3, #1]
 800d5d6:	2b01      	cmp	r3, #1
 800d5d8:	d12c      	bne.n	800d634 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d5da:	68bb      	ldr	r3, [r7, #8]
 800d5dc:	015a      	lsls	r2, r3, #5
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	4413      	add	r3, r2
 800d5e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	db12      	blt.n	800d612 <USB_EPSetStall+0x54>
 800d5ec:	68bb      	ldr	r3, [r7, #8]
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d00f      	beq.n	800d612 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800d5f2:	68bb      	ldr	r3, [r7, #8]
 800d5f4:	015a      	lsls	r2, r3, #5
 800d5f6:	68fb      	ldr	r3, [r7, #12]
 800d5f8:	4413      	add	r3, r2
 800d5fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	68ba      	ldr	r2, [r7, #8]
 800d602:	0151      	lsls	r1, r2, #5
 800d604:	68fa      	ldr	r2, [r7, #12]
 800d606:	440a      	add	r2, r1
 800d608:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d60c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d610:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800d612:	68bb      	ldr	r3, [r7, #8]
 800d614:	015a      	lsls	r2, r3, #5
 800d616:	68fb      	ldr	r3, [r7, #12]
 800d618:	4413      	add	r3, r2
 800d61a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	68ba      	ldr	r2, [r7, #8]
 800d622:	0151      	lsls	r1, r2, #5
 800d624:	68fa      	ldr	r2, [r7, #12]
 800d626:	440a      	add	r2, r1
 800d628:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d62c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d630:	6013      	str	r3, [r2, #0]
 800d632:	e02b      	b.n	800d68c <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d634:	68bb      	ldr	r3, [r7, #8]
 800d636:	015a      	lsls	r2, r3, #5
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	4413      	add	r3, r2
 800d63c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	2b00      	cmp	r3, #0
 800d644:	db12      	blt.n	800d66c <USB_EPSetStall+0xae>
 800d646:	68bb      	ldr	r3, [r7, #8]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d00f      	beq.n	800d66c <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800d64c:	68bb      	ldr	r3, [r7, #8]
 800d64e:	015a      	lsls	r2, r3, #5
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	4413      	add	r3, r2
 800d654:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	68ba      	ldr	r2, [r7, #8]
 800d65c:	0151      	lsls	r1, r2, #5
 800d65e:	68fa      	ldr	r2, [r7, #12]
 800d660:	440a      	add	r2, r1
 800d662:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d666:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d66a:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800d66c:	68bb      	ldr	r3, [r7, #8]
 800d66e:	015a      	lsls	r2, r3, #5
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	4413      	add	r3, r2
 800d674:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	68ba      	ldr	r2, [r7, #8]
 800d67c:	0151      	lsls	r1, r2, #5
 800d67e:	68fa      	ldr	r2, [r7, #12]
 800d680:	440a      	add	r2, r1
 800d682:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d686:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d68a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d68c:	2300      	movs	r3, #0
}
 800d68e:	4618      	mov	r0, r3
 800d690:	3714      	adds	r7, #20
 800d692:	46bd      	mov	sp, r7
 800d694:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d698:	4770      	bx	lr

0800d69a <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d69a:	b480      	push	{r7}
 800d69c:	b085      	sub	sp, #20
 800d69e:	af00      	add	r7, sp, #0
 800d6a0:	6078      	str	r0, [r7, #4]
 800d6a2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d6a8:	683b      	ldr	r3, [r7, #0]
 800d6aa:	781b      	ldrb	r3, [r3, #0]
 800d6ac:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d6ae:	683b      	ldr	r3, [r7, #0]
 800d6b0:	785b      	ldrb	r3, [r3, #1]
 800d6b2:	2b01      	cmp	r3, #1
 800d6b4:	d128      	bne.n	800d708 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800d6b6:	68bb      	ldr	r3, [r7, #8]
 800d6b8:	015a      	lsls	r2, r3, #5
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	4413      	add	r3, r2
 800d6be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d6c2:	681b      	ldr	r3, [r3, #0]
 800d6c4:	68ba      	ldr	r2, [r7, #8]
 800d6c6:	0151      	lsls	r1, r2, #5
 800d6c8:	68fa      	ldr	r2, [r7, #12]
 800d6ca:	440a      	add	r2, r1
 800d6cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d6d0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d6d4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d6d6:	683b      	ldr	r3, [r7, #0]
 800d6d8:	78db      	ldrb	r3, [r3, #3]
 800d6da:	2b03      	cmp	r3, #3
 800d6dc:	d003      	beq.n	800d6e6 <USB_EPClearStall+0x4c>
 800d6de:	683b      	ldr	r3, [r7, #0]
 800d6e0:	78db      	ldrb	r3, [r3, #3]
 800d6e2:	2b02      	cmp	r3, #2
 800d6e4:	d138      	bne.n	800d758 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d6e6:	68bb      	ldr	r3, [r7, #8]
 800d6e8:	015a      	lsls	r2, r3, #5
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	4413      	add	r3, r2
 800d6ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	68ba      	ldr	r2, [r7, #8]
 800d6f6:	0151      	lsls	r1, r2, #5
 800d6f8:	68fa      	ldr	r2, [r7, #12]
 800d6fa:	440a      	add	r2, r1
 800d6fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d700:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d704:	6013      	str	r3, [r2, #0]
 800d706:	e027      	b.n	800d758 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800d708:	68bb      	ldr	r3, [r7, #8]
 800d70a:	015a      	lsls	r2, r3, #5
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	4413      	add	r3, r2
 800d710:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	68ba      	ldr	r2, [r7, #8]
 800d718:	0151      	lsls	r1, r2, #5
 800d71a:	68fa      	ldr	r2, [r7, #12]
 800d71c:	440a      	add	r2, r1
 800d71e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d722:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d726:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d728:	683b      	ldr	r3, [r7, #0]
 800d72a:	78db      	ldrb	r3, [r3, #3]
 800d72c:	2b03      	cmp	r3, #3
 800d72e:	d003      	beq.n	800d738 <USB_EPClearStall+0x9e>
 800d730:	683b      	ldr	r3, [r7, #0]
 800d732:	78db      	ldrb	r3, [r3, #3]
 800d734:	2b02      	cmp	r3, #2
 800d736:	d10f      	bne.n	800d758 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d738:	68bb      	ldr	r3, [r7, #8]
 800d73a:	015a      	lsls	r2, r3, #5
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	4413      	add	r3, r2
 800d740:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	68ba      	ldr	r2, [r7, #8]
 800d748:	0151      	lsls	r1, r2, #5
 800d74a:	68fa      	ldr	r2, [r7, #12]
 800d74c:	440a      	add	r2, r1
 800d74e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d752:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d756:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800d758:	2300      	movs	r3, #0
}
 800d75a:	4618      	mov	r0, r3
 800d75c:	3714      	adds	r7, #20
 800d75e:	46bd      	mov	sp, r7
 800d760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d764:	4770      	bx	lr

0800d766 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800d766:	b480      	push	{r7}
 800d768:	b085      	sub	sp, #20
 800d76a:	af00      	add	r7, sp, #0
 800d76c:	6078      	str	r0, [r7, #4]
 800d76e:	460b      	mov	r3, r1
 800d770:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	68fa      	ldr	r2, [r7, #12]
 800d780:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d784:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800d788:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d790:	681a      	ldr	r2, [r3, #0]
 800d792:	78fb      	ldrb	r3, [r7, #3]
 800d794:	011b      	lsls	r3, r3, #4
 800d796:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800d79a:	68f9      	ldr	r1, [r7, #12]
 800d79c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d7a0:	4313      	orrs	r3, r2
 800d7a2:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800d7a4:	2300      	movs	r3, #0
}
 800d7a6:	4618      	mov	r0, r3
 800d7a8:	3714      	adds	r7, #20
 800d7aa:	46bd      	mov	sp, r7
 800d7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7b0:	4770      	bx	lr

0800d7b2 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d7b2:	b480      	push	{r7}
 800d7b4:	b085      	sub	sp, #20
 800d7b6:	af00      	add	r7, sp, #0
 800d7b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d7be:	68fb      	ldr	r3, [r7, #12]
 800d7c0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	68fa      	ldr	r2, [r7, #12]
 800d7c8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d7cc:	f023 0303 	bic.w	r3, r3, #3
 800d7d0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d7d8:	685b      	ldr	r3, [r3, #4]
 800d7da:	68fa      	ldr	r2, [r7, #12]
 800d7dc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d7e0:	f023 0302 	bic.w	r3, r3, #2
 800d7e4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d7e6:	2300      	movs	r3, #0
}
 800d7e8:	4618      	mov	r0, r3
 800d7ea:	3714      	adds	r7, #20
 800d7ec:	46bd      	mov	sp, r7
 800d7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f2:	4770      	bx	lr

0800d7f4 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d7f4:	b480      	push	{r7}
 800d7f6:	b085      	sub	sp, #20
 800d7f8:	af00      	add	r7, sp, #0
 800d7fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	68fa      	ldr	r2, [r7, #12]
 800d80a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d80e:	f023 0303 	bic.w	r3, r3, #3
 800d812:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d81a:	685b      	ldr	r3, [r3, #4]
 800d81c:	68fa      	ldr	r2, [r7, #12]
 800d81e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d822:	f043 0302 	orr.w	r3, r3, #2
 800d826:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d828:	2300      	movs	r3, #0
}
 800d82a:	4618      	mov	r0, r3
 800d82c:	3714      	adds	r7, #20
 800d82e:	46bd      	mov	sp, r7
 800d830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d834:	4770      	bx	lr

0800d836 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800d836:	b480      	push	{r7}
 800d838:	b085      	sub	sp, #20
 800d83a:	af00      	add	r7, sp, #0
 800d83c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	695b      	ldr	r3, [r3, #20]
 800d842:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	699b      	ldr	r3, [r3, #24]
 800d848:	68fa      	ldr	r2, [r7, #12]
 800d84a:	4013      	ands	r3, r2
 800d84c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800d84e:	68fb      	ldr	r3, [r7, #12]
}
 800d850:	4618      	mov	r0, r3
 800d852:	3714      	adds	r7, #20
 800d854:	46bd      	mov	sp, r7
 800d856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d85a:	4770      	bx	lr

0800d85c <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d85c:	b480      	push	{r7}
 800d85e:	b085      	sub	sp, #20
 800d860:	af00      	add	r7, sp, #0
 800d862:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d86e:	699b      	ldr	r3, [r3, #24]
 800d870:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d878:	69db      	ldr	r3, [r3, #28]
 800d87a:	68ba      	ldr	r2, [r7, #8]
 800d87c:	4013      	ands	r3, r2
 800d87e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800d880:	68bb      	ldr	r3, [r7, #8]
 800d882:	0c1b      	lsrs	r3, r3, #16
}
 800d884:	4618      	mov	r0, r3
 800d886:	3714      	adds	r7, #20
 800d888:	46bd      	mov	sp, r7
 800d88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d88e:	4770      	bx	lr

0800d890 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d890:	b480      	push	{r7}
 800d892:	b085      	sub	sp, #20
 800d894:	af00      	add	r7, sp, #0
 800d896:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d8a2:	699b      	ldr	r3, [r3, #24]
 800d8a4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d8ac:	69db      	ldr	r3, [r3, #28]
 800d8ae:	68ba      	ldr	r2, [r7, #8]
 800d8b0:	4013      	ands	r3, r2
 800d8b2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800d8b4:	68bb      	ldr	r3, [r7, #8]
 800d8b6:	b29b      	uxth	r3, r3
}
 800d8b8:	4618      	mov	r0, r3
 800d8ba:	3714      	adds	r7, #20
 800d8bc:	46bd      	mov	sp, r7
 800d8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8c2:	4770      	bx	lr

0800d8c4 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d8c4:	b480      	push	{r7}
 800d8c6:	b085      	sub	sp, #20
 800d8c8:	af00      	add	r7, sp, #0
 800d8ca:	6078      	str	r0, [r7, #4]
 800d8cc:	460b      	mov	r3, r1
 800d8ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800d8d4:	78fb      	ldrb	r3, [r7, #3]
 800d8d6:	015a      	lsls	r2, r3, #5
 800d8d8:	68fb      	ldr	r3, [r7, #12]
 800d8da:	4413      	add	r3, r2
 800d8dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d8e0:	689b      	ldr	r3, [r3, #8]
 800d8e2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d8ea:	695b      	ldr	r3, [r3, #20]
 800d8ec:	68ba      	ldr	r2, [r7, #8]
 800d8ee:	4013      	ands	r3, r2
 800d8f0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d8f2:	68bb      	ldr	r3, [r7, #8]
}
 800d8f4:	4618      	mov	r0, r3
 800d8f6:	3714      	adds	r7, #20
 800d8f8:	46bd      	mov	sp, r7
 800d8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8fe:	4770      	bx	lr

0800d900 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d900:	b480      	push	{r7}
 800d902:	b087      	sub	sp, #28
 800d904:	af00      	add	r7, sp, #0
 800d906:	6078      	str	r0, [r7, #4]
 800d908:	460b      	mov	r3, r1
 800d90a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800d910:	697b      	ldr	r3, [r7, #20]
 800d912:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d916:	691b      	ldr	r3, [r3, #16]
 800d918:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800d91a:	697b      	ldr	r3, [r7, #20]
 800d91c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d920:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d922:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d924:	78fb      	ldrb	r3, [r7, #3]
 800d926:	f003 030f 	and.w	r3, r3, #15
 800d92a:	68fa      	ldr	r2, [r7, #12]
 800d92c:	fa22 f303 	lsr.w	r3, r2, r3
 800d930:	01db      	lsls	r3, r3, #7
 800d932:	b2db      	uxtb	r3, r3
 800d934:	693a      	ldr	r2, [r7, #16]
 800d936:	4313      	orrs	r3, r2
 800d938:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d93a:	78fb      	ldrb	r3, [r7, #3]
 800d93c:	015a      	lsls	r2, r3, #5
 800d93e:	697b      	ldr	r3, [r7, #20]
 800d940:	4413      	add	r3, r2
 800d942:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d946:	689b      	ldr	r3, [r3, #8]
 800d948:	693a      	ldr	r2, [r7, #16]
 800d94a:	4013      	ands	r3, r2
 800d94c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d94e:	68bb      	ldr	r3, [r7, #8]
}
 800d950:	4618      	mov	r0, r3
 800d952:	371c      	adds	r7, #28
 800d954:	46bd      	mov	sp, r7
 800d956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d95a:	4770      	bx	lr

0800d95c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800d95c:	b480      	push	{r7}
 800d95e:	b083      	sub	sp, #12
 800d960:	af00      	add	r7, sp, #0
 800d962:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	695b      	ldr	r3, [r3, #20]
 800d968:	f003 0301 	and.w	r3, r3, #1
}
 800d96c:	4618      	mov	r0, r3
 800d96e:	370c      	adds	r7, #12
 800d970:	46bd      	mov	sp, r7
 800d972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d976:	4770      	bx	lr

0800d978 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800d978:	b480      	push	{r7}
 800d97a:	b085      	sub	sp, #20
 800d97c:	af00      	add	r7, sp, #0
 800d97e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800d984:	68fb      	ldr	r3, [r7, #12]
 800d986:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	68fa      	ldr	r2, [r7, #12]
 800d98e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d992:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800d996:	f023 0307 	bic.w	r3, r3, #7
 800d99a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d9a2:	685b      	ldr	r3, [r3, #4]
 800d9a4:	68fa      	ldr	r2, [r7, #12]
 800d9a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d9aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d9ae:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d9b0:	2300      	movs	r3, #0
}
 800d9b2:	4618      	mov	r0, r3
 800d9b4:	3714      	adds	r7, #20
 800d9b6:	46bd      	mov	sp, r7
 800d9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9bc:	4770      	bx	lr
	...

0800d9c0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800d9c0:	b480      	push	{r7}
 800d9c2:	b087      	sub	sp, #28
 800d9c4:	af00      	add	r7, sp, #0
 800d9c6:	60f8      	str	r0, [r7, #12]
 800d9c8:	460b      	mov	r3, r1
 800d9ca:	607a      	str	r2, [r7, #4]
 800d9cc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d9ce:	68fb      	ldr	r3, [r7, #12]
 800d9d0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	333c      	adds	r3, #60	; 0x3c
 800d9d6:	3304      	adds	r3, #4
 800d9d8:	681b      	ldr	r3, [r3, #0]
 800d9da:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800d9dc:	693b      	ldr	r3, [r7, #16]
 800d9de:	4a26      	ldr	r2, [pc, #152]	; (800da78 <USB_EP0_OutStart+0xb8>)
 800d9e0:	4293      	cmp	r3, r2
 800d9e2:	d90a      	bls.n	800d9fa <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d9e4:	697b      	ldr	r3, [r7, #20]
 800d9e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d9f0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d9f4:	d101      	bne.n	800d9fa <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800d9f6:	2300      	movs	r3, #0
 800d9f8:	e037      	b.n	800da6a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800d9fa:	697b      	ldr	r3, [r7, #20]
 800d9fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da00:	461a      	mov	r2, r3
 800da02:	2300      	movs	r3, #0
 800da04:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800da06:	697b      	ldr	r3, [r7, #20]
 800da08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da0c:	691b      	ldr	r3, [r3, #16]
 800da0e:	697a      	ldr	r2, [r7, #20]
 800da10:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800da14:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800da18:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800da1a:	697b      	ldr	r3, [r7, #20]
 800da1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da20:	691b      	ldr	r3, [r3, #16]
 800da22:	697a      	ldr	r2, [r7, #20]
 800da24:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800da28:	f043 0318 	orr.w	r3, r3, #24
 800da2c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800da2e:	697b      	ldr	r3, [r7, #20]
 800da30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da34:	691b      	ldr	r3, [r3, #16]
 800da36:	697a      	ldr	r2, [r7, #20]
 800da38:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800da3c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800da40:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800da42:	7afb      	ldrb	r3, [r7, #11]
 800da44:	2b01      	cmp	r3, #1
 800da46:	d10f      	bne.n	800da68 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800da48:	697b      	ldr	r3, [r7, #20]
 800da4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da4e:	461a      	mov	r2, r3
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800da54:	697b      	ldr	r3, [r7, #20]
 800da56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	697a      	ldr	r2, [r7, #20]
 800da5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800da62:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800da66:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800da68:	2300      	movs	r3, #0
}
 800da6a:	4618      	mov	r0, r3
 800da6c:	371c      	adds	r7, #28
 800da6e:	46bd      	mov	sp, r7
 800da70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da74:	4770      	bx	lr
 800da76:	bf00      	nop
 800da78:	4f54300a 	.word	0x4f54300a

0800da7c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800da7c:	b480      	push	{r7}
 800da7e:	b085      	sub	sp, #20
 800da80:	af00      	add	r7, sp, #0
 800da82:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800da84:	2300      	movs	r3, #0
 800da86:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	3301      	adds	r3, #1
 800da8c:	60fb      	str	r3, [r7, #12]
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	4a13      	ldr	r2, [pc, #76]	; (800dae0 <USB_CoreReset+0x64>)
 800da92:	4293      	cmp	r3, r2
 800da94:	d901      	bls.n	800da9a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800da96:	2303      	movs	r3, #3
 800da98:	e01b      	b.n	800dad2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	691b      	ldr	r3, [r3, #16]
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	daf2      	bge.n	800da88 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800daa2:	2300      	movs	r3, #0
 800daa4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	691b      	ldr	r3, [r3, #16]
 800daaa:	f043 0201 	orr.w	r2, r3, #1
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	3301      	adds	r3, #1
 800dab6:	60fb      	str	r3, [r7, #12]
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	4a09      	ldr	r2, [pc, #36]	; (800dae0 <USB_CoreReset+0x64>)
 800dabc:	4293      	cmp	r3, r2
 800dabe:	d901      	bls.n	800dac4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800dac0:	2303      	movs	r3, #3
 800dac2:	e006      	b.n	800dad2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	691b      	ldr	r3, [r3, #16]
 800dac8:	f003 0301 	and.w	r3, r3, #1
 800dacc:	2b01      	cmp	r3, #1
 800dace:	d0f0      	beq.n	800dab2 <USB_CoreReset+0x36>

  return HAL_OK;
 800dad0:	2300      	movs	r3, #0
}
 800dad2:	4618      	mov	r0, r3
 800dad4:	3714      	adds	r7, #20
 800dad6:	46bd      	mov	sp, r7
 800dad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dadc:	4770      	bx	lr
 800dade:	bf00      	nop
 800dae0:	00030d40 	.word	0x00030d40

0800dae4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800dae4:	b580      	push	{r7, lr}
 800dae6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800dae8:	4904      	ldr	r1, [pc, #16]	; (800dafc <MX_FATFS_Init+0x18>)
 800daea:	4805      	ldr	r0, [pc, #20]	; (800db00 <MX_FATFS_Init+0x1c>)
 800daec:	f004 fd06 	bl	80124fc <FATFS_LinkDriver>
 800daf0:	4603      	mov	r3, r0
 800daf2:	461a      	mov	r2, r3
 800daf4:	4b03      	ldr	r3, [pc, #12]	; (800db04 <MX_FATFS_Init+0x20>)
 800daf6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800daf8:	bf00      	nop
 800dafa:	bd80      	pop	{r7, pc}
 800dafc:	20001a8c 	.word	0x20001a8c
 800db00:	20000010 	.word	0x20000010
 800db04:	20001a88 	.word	0x20001a88

0800db08 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800db08:	b480      	push	{r7}
 800db0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800db0c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800db0e:	4618      	mov	r0, r3
 800db10:	46bd      	mov	sp, r7
 800db12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db16:	4770      	bx	lr

0800db18 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800db18:	b580      	push	{r7, lr}
 800db1a:	b082      	sub	sp, #8
 800db1c:	af00      	add	r7, sp, #0
 800db1e:	4603      	mov	r3, r0
 800db20:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 800db22:	79fb      	ldrb	r3, [r7, #7]
 800db24:	4618      	mov	r0, r3
 800db26:	f000 f9dd 	bl	800dee4 <USER_SPI_initialize>
 800db2a:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800db2c:	4618      	mov	r0, r3
 800db2e:	3708      	adds	r7, #8
 800db30:	46bd      	mov	sp, r7
 800db32:	bd80      	pop	{r7, pc}

0800db34 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800db34:	b580      	push	{r7, lr}
 800db36:	b082      	sub	sp, #8
 800db38:	af00      	add	r7, sp, #0
 800db3a:	4603      	mov	r3, r0
 800db3c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); //ADD THIS LINE
 800db3e:	79fb      	ldrb	r3, [r7, #7]
 800db40:	4618      	mov	r0, r3
 800db42:	f000 fabb 	bl	800e0bc <USER_SPI_status>
 800db46:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800db48:	4618      	mov	r0, r3
 800db4a:	3708      	adds	r7, #8
 800db4c:	46bd      	mov	sp, r7
 800db4e:	bd80      	pop	{r7, pc}

0800db50 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800db50:	b580      	push	{r7, lr}
 800db52:	b084      	sub	sp, #16
 800db54:	af00      	add	r7, sp, #0
 800db56:	60b9      	str	r1, [r7, #8]
 800db58:	607a      	str	r2, [r7, #4]
 800db5a:	603b      	str	r3, [r7, #0]
 800db5c:	4603      	mov	r3, r0
 800db5e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 800db60:	7bf8      	ldrb	r0, [r7, #15]
 800db62:	683b      	ldr	r3, [r7, #0]
 800db64:	687a      	ldr	r2, [r7, #4]
 800db66:	68b9      	ldr	r1, [r7, #8]
 800db68:	f000 fabe 	bl	800e0e8 <USER_SPI_read>
 800db6c:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800db6e:	4618      	mov	r0, r3
 800db70:	3710      	adds	r7, #16
 800db72:	46bd      	mov	sp, r7
 800db74:	bd80      	pop	{r7, pc}

0800db76 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800db76:	b580      	push	{r7, lr}
 800db78:	b084      	sub	sp, #16
 800db7a:	af00      	add	r7, sp, #0
 800db7c:	60b9      	str	r1, [r7, #8]
 800db7e:	607a      	str	r2, [r7, #4]
 800db80:	603b      	str	r3, [r7, #0]
 800db82:	4603      	mov	r3, r0
 800db84:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 800db86:	7bf8      	ldrb	r0, [r7, #15]
 800db88:	683b      	ldr	r3, [r7, #0]
 800db8a:	687a      	ldr	r2, [r7, #4]
 800db8c:	68b9      	ldr	r1, [r7, #8]
 800db8e:	f000 fb11 	bl	800e1b4 <USER_SPI_write>
 800db92:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800db94:	4618      	mov	r0, r3
 800db96:	3710      	adds	r7, #16
 800db98:	46bd      	mov	sp, r7
 800db9a:	bd80      	pop	{r7, pc}

0800db9c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800db9c:	b580      	push	{r7, lr}
 800db9e:	b082      	sub	sp, #8
 800dba0:	af00      	add	r7, sp, #0
 800dba2:	4603      	mov	r3, r0
 800dba4:	603a      	str	r2, [r7, #0]
 800dba6:	71fb      	strb	r3, [r7, #7]
 800dba8:	460b      	mov	r3, r1
 800dbaa:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 800dbac:	79b9      	ldrb	r1, [r7, #6]
 800dbae:	79fb      	ldrb	r3, [r7, #7]
 800dbb0:	683a      	ldr	r2, [r7, #0]
 800dbb2:	4618      	mov	r0, r3
 800dbb4:	f000 fb7a 	bl	800e2ac <USER_SPI_ioctl>
 800dbb8:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800dbba:	4618      	mov	r0, r3
 800dbbc:	3708      	adds	r7, #8
 800dbbe:	46bd      	mov	sp, r7
 800dbc0:	bd80      	pop	{r7, pc}
	...

0800dbc4 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800dbc4:	b580      	push	{r7, lr}
 800dbc6:	b082      	sub	sp, #8
 800dbc8:	af00      	add	r7, sp, #0
 800dbca:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 800dbcc:	f7f8 fade 	bl	800618c <HAL_GetTick>
 800dbd0:	4603      	mov	r3, r0
 800dbd2:	4a04      	ldr	r2, [pc, #16]	; (800dbe4 <SPI_Timer_On+0x20>)
 800dbd4:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800dbd6:	4a04      	ldr	r2, [pc, #16]	; (800dbe8 <SPI_Timer_On+0x24>)
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	6013      	str	r3, [r2, #0]
}
 800dbdc:	bf00      	nop
 800dbde:	3708      	adds	r7, #8
 800dbe0:	46bd      	mov	sp, r7
 800dbe2:	bd80      	pop	{r7, pc}
 800dbe4:	20001a94 	.word	0x20001a94
 800dbe8:	20001a90 	.word	0x20001a90

0800dbec <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 800dbec:	b580      	push	{r7, lr}
 800dbee:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800dbf0:	f7f8 facc 	bl	800618c <HAL_GetTick>
 800dbf4:	4602      	mov	r2, r0
 800dbf6:	4b06      	ldr	r3, [pc, #24]	; (800dc10 <SPI_Timer_Status+0x24>)
 800dbf8:	681b      	ldr	r3, [r3, #0]
 800dbfa:	1ad2      	subs	r2, r2, r3
 800dbfc:	4b05      	ldr	r3, [pc, #20]	; (800dc14 <SPI_Timer_Status+0x28>)
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	429a      	cmp	r2, r3
 800dc02:	bf34      	ite	cc
 800dc04:	2301      	movcc	r3, #1
 800dc06:	2300      	movcs	r3, #0
 800dc08:	b2db      	uxtb	r3, r3
}
 800dc0a:	4618      	mov	r0, r3
 800dc0c:	bd80      	pop	{r7, pc}
 800dc0e:	bf00      	nop
 800dc10:	20001a94 	.word	0x20001a94
 800dc14:	20001a90 	.word	0x20001a90

0800dc18 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800dc18:	b580      	push	{r7, lr}
 800dc1a:	b086      	sub	sp, #24
 800dc1c:	af02      	add	r7, sp, #8
 800dc1e:	4603      	mov	r3, r0
 800dc20:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800dc22:	f107 020f 	add.w	r2, r7, #15
 800dc26:	1df9      	adds	r1, r7, #7
 800dc28:	2332      	movs	r3, #50	; 0x32
 800dc2a:	9300      	str	r3, [sp, #0]
 800dc2c:	2301      	movs	r3, #1
 800dc2e:	4804      	ldr	r0, [pc, #16]	; (800dc40 <xchg_spi+0x28>)
 800dc30:	f7fc fb85 	bl	800a33e <HAL_SPI_TransmitReceive>
    return rxDat;
 800dc34:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc36:	4618      	mov	r0, r3
 800dc38:	3710      	adds	r7, #16
 800dc3a:	46bd      	mov	sp, r7
 800dc3c:	bd80      	pop	{r7, pc}
 800dc3e:	bf00      	nop
 800dc40:	2000140c 	.word	0x2000140c

0800dc44 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800dc44:	b590      	push	{r4, r7, lr}
 800dc46:	b085      	sub	sp, #20
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	6078      	str	r0, [r7, #4]
 800dc4c:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800dc4e:	2300      	movs	r3, #0
 800dc50:	60fb      	str	r3, [r7, #12]
 800dc52:	e00a      	b.n	800dc6a <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800dc54:	687a      	ldr	r2, [r7, #4]
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	18d4      	adds	r4, r2, r3
 800dc5a:	20ff      	movs	r0, #255	; 0xff
 800dc5c:	f7ff ffdc 	bl	800dc18 <xchg_spi>
 800dc60:	4603      	mov	r3, r0
 800dc62:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800dc64:	68fb      	ldr	r3, [r7, #12]
 800dc66:	3301      	adds	r3, #1
 800dc68:	60fb      	str	r3, [r7, #12]
 800dc6a:	68fa      	ldr	r2, [r7, #12]
 800dc6c:	683b      	ldr	r3, [r7, #0]
 800dc6e:	429a      	cmp	r2, r3
 800dc70:	d3f0      	bcc.n	800dc54 <rcvr_spi_multi+0x10>
	}
}
 800dc72:	bf00      	nop
 800dc74:	bf00      	nop
 800dc76:	3714      	adds	r7, #20
 800dc78:	46bd      	mov	sp, r7
 800dc7a:	bd90      	pop	{r4, r7, pc}

0800dc7c <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 800dc7c:	b580      	push	{r7, lr}
 800dc7e:	b084      	sub	sp, #16
 800dc80:	af00      	add	r7, sp, #0
 800dc82:	6078      	str	r0, [r7, #4]
 800dc84:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 800dc86:	2300      	movs	r3, #0
 800dc88:	60fb      	str	r3, [r7, #12]
 800dc8a:	e009      	b.n	800dca0 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 800dc8c:	687a      	ldr	r2, [r7, #4]
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	4413      	add	r3, r2
 800dc92:	781b      	ldrb	r3, [r3, #0]
 800dc94:	4618      	mov	r0, r3
 800dc96:	f7ff ffbf 	bl	800dc18 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	3301      	adds	r3, #1
 800dc9e:	60fb      	str	r3, [r7, #12]
 800dca0:	68fa      	ldr	r2, [r7, #12]
 800dca2:	683b      	ldr	r3, [r7, #0]
 800dca4:	429a      	cmp	r2, r3
 800dca6:	d3f1      	bcc.n	800dc8c <xmit_spi_multi+0x10>
	}
}
 800dca8:	bf00      	nop
 800dcaa:	bf00      	nop
 800dcac:	3710      	adds	r7, #16
 800dcae:	46bd      	mov	sp, r7
 800dcb0:	bd80      	pop	{r7, pc}

0800dcb2 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800dcb2:	b580      	push	{r7, lr}
 800dcb4:	b086      	sub	sp, #24
 800dcb6:	af00      	add	r7, sp, #0
 800dcb8:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 800dcba:	f7f8 fa67 	bl	800618c <HAL_GetTick>
 800dcbe:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800dcc4:	20ff      	movs	r0, #255	; 0xff
 800dcc6:	f7ff ffa7 	bl	800dc18 <xchg_spi>
 800dcca:	4603      	mov	r3, r0
 800dccc:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800dcce:	7bfb      	ldrb	r3, [r7, #15]
 800dcd0:	2bff      	cmp	r3, #255	; 0xff
 800dcd2:	d007      	beq.n	800dce4 <wait_ready+0x32>
 800dcd4:	f7f8 fa5a 	bl	800618c <HAL_GetTick>
 800dcd8:	4602      	mov	r2, r0
 800dcda:	697b      	ldr	r3, [r7, #20]
 800dcdc:	1ad3      	subs	r3, r2, r3
 800dcde:	693a      	ldr	r2, [r7, #16]
 800dce0:	429a      	cmp	r2, r3
 800dce2:	d8ef      	bhi.n	800dcc4 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800dce4:	7bfb      	ldrb	r3, [r7, #15]
 800dce6:	2bff      	cmp	r3, #255	; 0xff
 800dce8:	bf0c      	ite	eq
 800dcea:	2301      	moveq	r3, #1
 800dcec:	2300      	movne	r3, #0
 800dcee:	b2db      	uxtb	r3, r3
}
 800dcf0:	4618      	mov	r0, r3
 800dcf2:	3718      	adds	r7, #24
 800dcf4:	46bd      	mov	sp, r7
 800dcf6:	bd80      	pop	{r7, pc}

0800dcf8 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 800dcf8:	b580      	push	{r7, lr}
 800dcfa:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800dcfc:	2201      	movs	r2, #1
 800dcfe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800dd02:	4804      	ldr	r0, [pc, #16]	; (800dd14 <despiselect+0x1c>)
 800dd04:	f7f9 fcee 	bl	80076e4 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 800dd08:	20ff      	movs	r0, #255	; 0xff
 800dd0a:	f7ff ff85 	bl	800dc18 <xchg_spi>

}
 800dd0e:	bf00      	nop
 800dd10:	bd80      	pop	{r7, pc}
 800dd12:	bf00      	nop
 800dd14:	40020000 	.word	0x40020000

0800dd18 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 800dd18:	b580      	push	{r7, lr}
 800dd1a:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 800dd1c:	2200      	movs	r2, #0
 800dd1e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800dd22:	480a      	ldr	r0, [pc, #40]	; (800dd4c <spiselect+0x34>)
 800dd24:	f7f9 fcde 	bl	80076e4 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800dd28:	20ff      	movs	r0, #255	; 0xff
 800dd2a:	f7ff ff75 	bl	800dc18 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800dd2e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800dd32:	f7ff ffbe 	bl	800dcb2 <wait_ready>
 800dd36:	4603      	mov	r3, r0
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d001      	beq.n	800dd40 <spiselect+0x28>
 800dd3c:	2301      	movs	r3, #1
 800dd3e:	e002      	b.n	800dd46 <spiselect+0x2e>

	despiselect();
 800dd40:	f7ff ffda 	bl	800dcf8 <despiselect>
	return 0;	/* Timeout */
 800dd44:	2300      	movs	r3, #0
}
 800dd46:	4618      	mov	r0, r3
 800dd48:	bd80      	pop	{r7, pc}
 800dd4a:	bf00      	nop
 800dd4c:	40020000 	.word	0x40020000

0800dd50 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 800dd50:	b580      	push	{r7, lr}
 800dd52:	b084      	sub	sp, #16
 800dd54:	af00      	add	r7, sp, #0
 800dd56:	6078      	str	r0, [r7, #4]
 800dd58:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800dd5a:	20c8      	movs	r0, #200	; 0xc8
 800dd5c:	f7ff ff32 	bl	800dbc4 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 800dd60:	20ff      	movs	r0, #255	; 0xff
 800dd62:	f7ff ff59 	bl	800dc18 <xchg_spi>
 800dd66:	4603      	mov	r3, r0
 800dd68:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800dd6a:	7bfb      	ldrb	r3, [r7, #15]
 800dd6c:	2bff      	cmp	r3, #255	; 0xff
 800dd6e:	d104      	bne.n	800dd7a <rcvr_datablock+0x2a>
 800dd70:	f7ff ff3c 	bl	800dbec <SPI_Timer_Status>
 800dd74:	4603      	mov	r3, r0
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d1f2      	bne.n	800dd60 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800dd7a:	7bfb      	ldrb	r3, [r7, #15]
 800dd7c:	2bfe      	cmp	r3, #254	; 0xfe
 800dd7e:	d001      	beq.n	800dd84 <rcvr_datablock+0x34>
 800dd80:	2300      	movs	r3, #0
 800dd82:	e00a      	b.n	800dd9a <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800dd84:	6839      	ldr	r1, [r7, #0]
 800dd86:	6878      	ldr	r0, [r7, #4]
 800dd88:	f7ff ff5c 	bl	800dc44 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800dd8c:	20ff      	movs	r0, #255	; 0xff
 800dd8e:	f7ff ff43 	bl	800dc18 <xchg_spi>
 800dd92:	20ff      	movs	r0, #255	; 0xff
 800dd94:	f7ff ff40 	bl	800dc18 <xchg_spi>

	return 1;						/* Function succeeded */
 800dd98:	2301      	movs	r3, #1
}
 800dd9a:	4618      	mov	r0, r3
 800dd9c:	3710      	adds	r7, #16
 800dd9e:	46bd      	mov	sp, r7
 800dda0:	bd80      	pop	{r7, pc}

0800dda2 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800dda2:	b580      	push	{r7, lr}
 800dda4:	b084      	sub	sp, #16
 800dda6:	af00      	add	r7, sp, #0
 800dda8:	6078      	str	r0, [r7, #4]
 800ddaa:	460b      	mov	r3, r1
 800ddac:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800ddae:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800ddb2:	f7ff ff7e 	bl	800dcb2 <wait_ready>
 800ddb6:	4603      	mov	r3, r0
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d101      	bne.n	800ddc0 <xmit_datablock+0x1e>
 800ddbc:	2300      	movs	r3, #0
 800ddbe:	e01e      	b.n	800ddfe <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 800ddc0:	78fb      	ldrb	r3, [r7, #3]
 800ddc2:	4618      	mov	r0, r3
 800ddc4:	f7ff ff28 	bl	800dc18 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 800ddc8:	78fb      	ldrb	r3, [r7, #3]
 800ddca:	2bfd      	cmp	r3, #253	; 0xfd
 800ddcc:	d016      	beq.n	800ddfc <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800ddce:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ddd2:	6878      	ldr	r0, [r7, #4]
 800ddd4:	f7ff ff52 	bl	800dc7c <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 800ddd8:	20ff      	movs	r0, #255	; 0xff
 800ddda:	f7ff ff1d 	bl	800dc18 <xchg_spi>
 800ddde:	20ff      	movs	r0, #255	; 0xff
 800dde0:	f7ff ff1a 	bl	800dc18 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800dde4:	20ff      	movs	r0, #255	; 0xff
 800dde6:	f7ff ff17 	bl	800dc18 <xchg_spi>
 800ddea:	4603      	mov	r3, r0
 800ddec:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800ddee:	7bfb      	ldrb	r3, [r7, #15]
 800ddf0:	f003 031f 	and.w	r3, r3, #31
 800ddf4:	2b05      	cmp	r3, #5
 800ddf6:	d001      	beq.n	800ddfc <xmit_datablock+0x5a>
 800ddf8:	2300      	movs	r3, #0
 800ddfa:	e000      	b.n	800ddfe <xmit_datablock+0x5c>
	}
	return 1;
 800ddfc:	2301      	movs	r3, #1
}
 800ddfe:	4618      	mov	r0, r3
 800de00:	3710      	adds	r7, #16
 800de02:	46bd      	mov	sp, r7
 800de04:	bd80      	pop	{r7, pc}

0800de06 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800de06:	b580      	push	{r7, lr}
 800de08:	b084      	sub	sp, #16
 800de0a:	af00      	add	r7, sp, #0
 800de0c:	4603      	mov	r3, r0
 800de0e:	6039      	str	r1, [r7, #0]
 800de10:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800de12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800de16:	2b00      	cmp	r3, #0
 800de18:	da0e      	bge.n	800de38 <send_cmd+0x32>
		cmd &= 0x7F;
 800de1a:	79fb      	ldrb	r3, [r7, #7]
 800de1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800de20:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800de22:	2100      	movs	r1, #0
 800de24:	2037      	movs	r0, #55	; 0x37
 800de26:	f7ff ffee 	bl	800de06 <send_cmd>
 800de2a:	4603      	mov	r3, r0
 800de2c:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800de2e:	7bbb      	ldrb	r3, [r7, #14]
 800de30:	2b01      	cmp	r3, #1
 800de32:	d901      	bls.n	800de38 <send_cmd+0x32>
 800de34:	7bbb      	ldrb	r3, [r7, #14]
 800de36:	e051      	b.n	800dedc <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800de38:	79fb      	ldrb	r3, [r7, #7]
 800de3a:	2b0c      	cmp	r3, #12
 800de3c:	d008      	beq.n	800de50 <send_cmd+0x4a>
		despiselect();
 800de3e:	f7ff ff5b 	bl	800dcf8 <despiselect>
		if (!spiselect()) return 0xFF;
 800de42:	f7ff ff69 	bl	800dd18 <spiselect>
 800de46:	4603      	mov	r3, r0
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d101      	bne.n	800de50 <send_cmd+0x4a>
 800de4c:	23ff      	movs	r3, #255	; 0xff
 800de4e:	e045      	b.n	800dedc <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 800de50:	79fb      	ldrb	r3, [r7, #7]
 800de52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800de56:	b2db      	uxtb	r3, r3
 800de58:	4618      	mov	r0, r3
 800de5a:	f7ff fedd 	bl	800dc18 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800de5e:	683b      	ldr	r3, [r7, #0]
 800de60:	0e1b      	lsrs	r3, r3, #24
 800de62:	b2db      	uxtb	r3, r3
 800de64:	4618      	mov	r0, r3
 800de66:	f7ff fed7 	bl	800dc18 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800de6a:	683b      	ldr	r3, [r7, #0]
 800de6c:	0c1b      	lsrs	r3, r3, #16
 800de6e:	b2db      	uxtb	r3, r3
 800de70:	4618      	mov	r0, r3
 800de72:	f7ff fed1 	bl	800dc18 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800de76:	683b      	ldr	r3, [r7, #0]
 800de78:	0a1b      	lsrs	r3, r3, #8
 800de7a:	b2db      	uxtb	r3, r3
 800de7c:	4618      	mov	r0, r3
 800de7e:	f7ff fecb 	bl	800dc18 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800de82:	683b      	ldr	r3, [r7, #0]
 800de84:	b2db      	uxtb	r3, r3
 800de86:	4618      	mov	r0, r3
 800de88:	f7ff fec6 	bl	800dc18 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800de8c:	2301      	movs	r3, #1
 800de8e:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800de90:	79fb      	ldrb	r3, [r7, #7]
 800de92:	2b00      	cmp	r3, #0
 800de94:	d101      	bne.n	800de9a <send_cmd+0x94>
 800de96:	2395      	movs	r3, #149	; 0x95
 800de98:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800de9a:	79fb      	ldrb	r3, [r7, #7]
 800de9c:	2b08      	cmp	r3, #8
 800de9e:	d101      	bne.n	800dea4 <send_cmd+0x9e>
 800dea0:	2387      	movs	r3, #135	; 0x87
 800dea2:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800dea4:	7bfb      	ldrb	r3, [r7, #15]
 800dea6:	4618      	mov	r0, r3
 800dea8:	f7ff feb6 	bl	800dc18 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800deac:	79fb      	ldrb	r3, [r7, #7]
 800deae:	2b0c      	cmp	r3, #12
 800deb0:	d102      	bne.n	800deb8 <send_cmd+0xb2>
 800deb2:	20ff      	movs	r0, #255	; 0xff
 800deb4:	f7ff feb0 	bl	800dc18 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800deb8:	230a      	movs	r3, #10
 800deba:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800debc:	20ff      	movs	r0, #255	; 0xff
 800debe:	f7ff feab 	bl	800dc18 <xchg_spi>
 800dec2:	4603      	mov	r3, r0
 800dec4:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800dec6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800deca:	2b00      	cmp	r3, #0
 800decc:	da05      	bge.n	800deda <send_cmd+0xd4>
 800dece:	7bfb      	ldrb	r3, [r7, #15]
 800ded0:	3b01      	subs	r3, #1
 800ded2:	73fb      	strb	r3, [r7, #15]
 800ded4:	7bfb      	ldrb	r3, [r7, #15]
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d1f0      	bne.n	800debc <send_cmd+0xb6>

	return res;							/* Return received response */
 800deda:	7bbb      	ldrb	r3, [r7, #14]
}
 800dedc:	4618      	mov	r0, r3
 800dede:	3710      	adds	r7, #16
 800dee0:	46bd      	mov	sp, r7
 800dee2:	bd80      	pop	{r7, pc}

0800dee4 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800dee4:	b590      	push	{r4, r7, lr}
 800dee6:	b085      	sub	sp, #20
 800dee8:	af00      	add	r7, sp, #0
 800deea:	4603      	mov	r3, r0
 800deec:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800deee:	79fb      	ldrb	r3, [r7, #7]
 800def0:	2b00      	cmp	r3, #0
 800def2:	d001      	beq.n	800def8 <USER_SPI_initialize+0x14>
 800def4:	2301      	movs	r3, #1
 800def6:	e0d6      	b.n	800e0a6 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 800def8:	4b6d      	ldr	r3, [pc, #436]	; (800e0b0 <USER_SPI_initialize+0x1cc>)
 800defa:	781b      	ldrb	r3, [r3, #0]
 800defc:	b2db      	uxtb	r3, r3
 800defe:	f003 0302 	and.w	r3, r3, #2
 800df02:	2b00      	cmp	r3, #0
 800df04:	d003      	beq.n	800df0e <USER_SPI_initialize+0x2a>
 800df06:	4b6a      	ldr	r3, [pc, #424]	; (800e0b0 <USER_SPI_initialize+0x1cc>)
 800df08:	781b      	ldrb	r3, [r3, #0]
 800df0a:	b2db      	uxtb	r3, r3
 800df0c:	e0cb      	b.n	800e0a6 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 800df0e:	4b69      	ldr	r3, [pc, #420]	; (800e0b4 <USER_SPI_initialize+0x1d0>)
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800df18:	4b66      	ldr	r3, [pc, #408]	; (800e0b4 <USER_SPI_initialize+0x1d0>)
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 800df20:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800df22:	230a      	movs	r3, #10
 800df24:	73fb      	strb	r3, [r7, #15]
 800df26:	e005      	b.n	800df34 <USER_SPI_initialize+0x50>
 800df28:	20ff      	movs	r0, #255	; 0xff
 800df2a:	f7ff fe75 	bl	800dc18 <xchg_spi>
 800df2e:	7bfb      	ldrb	r3, [r7, #15]
 800df30:	3b01      	subs	r3, #1
 800df32:	73fb      	strb	r3, [r7, #15]
 800df34:	7bfb      	ldrb	r3, [r7, #15]
 800df36:	2b00      	cmp	r3, #0
 800df38:	d1f6      	bne.n	800df28 <USER_SPI_initialize+0x44>

	ty = 0;
 800df3a:	2300      	movs	r3, #0
 800df3c:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800df3e:	2100      	movs	r1, #0
 800df40:	2000      	movs	r0, #0
 800df42:	f7ff ff60 	bl	800de06 <send_cmd>
 800df46:	4603      	mov	r3, r0
 800df48:	2b01      	cmp	r3, #1
 800df4a:	f040 808b 	bne.w	800e064 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800df4e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800df52:	f7ff fe37 	bl	800dbc4 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800df56:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800df5a:	2008      	movs	r0, #8
 800df5c:	f7ff ff53 	bl	800de06 <send_cmd>
 800df60:	4603      	mov	r3, r0
 800df62:	2b01      	cmp	r3, #1
 800df64:	d151      	bne.n	800e00a <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800df66:	2300      	movs	r3, #0
 800df68:	73fb      	strb	r3, [r7, #15]
 800df6a:	e00d      	b.n	800df88 <USER_SPI_initialize+0xa4>
 800df6c:	7bfc      	ldrb	r4, [r7, #15]
 800df6e:	20ff      	movs	r0, #255	; 0xff
 800df70:	f7ff fe52 	bl	800dc18 <xchg_spi>
 800df74:	4603      	mov	r3, r0
 800df76:	461a      	mov	r2, r3
 800df78:	f107 0310 	add.w	r3, r7, #16
 800df7c:	4423      	add	r3, r4
 800df7e:	f803 2c08 	strb.w	r2, [r3, #-8]
 800df82:	7bfb      	ldrb	r3, [r7, #15]
 800df84:	3301      	adds	r3, #1
 800df86:	73fb      	strb	r3, [r7, #15]
 800df88:	7bfb      	ldrb	r3, [r7, #15]
 800df8a:	2b03      	cmp	r3, #3
 800df8c:	d9ee      	bls.n	800df6c <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800df8e:	7abb      	ldrb	r3, [r7, #10]
 800df90:	2b01      	cmp	r3, #1
 800df92:	d167      	bne.n	800e064 <USER_SPI_initialize+0x180>
 800df94:	7afb      	ldrb	r3, [r7, #11]
 800df96:	2baa      	cmp	r3, #170	; 0xaa
 800df98:	d164      	bne.n	800e064 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800df9a:	bf00      	nop
 800df9c:	f7ff fe26 	bl	800dbec <SPI_Timer_Status>
 800dfa0:	4603      	mov	r3, r0
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	d007      	beq.n	800dfb6 <USER_SPI_initialize+0xd2>
 800dfa6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800dfaa:	20a9      	movs	r0, #169	; 0xa9
 800dfac:	f7ff ff2b 	bl	800de06 <send_cmd>
 800dfb0:	4603      	mov	r3, r0
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d1f2      	bne.n	800df9c <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800dfb6:	f7ff fe19 	bl	800dbec <SPI_Timer_Status>
 800dfba:	4603      	mov	r3, r0
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d051      	beq.n	800e064 <USER_SPI_initialize+0x180>
 800dfc0:	2100      	movs	r1, #0
 800dfc2:	203a      	movs	r0, #58	; 0x3a
 800dfc4:	f7ff ff1f 	bl	800de06 <send_cmd>
 800dfc8:	4603      	mov	r3, r0
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d14a      	bne.n	800e064 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800dfce:	2300      	movs	r3, #0
 800dfd0:	73fb      	strb	r3, [r7, #15]
 800dfd2:	e00d      	b.n	800dff0 <USER_SPI_initialize+0x10c>
 800dfd4:	7bfc      	ldrb	r4, [r7, #15]
 800dfd6:	20ff      	movs	r0, #255	; 0xff
 800dfd8:	f7ff fe1e 	bl	800dc18 <xchg_spi>
 800dfdc:	4603      	mov	r3, r0
 800dfde:	461a      	mov	r2, r3
 800dfe0:	f107 0310 	add.w	r3, r7, #16
 800dfe4:	4423      	add	r3, r4
 800dfe6:	f803 2c08 	strb.w	r2, [r3, #-8]
 800dfea:	7bfb      	ldrb	r3, [r7, #15]
 800dfec:	3301      	adds	r3, #1
 800dfee:	73fb      	strb	r3, [r7, #15]
 800dff0:	7bfb      	ldrb	r3, [r7, #15]
 800dff2:	2b03      	cmp	r3, #3
 800dff4:	d9ee      	bls.n	800dfd4 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800dff6:	7a3b      	ldrb	r3, [r7, #8]
 800dff8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d001      	beq.n	800e004 <USER_SPI_initialize+0x120>
 800e000:	230c      	movs	r3, #12
 800e002:	e000      	b.n	800e006 <USER_SPI_initialize+0x122>
 800e004:	2304      	movs	r3, #4
 800e006:	737b      	strb	r3, [r7, #13]
 800e008:	e02c      	b.n	800e064 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800e00a:	2100      	movs	r1, #0
 800e00c:	20a9      	movs	r0, #169	; 0xa9
 800e00e:	f7ff fefa 	bl	800de06 <send_cmd>
 800e012:	4603      	mov	r3, r0
 800e014:	2b01      	cmp	r3, #1
 800e016:	d804      	bhi.n	800e022 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 800e018:	2302      	movs	r3, #2
 800e01a:	737b      	strb	r3, [r7, #13]
 800e01c:	23a9      	movs	r3, #169	; 0xa9
 800e01e:	73bb      	strb	r3, [r7, #14]
 800e020:	e003      	b.n	800e02a <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800e022:	2301      	movs	r3, #1
 800e024:	737b      	strb	r3, [r7, #13]
 800e026:	2301      	movs	r3, #1
 800e028:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800e02a:	bf00      	nop
 800e02c:	f7ff fdde 	bl	800dbec <SPI_Timer_Status>
 800e030:	4603      	mov	r3, r0
 800e032:	2b00      	cmp	r3, #0
 800e034:	d007      	beq.n	800e046 <USER_SPI_initialize+0x162>
 800e036:	7bbb      	ldrb	r3, [r7, #14]
 800e038:	2100      	movs	r1, #0
 800e03a:	4618      	mov	r0, r3
 800e03c:	f7ff fee3 	bl	800de06 <send_cmd>
 800e040:	4603      	mov	r3, r0
 800e042:	2b00      	cmp	r3, #0
 800e044:	d1f2      	bne.n	800e02c <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800e046:	f7ff fdd1 	bl	800dbec <SPI_Timer_Status>
 800e04a:	4603      	mov	r3, r0
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d007      	beq.n	800e060 <USER_SPI_initialize+0x17c>
 800e050:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e054:	2010      	movs	r0, #16
 800e056:	f7ff fed6 	bl	800de06 <send_cmd>
 800e05a:	4603      	mov	r3, r0
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d001      	beq.n	800e064 <USER_SPI_initialize+0x180>
				ty = 0;
 800e060:	2300      	movs	r3, #0
 800e062:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 800e064:	4a14      	ldr	r2, [pc, #80]	; (800e0b8 <USER_SPI_initialize+0x1d4>)
 800e066:	7b7b      	ldrb	r3, [r7, #13]
 800e068:	7013      	strb	r3, [r2, #0]
	despiselect();
 800e06a:	f7ff fe45 	bl	800dcf8 <despiselect>

	if (ty) {			/* OK */
 800e06e:	7b7b      	ldrb	r3, [r7, #13]
 800e070:	2b00      	cmp	r3, #0
 800e072:	d012      	beq.n	800e09a <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 800e074:	4b0f      	ldr	r3, [pc, #60]	; (800e0b4 <USER_SPI_initialize+0x1d0>)
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	681b      	ldr	r3, [r3, #0]
 800e07a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800e07e:	4b0d      	ldr	r3, [pc, #52]	; (800e0b4 <USER_SPI_initialize+0x1d0>)
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	f042 0210 	orr.w	r2, r2, #16
 800e086:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 800e088:	4b09      	ldr	r3, [pc, #36]	; (800e0b0 <USER_SPI_initialize+0x1cc>)
 800e08a:	781b      	ldrb	r3, [r3, #0]
 800e08c:	b2db      	uxtb	r3, r3
 800e08e:	f023 0301 	bic.w	r3, r3, #1
 800e092:	b2da      	uxtb	r2, r3
 800e094:	4b06      	ldr	r3, [pc, #24]	; (800e0b0 <USER_SPI_initialize+0x1cc>)
 800e096:	701a      	strb	r2, [r3, #0]
 800e098:	e002      	b.n	800e0a0 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800e09a:	4b05      	ldr	r3, [pc, #20]	; (800e0b0 <USER_SPI_initialize+0x1cc>)
 800e09c:	2201      	movs	r2, #1
 800e09e:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800e0a0:	4b03      	ldr	r3, [pc, #12]	; (800e0b0 <USER_SPI_initialize+0x1cc>)
 800e0a2:	781b      	ldrb	r3, [r3, #0]
 800e0a4:	b2db      	uxtb	r3, r3
}
 800e0a6:	4618      	mov	r0, r3
 800e0a8:	3714      	adds	r7, #20
 800e0aa:	46bd      	mov	sp, r7
 800e0ac:	bd90      	pop	{r4, r7, pc}
 800e0ae:	bf00      	nop
 800e0b0:	20000024 	.word	0x20000024
 800e0b4:	2000140c 	.word	0x2000140c
 800e0b8:	2000064d 	.word	0x2000064d

0800e0bc <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800e0bc:	b480      	push	{r7}
 800e0be:	b083      	sub	sp, #12
 800e0c0:	af00      	add	r7, sp, #0
 800e0c2:	4603      	mov	r3, r0
 800e0c4:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800e0c6:	79fb      	ldrb	r3, [r7, #7]
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d001      	beq.n	800e0d0 <USER_SPI_status+0x14>
 800e0cc:	2301      	movs	r3, #1
 800e0ce:	e002      	b.n	800e0d6 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 800e0d0:	4b04      	ldr	r3, [pc, #16]	; (800e0e4 <USER_SPI_status+0x28>)
 800e0d2:	781b      	ldrb	r3, [r3, #0]
 800e0d4:	b2db      	uxtb	r3, r3
}
 800e0d6:	4618      	mov	r0, r3
 800e0d8:	370c      	adds	r7, #12
 800e0da:	46bd      	mov	sp, r7
 800e0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0e0:	4770      	bx	lr
 800e0e2:	bf00      	nop
 800e0e4:	20000024 	.word	0x20000024

0800e0e8 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 800e0e8:	b580      	push	{r7, lr}
 800e0ea:	b084      	sub	sp, #16
 800e0ec:	af00      	add	r7, sp, #0
 800e0ee:	60b9      	str	r1, [r7, #8]
 800e0f0:	607a      	str	r2, [r7, #4]
 800e0f2:	603b      	str	r3, [r7, #0]
 800e0f4:	4603      	mov	r3, r0
 800e0f6:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800e0f8:	7bfb      	ldrb	r3, [r7, #15]
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d102      	bne.n	800e104 <USER_SPI_read+0x1c>
 800e0fe:	683b      	ldr	r3, [r7, #0]
 800e100:	2b00      	cmp	r3, #0
 800e102:	d101      	bne.n	800e108 <USER_SPI_read+0x20>
 800e104:	2304      	movs	r3, #4
 800e106:	e04d      	b.n	800e1a4 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800e108:	4b28      	ldr	r3, [pc, #160]	; (800e1ac <USER_SPI_read+0xc4>)
 800e10a:	781b      	ldrb	r3, [r3, #0]
 800e10c:	b2db      	uxtb	r3, r3
 800e10e:	f003 0301 	and.w	r3, r3, #1
 800e112:	2b00      	cmp	r3, #0
 800e114:	d001      	beq.n	800e11a <USER_SPI_read+0x32>
 800e116:	2303      	movs	r3, #3
 800e118:	e044      	b.n	800e1a4 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800e11a:	4b25      	ldr	r3, [pc, #148]	; (800e1b0 <USER_SPI_read+0xc8>)
 800e11c:	781b      	ldrb	r3, [r3, #0]
 800e11e:	f003 0308 	and.w	r3, r3, #8
 800e122:	2b00      	cmp	r3, #0
 800e124:	d102      	bne.n	800e12c <USER_SPI_read+0x44>
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	025b      	lsls	r3, r3, #9
 800e12a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800e12c:	683b      	ldr	r3, [r7, #0]
 800e12e:	2b01      	cmp	r3, #1
 800e130:	d111      	bne.n	800e156 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800e132:	6879      	ldr	r1, [r7, #4]
 800e134:	2011      	movs	r0, #17
 800e136:	f7ff fe66 	bl	800de06 <send_cmd>
 800e13a:	4603      	mov	r3, r0
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d129      	bne.n	800e194 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 800e140:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e144:	68b8      	ldr	r0, [r7, #8]
 800e146:	f7ff fe03 	bl	800dd50 <rcvr_datablock>
 800e14a:	4603      	mov	r3, r0
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	d021      	beq.n	800e194 <USER_SPI_read+0xac>
			count = 0;
 800e150:	2300      	movs	r3, #0
 800e152:	603b      	str	r3, [r7, #0]
 800e154:	e01e      	b.n	800e194 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800e156:	6879      	ldr	r1, [r7, #4]
 800e158:	2012      	movs	r0, #18
 800e15a:	f7ff fe54 	bl	800de06 <send_cmd>
 800e15e:	4603      	mov	r3, r0
 800e160:	2b00      	cmp	r3, #0
 800e162:	d117      	bne.n	800e194 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800e164:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e168:	68b8      	ldr	r0, [r7, #8]
 800e16a:	f7ff fdf1 	bl	800dd50 <rcvr_datablock>
 800e16e:	4603      	mov	r3, r0
 800e170:	2b00      	cmp	r3, #0
 800e172:	d00a      	beq.n	800e18a <USER_SPI_read+0xa2>
				buff += 512;
 800e174:	68bb      	ldr	r3, [r7, #8]
 800e176:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800e17a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800e17c:	683b      	ldr	r3, [r7, #0]
 800e17e:	3b01      	subs	r3, #1
 800e180:	603b      	str	r3, [r7, #0]
 800e182:	683b      	ldr	r3, [r7, #0]
 800e184:	2b00      	cmp	r3, #0
 800e186:	d1ed      	bne.n	800e164 <USER_SPI_read+0x7c>
 800e188:	e000      	b.n	800e18c <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800e18a:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800e18c:	2100      	movs	r1, #0
 800e18e:	200c      	movs	r0, #12
 800e190:	f7ff fe39 	bl	800de06 <send_cmd>
		}
	}
	despiselect();
 800e194:	f7ff fdb0 	bl	800dcf8 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800e198:	683b      	ldr	r3, [r7, #0]
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	bf14      	ite	ne
 800e19e:	2301      	movne	r3, #1
 800e1a0:	2300      	moveq	r3, #0
 800e1a2:	b2db      	uxtb	r3, r3
}
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	3710      	adds	r7, #16
 800e1a8:	46bd      	mov	sp, r7
 800e1aa:	bd80      	pop	{r7, pc}
 800e1ac:	20000024 	.word	0x20000024
 800e1b0:	2000064d 	.word	0x2000064d

0800e1b4 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800e1b4:	b580      	push	{r7, lr}
 800e1b6:	b084      	sub	sp, #16
 800e1b8:	af00      	add	r7, sp, #0
 800e1ba:	60b9      	str	r1, [r7, #8]
 800e1bc:	607a      	str	r2, [r7, #4]
 800e1be:	603b      	str	r3, [r7, #0]
 800e1c0:	4603      	mov	r3, r0
 800e1c2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800e1c4:	7bfb      	ldrb	r3, [r7, #15]
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d102      	bne.n	800e1d0 <USER_SPI_write+0x1c>
 800e1ca:	683b      	ldr	r3, [r7, #0]
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d101      	bne.n	800e1d4 <USER_SPI_write+0x20>
 800e1d0:	2304      	movs	r3, #4
 800e1d2:	e063      	b.n	800e29c <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800e1d4:	4b33      	ldr	r3, [pc, #204]	; (800e2a4 <USER_SPI_write+0xf0>)
 800e1d6:	781b      	ldrb	r3, [r3, #0]
 800e1d8:	b2db      	uxtb	r3, r3
 800e1da:	f003 0301 	and.w	r3, r3, #1
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d001      	beq.n	800e1e6 <USER_SPI_write+0x32>
 800e1e2:	2303      	movs	r3, #3
 800e1e4:	e05a      	b.n	800e29c <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800e1e6:	4b2f      	ldr	r3, [pc, #188]	; (800e2a4 <USER_SPI_write+0xf0>)
 800e1e8:	781b      	ldrb	r3, [r3, #0]
 800e1ea:	b2db      	uxtb	r3, r3
 800e1ec:	f003 0304 	and.w	r3, r3, #4
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d001      	beq.n	800e1f8 <USER_SPI_write+0x44>
 800e1f4:	2302      	movs	r3, #2
 800e1f6:	e051      	b.n	800e29c <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 800e1f8:	4b2b      	ldr	r3, [pc, #172]	; (800e2a8 <USER_SPI_write+0xf4>)
 800e1fa:	781b      	ldrb	r3, [r3, #0]
 800e1fc:	f003 0308 	and.w	r3, r3, #8
 800e200:	2b00      	cmp	r3, #0
 800e202:	d102      	bne.n	800e20a <USER_SPI_write+0x56>
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	025b      	lsls	r3, r3, #9
 800e208:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800e20a:	683b      	ldr	r3, [r7, #0]
 800e20c:	2b01      	cmp	r3, #1
 800e20e:	d110      	bne.n	800e232 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 800e210:	6879      	ldr	r1, [r7, #4]
 800e212:	2018      	movs	r0, #24
 800e214:	f7ff fdf7 	bl	800de06 <send_cmd>
 800e218:	4603      	mov	r3, r0
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d136      	bne.n	800e28c <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800e21e:	21fe      	movs	r1, #254	; 0xfe
 800e220:	68b8      	ldr	r0, [r7, #8]
 800e222:	f7ff fdbe 	bl	800dda2 <xmit_datablock>
 800e226:	4603      	mov	r3, r0
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d02f      	beq.n	800e28c <USER_SPI_write+0xd8>
			count = 0;
 800e22c:	2300      	movs	r3, #0
 800e22e:	603b      	str	r3, [r7, #0]
 800e230:	e02c      	b.n	800e28c <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800e232:	4b1d      	ldr	r3, [pc, #116]	; (800e2a8 <USER_SPI_write+0xf4>)
 800e234:	781b      	ldrb	r3, [r3, #0]
 800e236:	f003 0306 	and.w	r3, r3, #6
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	d003      	beq.n	800e246 <USER_SPI_write+0x92>
 800e23e:	6839      	ldr	r1, [r7, #0]
 800e240:	2097      	movs	r0, #151	; 0x97
 800e242:	f7ff fde0 	bl	800de06 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800e246:	6879      	ldr	r1, [r7, #4]
 800e248:	2019      	movs	r0, #25
 800e24a:	f7ff fddc 	bl	800de06 <send_cmd>
 800e24e:	4603      	mov	r3, r0
 800e250:	2b00      	cmp	r3, #0
 800e252:	d11b      	bne.n	800e28c <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 800e254:	21fc      	movs	r1, #252	; 0xfc
 800e256:	68b8      	ldr	r0, [r7, #8]
 800e258:	f7ff fda3 	bl	800dda2 <xmit_datablock>
 800e25c:	4603      	mov	r3, r0
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d00a      	beq.n	800e278 <USER_SPI_write+0xc4>
				buff += 512;
 800e262:	68bb      	ldr	r3, [r7, #8]
 800e264:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800e268:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800e26a:	683b      	ldr	r3, [r7, #0]
 800e26c:	3b01      	subs	r3, #1
 800e26e:	603b      	str	r3, [r7, #0]
 800e270:	683b      	ldr	r3, [r7, #0]
 800e272:	2b00      	cmp	r3, #0
 800e274:	d1ee      	bne.n	800e254 <USER_SPI_write+0xa0>
 800e276:	e000      	b.n	800e27a <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 800e278:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800e27a:	21fd      	movs	r1, #253	; 0xfd
 800e27c:	2000      	movs	r0, #0
 800e27e:	f7ff fd90 	bl	800dda2 <xmit_datablock>
 800e282:	4603      	mov	r3, r0
 800e284:	2b00      	cmp	r3, #0
 800e286:	d101      	bne.n	800e28c <USER_SPI_write+0xd8>
 800e288:	2301      	movs	r3, #1
 800e28a:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 800e28c:	f7ff fd34 	bl	800dcf8 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800e290:	683b      	ldr	r3, [r7, #0]
 800e292:	2b00      	cmp	r3, #0
 800e294:	bf14      	ite	ne
 800e296:	2301      	movne	r3, #1
 800e298:	2300      	moveq	r3, #0
 800e29a:	b2db      	uxtb	r3, r3
}
 800e29c:	4618      	mov	r0, r3
 800e29e:	3710      	adds	r7, #16
 800e2a0:	46bd      	mov	sp, r7
 800e2a2:	bd80      	pop	{r7, pc}
 800e2a4:	20000024 	.word	0x20000024
 800e2a8:	2000064d 	.word	0x2000064d

0800e2ac <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 800e2ac:	b580      	push	{r7, lr}
 800e2ae:	b08c      	sub	sp, #48	; 0x30
 800e2b0:	af00      	add	r7, sp, #0
 800e2b2:	4603      	mov	r3, r0
 800e2b4:	603a      	str	r2, [r7, #0]
 800e2b6:	71fb      	strb	r3, [r7, #7]
 800e2b8:	460b      	mov	r3, r1
 800e2ba:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800e2bc:	79fb      	ldrb	r3, [r7, #7]
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	d001      	beq.n	800e2c6 <USER_SPI_ioctl+0x1a>
 800e2c2:	2304      	movs	r3, #4
 800e2c4:	e15a      	b.n	800e57c <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800e2c6:	4baf      	ldr	r3, [pc, #700]	; (800e584 <USER_SPI_ioctl+0x2d8>)
 800e2c8:	781b      	ldrb	r3, [r3, #0]
 800e2ca:	b2db      	uxtb	r3, r3
 800e2cc:	f003 0301 	and.w	r3, r3, #1
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d001      	beq.n	800e2d8 <USER_SPI_ioctl+0x2c>
 800e2d4:	2303      	movs	r3, #3
 800e2d6:	e151      	b.n	800e57c <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 800e2d8:	2301      	movs	r3, #1
 800e2da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 800e2de:	79bb      	ldrb	r3, [r7, #6]
 800e2e0:	2b04      	cmp	r3, #4
 800e2e2:	f200 8136 	bhi.w	800e552 <USER_SPI_ioctl+0x2a6>
 800e2e6:	a201      	add	r2, pc, #4	; (adr r2, 800e2ec <USER_SPI_ioctl+0x40>)
 800e2e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2ec:	0800e301 	.word	0x0800e301
 800e2f0:	0800e315 	.word	0x0800e315
 800e2f4:	0800e553 	.word	0x0800e553
 800e2f8:	0800e3c1 	.word	0x0800e3c1
 800e2fc:	0800e4b7 	.word	0x0800e4b7
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 800e300:	f7ff fd0a 	bl	800dd18 <spiselect>
 800e304:	4603      	mov	r3, r0
 800e306:	2b00      	cmp	r3, #0
 800e308:	f000 8127 	beq.w	800e55a <USER_SPI_ioctl+0x2ae>
 800e30c:	2300      	movs	r3, #0
 800e30e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800e312:	e122      	b.n	800e55a <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800e314:	2100      	movs	r1, #0
 800e316:	2009      	movs	r0, #9
 800e318:	f7ff fd75 	bl	800de06 <send_cmd>
 800e31c:	4603      	mov	r3, r0
 800e31e:	2b00      	cmp	r3, #0
 800e320:	f040 811d 	bne.w	800e55e <USER_SPI_ioctl+0x2b2>
 800e324:	f107 030c 	add.w	r3, r7, #12
 800e328:	2110      	movs	r1, #16
 800e32a:	4618      	mov	r0, r3
 800e32c:	f7ff fd10 	bl	800dd50 <rcvr_datablock>
 800e330:	4603      	mov	r3, r0
 800e332:	2b00      	cmp	r3, #0
 800e334:	f000 8113 	beq.w	800e55e <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800e338:	7b3b      	ldrb	r3, [r7, #12]
 800e33a:	099b      	lsrs	r3, r3, #6
 800e33c:	b2db      	uxtb	r3, r3
 800e33e:	2b01      	cmp	r3, #1
 800e340:	d111      	bne.n	800e366 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800e342:	7d7b      	ldrb	r3, [r7, #21]
 800e344:	461a      	mov	r2, r3
 800e346:	7d3b      	ldrb	r3, [r7, #20]
 800e348:	021b      	lsls	r3, r3, #8
 800e34a:	4413      	add	r3, r2
 800e34c:	461a      	mov	r2, r3
 800e34e:	7cfb      	ldrb	r3, [r7, #19]
 800e350:	041b      	lsls	r3, r3, #16
 800e352:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800e356:	4413      	add	r3, r2
 800e358:	3301      	adds	r3, #1
 800e35a:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 800e35c:	69fb      	ldr	r3, [r7, #28]
 800e35e:	029a      	lsls	r2, r3, #10
 800e360:	683b      	ldr	r3, [r7, #0]
 800e362:	601a      	str	r2, [r3, #0]
 800e364:	e028      	b.n	800e3b8 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800e366:	7c7b      	ldrb	r3, [r7, #17]
 800e368:	f003 030f 	and.w	r3, r3, #15
 800e36c:	b2da      	uxtb	r2, r3
 800e36e:	7dbb      	ldrb	r3, [r7, #22]
 800e370:	09db      	lsrs	r3, r3, #7
 800e372:	b2db      	uxtb	r3, r3
 800e374:	4413      	add	r3, r2
 800e376:	b2da      	uxtb	r2, r3
 800e378:	7d7b      	ldrb	r3, [r7, #21]
 800e37a:	005b      	lsls	r3, r3, #1
 800e37c:	b2db      	uxtb	r3, r3
 800e37e:	f003 0306 	and.w	r3, r3, #6
 800e382:	b2db      	uxtb	r3, r3
 800e384:	4413      	add	r3, r2
 800e386:	b2db      	uxtb	r3, r3
 800e388:	3302      	adds	r3, #2
 800e38a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800e38e:	7d3b      	ldrb	r3, [r7, #20]
 800e390:	099b      	lsrs	r3, r3, #6
 800e392:	b2db      	uxtb	r3, r3
 800e394:	461a      	mov	r2, r3
 800e396:	7cfb      	ldrb	r3, [r7, #19]
 800e398:	009b      	lsls	r3, r3, #2
 800e39a:	441a      	add	r2, r3
 800e39c:	7cbb      	ldrb	r3, [r7, #18]
 800e39e:	029b      	lsls	r3, r3, #10
 800e3a0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800e3a4:	4413      	add	r3, r2
 800e3a6:	3301      	adds	r3, #1
 800e3a8:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800e3aa:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800e3ae:	3b09      	subs	r3, #9
 800e3b0:	69fa      	ldr	r2, [r7, #28]
 800e3b2:	409a      	lsls	r2, r3
 800e3b4:	683b      	ldr	r3, [r7, #0]
 800e3b6:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800e3b8:	2300      	movs	r3, #0
 800e3ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800e3be:	e0ce      	b.n	800e55e <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800e3c0:	4b71      	ldr	r3, [pc, #452]	; (800e588 <USER_SPI_ioctl+0x2dc>)
 800e3c2:	781b      	ldrb	r3, [r3, #0]
 800e3c4:	f003 0304 	and.w	r3, r3, #4
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d031      	beq.n	800e430 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 800e3cc:	2100      	movs	r1, #0
 800e3ce:	208d      	movs	r0, #141	; 0x8d
 800e3d0:	f7ff fd19 	bl	800de06 <send_cmd>
 800e3d4:	4603      	mov	r3, r0
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	f040 80c3 	bne.w	800e562 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 800e3dc:	20ff      	movs	r0, #255	; 0xff
 800e3de:	f7ff fc1b 	bl	800dc18 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800e3e2:	f107 030c 	add.w	r3, r7, #12
 800e3e6:	2110      	movs	r1, #16
 800e3e8:	4618      	mov	r0, r3
 800e3ea:	f7ff fcb1 	bl	800dd50 <rcvr_datablock>
 800e3ee:	4603      	mov	r3, r0
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	f000 80b6 	beq.w	800e562 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800e3f6:	2330      	movs	r3, #48	; 0x30
 800e3f8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800e3fc:	e007      	b.n	800e40e <USER_SPI_ioctl+0x162>
 800e3fe:	20ff      	movs	r0, #255	; 0xff
 800e400:	f7ff fc0a 	bl	800dc18 <xchg_spi>
 800e404:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800e408:	3b01      	subs	r3, #1
 800e40a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800e40e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800e412:	2b00      	cmp	r3, #0
 800e414:	d1f3      	bne.n	800e3fe <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800e416:	7dbb      	ldrb	r3, [r7, #22]
 800e418:	091b      	lsrs	r3, r3, #4
 800e41a:	b2db      	uxtb	r3, r3
 800e41c:	461a      	mov	r2, r3
 800e41e:	2310      	movs	r3, #16
 800e420:	fa03 f202 	lsl.w	r2, r3, r2
 800e424:	683b      	ldr	r3, [r7, #0]
 800e426:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 800e428:	2300      	movs	r3, #0
 800e42a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800e42e:	e098      	b.n	800e562 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800e430:	2100      	movs	r1, #0
 800e432:	2009      	movs	r0, #9
 800e434:	f7ff fce7 	bl	800de06 <send_cmd>
 800e438:	4603      	mov	r3, r0
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	f040 8091 	bne.w	800e562 <USER_SPI_ioctl+0x2b6>
 800e440:	f107 030c 	add.w	r3, r7, #12
 800e444:	2110      	movs	r1, #16
 800e446:	4618      	mov	r0, r3
 800e448:	f7ff fc82 	bl	800dd50 <rcvr_datablock>
 800e44c:	4603      	mov	r3, r0
 800e44e:	2b00      	cmp	r3, #0
 800e450:	f000 8087 	beq.w	800e562 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 800e454:	4b4c      	ldr	r3, [pc, #304]	; (800e588 <USER_SPI_ioctl+0x2dc>)
 800e456:	781b      	ldrb	r3, [r3, #0]
 800e458:	f003 0302 	and.w	r3, r3, #2
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d012      	beq.n	800e486 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800e460:	7dbb      	ldrb	r3, [r7, #22]
 800e462:	005b      	lsls	r3, r3, #1
 800e464:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800e468:	7dfa      	ldrb	r2, [r7, #23]
 800e46a:	09d2      	lsrs	r2, r2, #7
 800e46c:	b2d2      	uxtb	r2, r2
 800e46e:	4413      	add	r3, r2
 800e470:	1c5a      	adds	r2, r3, #1
 800e472:	7e7b      	ldrb	r3, [r7, #25]
 800e474:	099b      	lsrs	r3, r3, #6
 800e476:	b2db      	uxtb	r3, r3
 800e478:	3b01      	subs	r3, #1
 800e47a:	fa02 f303 	lsl.w	r3, r2, r3
 800e47e:	461a      	mov	r2, r3
 800e480:	683b      	ldr	r3, [r7, #0]
 800e482:	601a      	str	r2, [r3, #0]
 800e484:	e013      	b.n	800e4ae <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800e486:	7dbb      	ldrb	r3, [r7, #22]
 800e488:	109b      	asrs	r3, r3, #2
 800e48a:	b29b      	uxth	r3, r3
 800e48c:	f003 031f 	and.w	r3, r3, #31
 800e490:	3301      	adds	r3, #1
 800e492:	7dfa      	ldrb	r2, [r7, #23]
 800e494:	00d2      	lsls	r2, r2, #3
 800e496:	f002 0218 	and.w	r2, r2, #24
 800e49a:	7df9      	ldrb	r1, [r7, #23]
 800e49c:	0949      	lsrs	r1, r1, #5
 800e49e:	b2c9      	uxtb	r1, r1
 800e4a0:	440a      	add	r2, r1
 800e4a2:	3201      	adds	r2, #1
 800e4a4:	fb02 f303 	mul.w	r3, r2, r3
 800e4a8:	461a      	mov	r2, r3
 800e4aa:	683b      	ldr	r3, [r7, #0]
 800e4ac:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800e4ae:	2300      	movs	r3, #0
 800e4b0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800e4b4:	e055      	b.n	800e562 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800e4b6:	4b34      	ldr	r3, [pc, #208]	; (800e588 <USER_SPI_ioctl+0x2dc>)
 800e4b8:	781b      	ldrb	r3, [r3, #0]
 800e4ba:	f003 0306 	and.w	r3, r3, #6
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d051      	beq.n	800e566 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800e4c2:	f107 020c 	add.w	r2, r7, #12
 800e4c6:	79fb      	ldrb	r3, [r7, #7]
 800e4c8:	210b      	movs	r1, #11
 800e4ca:	4618      	mov	r0, r3
 800e4cc:	f7ff feee 	bl	800e2ac <USER_SPI_ioctl>
 800e4d0:	4603      	mov	r3, r0
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d149      	bne.n	800e56a <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800e4d6:	7b3b      	ldrb	r3, [r7, #12]
 800e4d8:	099b      	lsrs	r3, r3, #6
 800e4da:	b2db      	uxtb	r3, r3
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d104      	bne.n	800e4ea <USER_SPI_ioctl+0x23e>
 800e4e0:	7dbb      	ldrb	r3, [r7, #22]
 800e4e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d041      	beq.n	800e56e <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800e4ea:	683b      	ldr	r3, [r7, #0]
 800e4ec:	623b      	str	r3, [r7, #32]
 800e4ee:	6a3b      	ldr	r3, [r7, #32]
 800e4f0:	681b      	ldr	r3, [r3, #0]
 800e4f2:	62bb      	str	r3, [r7, #40]	; 0x28
 800e4f4:	6a3b      	ldr	r3, [r7, #32]
 800e4f6:	685b      	ldr	r3, [r3, #4]
 800e4f8:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 800e4fa:	4b23      	ldr	r3, [pc, #140]	; (800e588 <USER_SPI_ioctl+0x2dc>)
 800e4fc:	781b      	ldrb	r3, [r3, #0]
 800e4fe:	f003 0308 	and.w	r3, r3, #8
 800e502:	2b00      	cmp	r3, #0
 800e504:	d105      	bne.n	800e512 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800e506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e508:	025b      	lsls	r3, r3, #9
 800e50a:	62bb      	str	r3, [r7, #40]	; 0x28
 800e50c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e50e:	025b      	lsls	r3, r3, #9
 800e510:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800e512:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e514:	2020      	movs	r0, #32
 800e516:	f7ff fc76 	bl	800de06 <send_cmd>
 800e51a:	4603      	mov	r3, r0
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d128      	bne.n	800e572 <USER_SPI_ioctl+0x2c6>
 800e520:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e522:	2021      	movs	r0, #33	; 0x21
 800e524:	f7ff fc6f 	bl	800de06 <send_cmd>
 800e528:	4603      	mov	r3, r0
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d121      	bne.n	800e572 <USER_SPI_ioctl+0x2c6>
 800e52e:	2100      	movs	r1, #0
 800e530:	2026      	movs	r0, #38	; 0x26
 800e532:	f7ff fc68 	bl	800de06 <send_cmd>
 800e536:	4603      	mov	r3, r0
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d11a      	bne.n	800e572 <USER_SPI_ioctl+0x2c6>
 800e53c:	f247 5030 	movw	r0, #30000	; 0x7530
 800e540:	f7ff fbb7 	bl	800dcb2 <wait_ready>
 800e544:	4603      	mov	r3, r0
 800e546:	2b00      	cmp	r3, #0
 800e548:	d013      	beq.n	800e572 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800e54a:	2300      	movs	r3, #0
 800e54c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800e550:	e00f      	b.n	800e572 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800e552:	2304      	movs	r3, #4
 800e554:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800e558:	e00c      	b.n	800e574 <USER_SPI_ioctl+0x2c8>
		break;
 800e55a:	bf00      	nop
 800e55c:	e00a      	b.n	800e574 <USER_SPI_ioctl+0x2c8>
		break;
 800e55e:	bf00      	nop
 800e560:	e008      	b.n	800e574 <USER_SPI_ioctl+0x2c8>
		break;
 800e562:	bf00      	nop
 800e564:	e006      	b.n	800e574 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800e566:	bf00      	nop
 800e568:	e004      	b.n	800e574 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800e56a:	bf00      	nop
 800e56c:	e002      	b.n	800e574 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800e56e:	bf00      	nop
 800e570:	e000      	b.n	800e574 <USER_SPI_ioctl+0x2c8>
		break;
 800e572:	bf00      	nop
	}

	despiselect();
 800e574:	f7ff fbc0 	bl	800dcf8 <despiselect>

	return res;
 800e578:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800e57c:	4618      	mov	r0, r3
 800e57e:	3730      	adds	r7, #48	; 0x30
 800e580:	46bd      	mov	sp, r7
 800e582:	bd80      	pop	{r7, pc}
 800e584:	20000024 	.word	0x20000024
 800e588:	2000064d 	.word	0x2000064d

0800e58c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e58c:	b580      	push	{r7, lr}
 800e58e:	b084      	sub	sp, #16
 800e590:	af00      	add	r7, sp, #0
 800e592:	6078      	str	r0, [r7, #4]
 800e594:	460b      	mov	r3, r1
 800e596:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800e598:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800e59c:	f004 fc94 	bl	8012ec8 <USBD_static_malloc>
 800e5a0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	d105      	bne.n	800e5b4 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	2200      	movs	r2, #0
 800e5ac:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800e5b0:	2302      	movs	r3, #2
 800e5b2:	e066      	b.n	800e682 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	68fa      	ldr	r2, [r7, #12]
 800e5b8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	7c1b      	ldrb	r3, [r3, #16]
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d119      	bne.n	800e5f8 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e5c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e5c8:	2202      	movs	r2, #2
 800e5ca:	2181      	movs	r1, #129	; 0x81
 800e5cc:	6878      	ldr	r0, [r7, #4]
 800e5ce:	f004 fb58 	bl	8012c82 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	2201      	movs	r2, #1
 800e5d6:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e5d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e5dc:	2202      	movs	r2, #2
 800e5de:	2101      	movs	r1, #1
 800e5e0:	6878      	ldr	r0, [r7, #4]
 800e5e2:	f004 fb4e 	bl	8012c82 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	2201      	movs	r2, #1
 800e5ea:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	2210      	movs	r2, #16
 800e5f2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800e5f6:	e016      	b.n	800e626 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e5f8:	2340      	movs	r3, #64	; 0x40
 800e5fa:	2202      	movs	r2, #2
 800e5fc:	2181      	movs	r1, #129	; 0x81
 800e5fe:	6878      	ldr	r0, [r7, #4]
 800e600:	f004 fb3f 	bl	8012c82 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	2201      	movs	r2, #1
 800e608:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e60a:	2340      	movs	r3, #64	; 0x40
 800e60c:	2202      	movs	r2, #2
 800e60e:	2101      	movs	r1, #1
 800e610:	6878      	ldr	r0, [r7, #4]
 800e612:	f004 fb36 	bl	8012c82 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	2201      	movs	r2, #1
 800e61a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	2210      	movs	r2, #16
 800e622:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800e626:	2308      	movs	r3, #8
 800e628:	2203      	movs	r2, #3
 800e62a:	2182      	movs	r1, #130	; 0x82
 800e62c:	6878      	ldr	r0, [r7, #4]
 800e62e:	f004 fb28 	bl	8012c82 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	2201      	movs	r2, #1
 800e636:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e640:	681b      	ldr	r3, [r3, #0]
 800e642:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	2200      	movs	r2, #0
 800e648:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	2200      	movs	r2, #0
 800e650:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	7c1b      	ldrb	r3, [r3, #16]
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d109      	bne.n	800e670 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e662:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e666:	2101      	movs	r1, #1
 800e668:	6878      	ldr	r0, [r7, #4]
 800e66a:	f004 fbf9 	bl	8012e60 <USBD_LL_PrepareReceive>
 800e66e:	e007      	b.n	800e680 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e676:	2340      	movs	r3, #64	; 0x40
 800e678:	2101      	movs	r1, #1
 800e67a:	6878      	ldr	r0, [r7, #4]
 800e67c:	f004 fbf0 	bl	8012e60 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e680:	2300      	movs	r3, #0
}
 800e682:	4618      	mov	r0, r3
 800e684:	3710      	adds	r7, #16
 800e686:	46bd      	mov	sp, r7
 800e688:	bd80      	pop	{r7, pc}

0800e68a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e68a:	b580      	push	{r7, lr}
 800e68c:	b082      	sub	sp, #8
 800e68e:	af00      	add	r7, sp, #0
 800e690:	6078      	str	r0, [r7, #4]
 800e692:	460b      	mov	r3, r1
 800e694:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800e696:	2181      	movs	r1, #129	; 0x81
 800e698:	6878      	ldr	r0, [r7, #4]
 800e69a:	f004 fb18 	bl	8012cce <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	2200      	movs	r2, #0
 800e6a2:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800e6a4:	2101      	movs	r1, #1
 800e6a6:	6878      	ldr	r0, [r7, #4]
 800e6a8:	f004 fb11 	bl	8012cce <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	2200      	movs	r2, #0
 800e6b0:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800e6b4:	2182      	movs	r1, #130	; 0x82
 800e6b6:	6878      	ldr	r0, [r7, #4]
 800e6b8:	f004 fb09 	bl	8012cce <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	2200      	movs	r2, #0
 800e6c0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	2200      	movs	r2, #0
 800e6c8:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	d00e      	beq.n	800e6f4 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e6dc:	685b      	ldr	r3, [r3, #4]
 800e6de:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e6e6:	4618      	mov	r0, r3
 800e6e8:	f004 fbfc 	bl	8012ee4 <USBD_static_free>
    pdev->pClassData = NULL;
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	2200      	movs	r2, #0
 800e6f0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800e6f4:	2300      	movs	r3, #0
}
 800e6f6:	4618      	mov	r0, r3
 800e6f8:	3708      	adds	r7, #8
 800e6fa:	46bd      	mov	sp, r7
 800e6fc:	bd80      	pop	{r7, pc}
	...

0800e700 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800e700:	b580      	push	{r7, lr}
 800e702:	b086      	sub	sp, #24
 800e704:	af00      	add	r7, sp, #0
 800e706:	6078      	str	r0, [r7, #4]
 800e708:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e710:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800e712:	2300      	movs	r3, #0
 800e714:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800e716:	2300      	movs	r3, #0
 800e718:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800e71a:	2300      	movs	r3, #0
 800e71c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800e71e:	693b      	ldr	r3, [r7, #16]
 800e720:	2b00      	cmp	r3, #0
 800e722:	d101      	bne.n	800e728 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800e724:	2303      	movs	r3, #3
 800e726:	e0af      	b.n	800e888 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e728:	683b      	ldr	r3, [r7, #0]
 800e72a:	781b      	ldrb	r3, [r3, #0]
 800e72c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e730:	2b00      	cmp	r3, #0
 800e732:	d03f      	beq.n	800e7b4 <USBD_CDC_Setup+0xb4>
 800e734:	2b20      	cmp	r3, #32
 800e736:	f040 809f 	bne.w	800e878 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800e73a:	683b      	ldr	r3, [r7, #0]
 800e73c:	88db      	ldrh	r3, [r3, #6]
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d02e      	beq.n	800e7a0 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800e742:	683b      	ldr	r3, [r7, #0]
 800e744:	781b      	ldrb	r3, [r3, #0]
 800e746:	b25b      	sxtb	r3, r3
 800e748:	2b00      	cmp	r3, #0
 800e74a:	da16      	bge.n	800e77a <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e752:	689b      	ldr	r3, [r3, #8]
 800e754:	683a      	ldr	r2, [r7, #0]
 800e756:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800e758:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e75a:	683a      	ldr	r2, [r7, #0]
 800e75c:	88d2      	ldrh	r2, [r2, #6]
 800e75e:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800e760:	683b      	ldr	r3, [r7, #0]
 800e762:	88db      	ldrh	r3, [r3, #6]
 800e764:	2b07      	cmp	r3, #7
 800e766:	bf28      	it	cs
 800e768:	2307      	movcs	r3, #7
 800e76a:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800e76c:	693b      	ldr	r3, [r7, #16]
 800e76e:	89fa      	ldrh	r2, [r7, #14]
 800e770:	4619      	mov	r1, r3
 800e772:	6878      	ldr	r0, [r7, #4]
 800e774:	f001 fb19 	bl	800fdaa <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800e778:	e085      	b.n	800e886 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800e77a:	683b      	ldr	r3, [r7, #0]
 800e77c:	785a      	ldrb	r2, [r3, #1]
 800e77e:	693b      	ldr	r3, [r7, #16]
 800e780:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800e784:	683b      	ldr	r3, [r7, #0]
 800e786:	88db      	ldrh	r3, [r3, #6]
 800e788:	b2da      	uxtb	r2, r3
 800e78a:	693b      	ldr	r3, [r7, #16]
 800e78c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800e790:	6939      	ldr	r1, [r7, #16]
 800e792:	683b      	ldr	r3, [r7, #0]
 800e794:	88db      	ldrh	r3, [r3, #6]
 800e796:	461a      	mov	r2, r3
 800e798:	6878      	ldr	r0, [r7, #4]
 800e79a:	f001 fb32 	bl	800fe02 <USBD_CtlPrepareRx>
      break;
 800e79e:	e072      	b.n	800e886 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e7a6:	689b      	ldr	r3, [r3, #8]
 800e7a8:	683a      	ldr	r2, [r7, #0]
 800e7aa:	7850      	ldrb	r0, [r2, #1]
 800e7ac:	2200      	movs	r2, #0
 800e7ae:	6839      	ldr	r1, [r7, #0]
 800e7b0:	4798      	blx	r3
      break;
 800e7b2:	e068      	b.n	800e886 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e7b4:	683b      	ldr	r3, [r7, #0]
 800e7b6:	785b      	ldrb	r3, [r3, #1]
 800e7b8:	2b0b      	cmp	r3, #11
 800e7ba:	d852      	bhi.n	800e862 <USBD_CDC_Setup+0x162>
 800e7bc:	a201      	add	r2, pc, #4	; (adr r2, 800e7c4 <USBD_CDC_Setup+0xc4>)
 800e7be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7c2:	bf00      	nop
 800e7c4:	0800e7f5 	.word	0x0800e7f5
 800e7c8:	0800e871 	.word	0x0800e871
 800e7cc:	0800e863 	.word	0x0800e863
 800e7d0:	0800e863 	.word	0x0800e863
 800e7d4:	0800e863 	.word	0x0800e863
 800e7d8:	0800e863 	.word	0x0800e863
 800e7dc:	0800e863 	.word	0x0800e863
 800e7e0:	0800e863 	.word	0x0800e863
 800e7e4:	0800e863 	.word	0x0800e863
 800e7e8:	0800e863 	.word	0x0800e863
 800e7ec:	0800e81f 	.word	0x0800e81f
 800e7f0:	0800e849 	.word	0x0800e849
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e7fa:	b2db      	uxtb	r3, r3
 800e7fc:	2b03      	cmp	r3, #3
 800e7fe:	d107      	bne.n	800e810 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e800:	f107 030a 	add.w	r3, r7, #10
 800e804:	2202      	movs	r2, #2
 800e806:	4619      	mov	r1, r3
 800e808:	6878      	ldr	r0, [r7, #4]
 800e80a:	f001 face 	bl	800fdaa <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e80e:	e032      	b.n	800e876 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e810:	6839      	ldr	r1, [r7, #0]
 800e812:	6878      	ldr	r0, [r7, #4]
 800e814:	f001 fa58 	bl	800fcc8 <USBD_CtlError>
            ret = USBD_FAIL;
 800e818:	2303      	movs	r3, #3
 800e81a:	75fb      	strb	r3, [r7, #23]
          break;
 800e81c:	e02b      	b.n	800e876 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e824:	b2db      	uxtb	r3, r3
 800e826:	2b03      	cmp	r3, #3
 800e828:	d107      	bne.n	800e83a <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800e82a:	f107 030d 	add.w	r3, r7, #13
 800e82e:	2201      	movs	r2, #1
 800e830:	4619      	mov	r1, r3
 800e832:	6878      	ldr	r0, [r7, #4]
 800e834:	f001 fab9 	bl	800fdaa <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e838:	e01d      	b.n	800e876 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e83a:	6839      	ldr	r1, [r7, #0]
 800e83c:	6878      	ldr	r0, [r7, #4]
 800e83e:	f001 fa43 	bl	800fcc8 <USBD_CtlError>
            ret = USBD_FAIL;
 800e842:	2303      	movs	r3, #3
 800e844:	75fb      	strb	r3, [r7, #23]
          break;
 800e846:	e016      	b.n	800e876 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e84e:	b2db      	uxtb	r3, r3
 800e850:	2b03      	cmp	r3, #3
 800e852:	d00f      	beq.n	800e874 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800e854:	6839      	ldr	r1, [r7, #0]
 800e856:	6878      	ldr	r0, [r7, #4]
 800e858:	f001 fa36 	bl	800fcc8 <USBD_CtlError>
            ret = USBD_FAIL;
 800e85c:	2303      	movs	r3, #3
 800e85e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e860:	e008      	b.n	800e874 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800e862:	6839      	ldr	r1, [r7, #0]
 800e864:	6878      	ldr	r0, [r7, #4]
 800e866:	f001 fa2f 	bl	800fcc8 <USBD_CtlError>
          ret = USBD_FAIL;
 800e86a:	2303      	movs	r3, #3
 800e86c:	75fb      	strb	r3, [r7, #23]
          break;
 800e86e:	e002      	b.n	800e876 <USBD_CDC_Setup+0x176>
          break;
 800e870:	bf00      	nop
 800e872:	e008      	b.n	800e886 <USBD_CDC_Setup+0x186>
          break;
 800e874:	bf00      	nop
      }
      break;
 800e876:	e006      	b.n	800e886 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800e878:	6839      	ldr	r1, [r7, #0]
 800e87a:	6878      	ldr	r0, [r7, #4]
 800e87c:	f001 fa24 	bl	800fcc8 <USBD_CtlError>
      ret = USBD_FAIL;
 800e880:	2303      	movs	r3, #3
 800e882:	75fb      	strb	r3, [r7, #23]
      break;
 800e884:	bf00      	nop
  }

  return (uint8_t)ret;
 800e886:	7dfb      	ldrb	r3, [r7, #23]
}
 800e888:	4618      	mov	r0, r3
 800e88a:	3718      	adds	r7, #24
 800e88c:	46bd      	mov	sp, r7
 800e88e:	bd80      	pop	{r7, pc}

0800e890 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e890:	b580      	push	{r7, lr}
 800e892:	b084      	sub	sp, #16
 800e894:	af00      	add	r7, sp, #0
 800e896:	6078      	str	r0, [r7, #4]
 800e898:	460b      	mov	r3, r1
 800e89a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e8a2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	d101      	bne.n	800e8b2 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e8ae:	2303      	movs	r3, #3
 800e8b0:	e04f      	b.n	800e952 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e8b8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e8ba:	78fa      	ldrb	r2, [r7, #3]
 800e8bc:	6879      	ldr	r1, [r7, #4]
 800e8be:	4613      	mov	r3, r2
 800e8c0:	009b      	lsls	r3, r3, #2
 800e8c2:	4413      	add	r3, r2
 800e8c4:	009b      	lsls	r3, r3, #2
 800e8c6:	440b      	add	r3, r1
 800e8c8:	3318      	adds	r3, #24
 800e8ca:	681b      	ldr	r3, [r3, #0]
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	d029      	beq.n	800e924 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800e8d0:	78fa      	ldrb	r2, [r7, #3]
 800e8d2:	6879      	ldr	r1, [r7, #4]
 800e8d4:	4613      	mov	r3, r2
 800e8d6:	009b      	lsls	r3, r3, #2
 800e8d8:	4413      	add	r3, r2
 800e8da:	009b      	lsls	r3, r3, #2
 800e8dc:	440b      	add	r3, r1
 800e8de:	3318      	adds	r3, #24
 800e8e0:	681a      	ldr	r2, [r3, #0]
 800e8e2:	78f9      	ldrb	r1, [r7, #3]
 800e8e4:	68f8      	ldr	r0, [r7, #12]
 800e8e6:	460b      	mov	r3, r1
 800e8e8:	00db      	lsls	r3, r3, #3
 800e8ea:	1a5b      	subs	r3, r3, r1
 800e8ec:	009b      	lsls	r3, r3, #2
 800e8ee:	4403      	add	r3, r0
 800e8f0:	3344      	adds	r3, #68	; 0x44
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	fbb2 f1f3 	udiv	r1, r2, r3
 800e8f8:	fb03 f301 	mul.w	r3, r3, r1
 800e8fc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d110      	bne.n	800e924 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800e902:	78fa      	ldrb	r2, [r7, #3]
 800e904:	6879      	ldr	r1, [r7, #4]
 800e906:	4613      	mov	r3, r2
 800e908:	009b      	lsls	r3, r3, #2
 800e90a:	4413      	add	r3, r2
 800e90c:	009b      	lsls	r3, r3, #2
 800e90e:	440b      	add	r3, r1
 800e910:	3318      	adds	r3, #24
 800e912:	2200      	movs	r2, #0
 800e914:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e916:	78f9      	ldrb	r1, [r7, #3]
 800e918:	2300      	movs	r3, #0
 800e91a:	2200      	movs	r2, #0
 800e91c:	6878      	ldr	r0, [r7, #4]
 800e91e:	f004 fa7e 	bl	8012e1e <USBD_LL_Transmit>
 800e922:	e015      	b.n	800e950 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800e924:	68bb      	ldr	r3, [r7, #8]
 800e926:	2200      	movs	r2, #0
 800e928:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e932:	691b      	ldr	r3, [r3, #16]
 800e934:	2b00      	cmp	r3, #0
 800e936:	d00b      	beq.n	800e950 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e93e:	691b      	ldr	r3, [r3, #16]
 800e940:	68ba      	ldr	r2, [r7, #8]
 800e942:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800e946:	68ba      	ldr	r2, [r7, #8]
 800e948:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800e94c:	78fa      	ldrb	r2, [r7, #3]
 800e94e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800e950:	2300      	movs	r3, #0
}
 800e952:	4618      	mov	r0, r3
 800e954:	3710      	adds	r7, #16
 800e956:	46bd      	mov	sp, r7
 800e958:	bd80      	pop	{r7, pc}

0800e95a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e95a:	b580      	push	{r7, lr}
 800e95c:	b084      	sub	sp, #16
 800e95e:	af00      	add	r7, sp, #0
 800e960:	6078      	str	r0, [r7, #4]
 800e962:	460b      	mov	r3, r1
 800e964:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e96c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e974:	2b00      	cmp	r3, #0
 800e976:	d101      	bne.n	800e97c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e978:	2303      	movs	r3, #3
 800e97a:	e015      	b.n	800e9a8 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e97c:	78fb      	ldrb	r3, [r7, #3]
 800e97e:	4619      	mov	r1, r3
 800e980:	6878      	ldr	r0, [r7, #4]
 800e982:	f004 fa8e 	bl	8012ea2 <USBD_LL_GetRxDataSize>
 800e986:	4602      	mov	r2, r0
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e994:	68db      	ldr	r3, [r3, #12]
 800e996:	68fa      	ldr	r2, [r7, #12]
 800e998:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800e99c:	68fa      	ldr	r2, [r7, #12]
 800e99e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800e9a2:	4611      	mov	r1, r2
 800e9a4:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800e9a6:	2300      	movs	r3, #0
}
 800e9a8:	4618      	mov	r0, r3
 800e9aa:	3710      	adds	r7, #16
 800e9ac:	46bd      	mov	sp, r7
 800e9ae:	bd80      	pop	{r7, pc}

0800e9b0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e9b0:	b580      	push	{r7, lr}
 800e9b2:	b084      	sub	sp, #16
 800e9b4:	af00      	add	r7, sp, #0
 800e9b6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e9be:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e9c0:	68fb      	ldr	r3, [r7, #12]
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	d101      	bne.n	800e9ca <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800e9c6:	2303      	movs	r3, #3
 800e9c8:	e01b      	b.n	800ea02 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d015      	beq.n	800ea00 <USBD_CDC_EP0_RxReady+0x50>
 800e9d4:	68fb      	ldr	r3, [r7, #12]
 800e9d6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800e9da:	2bff      	cmp	r3, #255	; 0xff
 800e9dc:	d010      	beq.n	800ea00 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e9e4:	689b      	ldr	r3, [r3, #8]
 800e9e6:	68fa      	ldr	r2, [r7, #12]
 800e9e8:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800e9ec:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800e9ee:	68fa      	ldr	r2, [r7, #12]
 800e9f0:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e9f4:	b292      	uxth	r2, r2
 800e9f6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e9f8:	68fb      	ldr	r3, [r7, #12]
 800e9fa:	22ff      	movs	r2, #255	; 0xff
 800e9fc:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800ea00:	2300      	movs	r3, #0
}
 800ea02:	4618      	mov	r0, r3
 800ea04:	3710      	adds	r7, #16
 800ea06:	46bd      	mov	sp, r7
 800ea08:	bd80      	pop	{r7, pc}
	...

0800ea0c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800ea0c:	b480      	push	{r7}
 800ea0e:	b083      	sub	sp, #12
 800ea10:	af00      	add	r7, sp, #0
 800ea12:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	2243      	movs	r2, #67	; 0x43
 800ea18:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800ea1a:	4b03      	ldr	r3, [pc, #12]	; (800ea28 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800ea1c:	4618      	mov	r0, r3
 800ea1e:	370c      	adds	r7, #12
 800ea20:	46bd      	mov	sp, r7
 800ea22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea26:	4770      	bx	lr
 800ea28:	200000b0 	.word	0x200000b0

0800ea2c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800ea2c:	b480      	push	{r7}
 800ea2e:	b083      	sub	sp, #12
 800ea30:	af00      	add	r7, sp, #0
 800ea32:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	2243      	movs	r2, #67	; 0x43
 800ea38:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800ea3a:	4b03      	ldr	r3, [pc, #12]	; (800ea48 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800ea3c:	4618      	mov	r0, r3
 800ea3e:	370c      	adds	r7, #12
 800ea40:	46bd      	mov	sp, r7
 800ea42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea46:	4770      	bx	lr
 800ea48:	2000006c 	.word	0x2000006c

0800ea4c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ea4c:	b480      	push	{r7}
 800ea4e:	b083      	sub	sp, #12
 800ea50:	af00      	add	r7, sp, #0
 800ea52:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	2243      	movs	r2, #67	; 0x43
 800ea58:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800ea5a:	4b03      	ldr	r3, [pc, #12]	; (800ea68 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800ea5c:	4618      	mov	r0, r3
 800ea5e:	370c      	adds	r7, #12
 800ea60:	46bd      	mov	sp, r7
 800ea62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea66:	4770      	bx	lr
 800ea68:	200000f4 	.word	0x200000f4

0800ea6c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ea6c:	b480      	push	{r7}
 800ea6e:	b083      	sub	sp, #12
 800ea70:	af00      	add	r7, sp, #0
 800ea72:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	220a      	movs	r2, #10
 800ea78:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800ea7a:	4b03      	ldr	r3, [pc, #12]	; (800ea88 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800ea7c:	4618      	mov	r0, r3
 800ea7e:	370c      	adds	r7, #12
 800ea80:	46bd      	mov	sp, r7
 800ea82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea86:	4770      	bx	lr
 800ea88:	20000028 	.word	0x20000028

0800ea8c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800ea8c:	b480      	push	{r7}
 800ea8e:	b083      	sub	sp, #12
 800ea90:	af00      	add	r7, sp, #0
 800ea92:	6078      	str	r0, [r7, #4]
 800ea94:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800ea96:	683b      	ldr	r3, [r7, #0]
 800ea98:	2b00      	cmp	r3, #0
 800ea9a:	d101      	bne.n	800eaa0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800ea9c:	2303      	movs	r3, #3
 800ea9e:	e004      	b.n	800eaaa <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	683a      	ldr	r2, [r7, #0]
 800eaa4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800eaa8:	2300      	movs	r3, #0
}
 800eaaa:	4618      	mov	r0, r3
 800eaac:	370c      	adds	r7, #12
 800eaae:	46bd      	mov	sp, r7
 800eab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eab4:	4770      	bx	lr

0800eab6 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800eab6:	b480      	push	{r7}
 800eab8:	b087      	sub	sp, #28
 800eaba:	af00      	add	r7, sp, #0
 800eabc:	60f8      	str	r0, [r7, #12]
 800eabe:	60b9      	str	r1, [r7, #8]
 800eac0:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800eac8:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800eaca:	697b      	ldr	r3, [r7, #20]
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d101      	bne.n	800ead4 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800ead0:	2303      	movs	r3, #3
 800ead2:	e008      	b.n	800eae6 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800ead4:	697b      	ldr	r3, [r7, #20]
 800ead6:	68ba      	ldr	r2, [r7, #8]
 800ead8:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800eadc:	697b      	ldr	r3, [r7, #20]
 800eade:	687a      	ldr	r2, [r7, #4]
 800eae0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800eae4:	2300      	movs	r3, #0
}
 800eae6:	4618      	mov	r0, r3
 800eae8:	371c      	adds	r7, #28
 800eaea:	46bd      	mov	sp, r7
 800eaec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaf0:	4770      	bx	lr

0800eaf2 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800eaf2:	b480      	push	{r7}
 800eaf4:	b085      	sub	sp, #20
 800eaf6:	af00      	add	r7, sp, #0
 800eaf8:	6078      	str	r0, [r7, #4]
 800eafa:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800eb02:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d101      	bne.n	800eb0e <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800eb0a:	2303      	movs	r3, #3
 800eb0c:	e004      	b.n	800eb18 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	683a      	ldr	r2, [r7, #0]
 800eb12:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800eb16:	2300      	movs	r3, #0
}
 800eb18:	4618      	mov	r0, r3
 800eb1a:	3714      	adds	r7, #20
 800eb1c:	46bd      	mov	sp, r7
 800eb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb22:	4770      	bx	lr

0800eb24 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800eb24:	b580      	push	{r7, lr}
 800eb26:	b084      	sub	sp, #16
 800eb28:	af00      	add	r7, sp, #0
 800eb2a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800eb32:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800eb34:	2301      	movs	r3, #1
 800eb36:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	d101      	bne.n	800eb46 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800eb42:	2303      	movs	r3, #3
 800eb44:	e01a      	b.n	800eb7c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800eb46:	68bb      	ldr	r3, [r7, #8]
 800eb48:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d114      	bne.n	800eb7a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800eb50:	68bb      	ldr	r3, [r7, #8]
 800eb52:	2201      	movs	r2, #1
 800eb54:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800eb58:	68bb      	ldr	r3, [r7, #8]
 800eb5a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800eb62:	68bb      	ldr	r3, [r7, #8]
 800eb64:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800eb68:	68bb      	ldr	r3, [r7, #8]
 800eb6a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800eb6e:	2181      	movs	r1, #129	; 0x81
 800eb70:	6878      	ldr	r0, [r7, #4]
 800eb72:	f004 f954 	bl	8012e1e <USBD_LL_Transmit>

    ret = USBD_OK;
 800eb76:	2300      	movs	r3, #0
 800eb78:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800eb7a:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb7c:	4618      	mov	r0, r3
 800eb7e:	3710      	adds	r7, #16
 800eb80:	46bd      	mov	sp, r7
 800eb82:	bd80      	pop	{r7, pc}

0800eb84 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800eb84:	b580      	push	{r7, lr}
 800eb86:	b084      	sub	sp, #16
 800eb88:	af00      	add	r7, sp, #0
 800eb8a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800eb92:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d101      	bne.n	800eba2 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800eb9e:	2303      	movs	r3, #3
 800eba0:	e016      	b.n	800ebd0 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	7c1b      	ldrb	r3, [r3, #16]
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d109      	bne.n	800ebbe <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ebb0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ebb4:	2101      	movs	r1, #1
 800ebb6:	6878      	ldr	r0, [r7, #4]
 800ebb8:	f004 f952 	bl	8012e60 <USBD_LL_PrepareReceive>
 800ebbc:	e007      	b.n	800ebce <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ebc4:	2340      	movs	r3, #64	; 0x40
 800ebc6:	2101      	movs	r1, #1
 800ebc8:	6878      	ldr	r0, [r7, #4]
 800ebca:	f004 f949 	bl	8012e60 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ebce:	2300      	movs	r3, #0
}
 800ebd0:	4618      	mov	r0, r3
 800ebd2:	3710      	adds	r7, #16
 800ebd4:	46bd      	mov	sp, r7
 800ebd6:	bd80      	pop	{r7, pc}

0800ebd8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ebd8:	b580      	push	{r7, lr}
 800ebda:	b086      	sub	sp, #24
 800ebdc:	af00      	add	r7, sp, #0
 800ebde:	60f8      	str	r0, [r7, #12]
 800ebe0:	60b9      	str	r1, [r7, #8]
 800ebe2:	4613      	mov	r3, r2
 800ebe4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ebe6:	68fb      	ldr	r3, [r7, #12]
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d101      	bne.n	800ebf0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800ebec:	2303      	movs	r3, #3
 800ebee:	e01f      	b.n	800ec30 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800ebf0:	68fb      	ldr	r3, [r7, #12]
 800ebf2:	2200      	movs	r2, #0
 800ebf4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800ebf8:	68fb      	ldr	r3, [r7, #12]
 800ebfa:	2200      	movs	r2, #0
 800ebfc:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	2200      	movs	r2, #0
 800ec04:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ec08:	68bb      	ldr	r3, [r7, #8]
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d003      	beq.n	800ec16 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ec0e:	68fb      	ldr	r3, [r7, #12]
 800ec10:	68ba      	ldr	r2, [r7, #8]
 800ec12:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ec16:	68fb      	ldr	r3, [r7, #12]
 800ec18:	2201      	movs	r2, #1
 800ec1a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	79fa      	ldrb	r2, [r7, #7]
 800ec22:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ec24:	68f8      	ldr	r0, [r7, #12]
 800ec26:	f003 ffc5 	bl	8012bb4 <USBD_LL_Init>
 800ec2a:	4603      	mov	r3, r0
 800ec2c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ec2e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ec30:	4618      	mov	r0, r3
 800ec32:	3718      	adds	r7, #24
 800ec34:	46bd      	mov	sp, r7
 800ec36:	bd80      	pop	{r7, pc}

0800ec38 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ec38:	b580      	push	{r7, lr}
 800ec3a:	b084      	sub	sp, #16
 800ec3c:	af00      	add	r7, sp, #0
 800ec3e:	6078      	str	r0, [r7, #4]
 800ec40:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ec42:	2300      	movs	r3, #0
 800ec44:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ec46:	683b      	ldr	r3, [r7, #0]
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d101      	bne.n	800ec50 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800ec4c:	2303      	movs	r3, #3
 800ec4e:	e016      	b.n	800ec7e <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	683a      	ldr	r2, [r7, #0]
 800ec54:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ec5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d00b      	beq.n	800ec7c <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ec6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ec6c:	f107 020e 	add.w	r2, r7, #14
 800ec70:	4610      	mov	r0, r2
 800ec72:	4798      	blx	r3
 800ec74:	4602      	mov	r2, r0
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800ec7c:	2300      	movs	r3, #0
}
 800ec7e:	4618      	mov	r0, r3
 800ec80:	3710      	adds	r7, #16
 800ec82:	46bd      	mov	sp, r7
 800ec84:	bd80      	pop	{r7, pc}

0800ec86 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ec86:	b580      	push	{r7, lr}
 800ec88:	b082      	sub	sp, #8
 800ec8a:	af00      	add	r7, sp, #0
 800ec8c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ec8e:	6878      	ldr	r0, [r7, #4]
 800ec90:	f003 ffdc 	bl	8012c4c <USBD_LL_Start>
 800ec94:	4603      	mov	r3, r0
}
 800ec96:	4618      	mov	r0, r3
 800ec98:	3708      	adds	r7, #8
 800ec9a:	46bd      	mov	sp, r7
 800ec9c:	bd80      	pop	{r7, pc}

0800ec9e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800ec9e:	b480      	push	{r7}
 800eca0:	b083      	sub	sp, #12
 800eca2:	af00      	add	r7, sp, #0
 800eca4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800eca6:	2300      	movs	r3, #0
}
 800eca8:	4618      	mov	r0, r3
 800ecaa:	370c      	adds	r7, #12
 800ecac:	46bd      	mov	sp, r7
 800ecae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecb2:	4770      	bx	lr

0800ecb4 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ecb4:	b580      	push	{r7, lr}
 800ecb6:	b084      	sub	sp, #16
 800ecb8:	af00      	add	r7, sp, #0
 800ecba:	6078      	str	r0, [r7, #4]
 800ecbc:	460b      	mov	r3, r1
 800ecbe:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800ecc0:	2303      	movs	r3, #3
 800ecc2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ecca:	2b00      	cmp	r3, #0
 800eccc:	d009      	beq.n	800ece2 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	78fa      	ldrb	r2, [r7, #3]
 800ecd8:	4611      	mov	r1, r2
 800ecda:	6878      	ldr	r0, [r7, #4]
 800ecdc:	4798      	blx	r3
 800ecde:	4603      	mov	r3, r0
 800ece0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800ece2:	7bfb      	ldrb	r3, [r7, #15]
}
 800ece4:	4618      	mov	r0, r3
 800ece6:	3710      	adds	r7, #16
 800ece8:	46bd      	mov	sp, r7
 800ecea:	bd80      	pop	{r7, pc}

0800ecec <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ecec:	b580      	push	{r7, lr}
 800ecee:	b082      	sub	sp, #8
 800ecf0:	af00      	add	r7, sp, #0
 800ecf2:	6078      	str	r0, [r7, #4]
 800ecf4:	460b      	mov	r3, r1
 800ecf6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d007      	beq.n	800ed12 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ed08:	685b      	ldr	r3, [r3, #4]
 800ed0a:	78fa      	ldrb	r2, [r7, #3]
 800ed0c:	4611      	mov	r1, r2
 800ed0e:	6878      	ldr	r0, [r7, #4]
 800ed10:	4798      	blx	r3
  }

  return USBD_OK;
 800ed12:	2300      	movs	r3, #0
}
 800ed14:	4618      	mov	r0, r3
 800ed16:	3708      	adds	r7, #8
 800ed18:	46bd      	mov	sp, r7
 800ed1a:	bd80      	pop	{r7, pc}

0800ed1c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ed1c:	b580      	push	{r7, lr}
 800ed1e:	b084      	sub	sp, #16
 800ed20:	af00      	add	r7, sp, #0
 800ed22:	6078      	str	r0, [r7, #4]
 800ed24:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ed2c:	6839      	ldr	r1, [r7, #0]
 800ed2e:	4618      	mov	r0, r3
 800ed30:	f000 ff90 	bl	800fc54 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	2201      	movs	r2, #1
 800ed38:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800ed42:	461a      	mov	r2, r3
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800ed50:	f003 031f 	and.w	r3, r3, #31
 800ed54:	2b02      	cmp	r3, #2
 800ed56:	d01a      	beq.n	800ed8e <USBD_LL_SetupStage+0x72>
 800ed58:	2b02      	cmp	r3, #2
 800ed5a:	d822      	bhi.n	800eda2 <USBD_LL_SetupStage+0x86>
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	d002      	beq.n	800ed66 <USBD_LL_SetupStage+0x4a>
 800ed60:	2b01      	cmp	r3, #1
 800ed62:	d00a      	beq.n	800ed7a <USBD_LL_SetupStage+0x5e>
 800ed64:	e01d      	b.n	800eda2 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ed6c:	4619      	mov	r1, r3
 800ed6e:	6878      	ldr	r0, [r7, #4]
 800ed70:	f000 fa62 	bl	800f238 <USBD_StdDevReq>
 800ed74:	4603      	mov	r3, r0
 800ed76:	73fb      	strb	r3, [r7, #15]
      break;
 800ed78:	e020      	b.n	800edbc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ed80:	4619      	mov	r1, r3
 800ed82:	6878      	ldr	r0, [r7, #4]
 800ed84:	f000 fac6 	bl	800f314 <USBD_StdItfReq>
 800ed88:	4603      	mov	r3, r0
 800ed8a:	73fb      	strb	r3, [r7, #15]
      break;
 800ed8c:	e016      	b.n	800edbc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ed94:	4619      	mov	r1, r3
 800ed96:	6878      	ldr	r0, [r7, #4]
 800ed98:	f000 fb05 	bl	800f3a6 <USBD_StdEPReq>
 800ed9c:	4603      	mov	r3, r0
 800ed9e:	73fb      	strb	r3, [r7, #15]
      break;
 800eda0:	e00c      	b.n	800edbc <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800eda8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800edac:	b2db      	uxtb	r3, r3
 800edae:	4619      	mov	r1, r3
 800edb0:	6878      	ldr	r0, [r7, #4]
 800edb2:	f003 ffab 	bl	8012d0c <USBD_LL_StallEP>
 800edb6:	4603      	mov	r3, r0
 800edb8:	73fb      	strb	r3, [r7, #15]
      break;
 800edba:	bf00      	nop
  }

  return ret;
 800edbc:	7bfb      	ldrb	r3, [r7, #15]
}
 800edbe:	4618      	mov	r0, r3
 800edc0:	3710      	adds	r7, #16
 800edc2:	46bd      	mov	sp, r7
 800edc4:	bd80      	pop	{r7, pc}

0800edc6 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800edc6:	b580      	push	{r7, lr}
 800edc8:	b086      	sub	sp, #24
 800edca:	af00      	add	r7, sp, #0
 800edcc:	60f8      	str	r0, [r7, #12]
 800edce:	460b      	mov	r3, r1
 800edd0:	607a      	str	r2, [r7, #4]
 800edd2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800edd4:	7afb      	ldrb	r3, [r7, #11]
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d138      	bne.n	800ee4c <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800edda:	68fb      	ldr	r3, [r7, #12]
 800eddc:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800ede0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ede2:	68fb      	ldr	r3, [r7, #12]
 800ede4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ede8:	2b03      	cmp	r3, #3
 800edea:	d14a      	bne.n	800ee82 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800edec:	693b      	ldr	r3, [r7, #16]
 800edee:	689a      	ldr	r2, [r3, #8]
 800edf0:	693b      	ldr	r3, [r7, #16]
 800edf2:	68db      	ldr	r3, [r3, #12]
 800edf4:	429a      	cmp	r2, r3
 800edf6:	d913      	bls.n	800ee20 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800edf8:	693b      	ldr	r3, [r7, #16]
 800edfa:	689a      	ldr	r2, [r3, #8]
 800edfc:	693b      	ldr	r3, [r7, #16]
 800edfe:	68db      	ldr	r3, [r3, #12]
 800ee00:	1ad2      	subs	r2, r2, r3
 800ee02:	693b      	ldr	r3, [r7, #16]
 800ee04:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ee06:	693b      	ldr	r3, [r7, #16]
 800ee08:	68da      	ldr	r2, [r3, #12]
 800ee0a:	693b      	ldr	r3, [r7, #16]
 800ee0c:	689b      	ldr	r3, [r3, #8]
 800ee0e:	4293      	cmp	r3, r2
 800ee10:	bf28      	it	cs
 800ee12:	4613      	movcs	r3, r2
 800ee14:	461a      	mov	r2, r3
 800ee16:	6879      	ldr	r1, [r7, #4]
 800ee18:	68f8      	ldr	r0, [r7, #12]
 800ee1a:	f001 f80f 	bl	800fe3c <USBD_CtlContinueRx>
 800ee1e:	e030      	b.n	800ee82 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ee26:	b2db      	uxtb	r3, r3
 800ee28:	2b03      	cmp	r3, #3
 800ee2a:	d10b      	bne.n	800ee44 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ee32:	691b      	ldr	r3, [r3, #16]
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d005      	beq.n	800ee44 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800ee38:	68fb      	ldr	r3, [r7, #12]
 800ee3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ee3e:	691b      	ldr	r3, [r3, #16]
 800ee40:	68f8      	ldr	r0, [r7, #12]
 800ee42:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ee44:	68f8      	ldr	r0, [r7, #12]
 800ee46:	f001 f80a 	bl	800fe5e <USBD_CtlSendStatus>
 800ee4a:	e01a      	b.n	800ee82 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee4c:	68fb      	ldr	r3, [r7, #12]
 800ee4e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ee52:	b2db      	uxtb	r3, r3
 800ee54:	2b03      	cmp	r3, #3
 800ee56:	d114      	bne.n	800ee82 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ee5e:	699b      	ldr	r3, [r3, #24]
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d00e      	beq.n	800ee82 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ee6a:	699b      	ldr	r3, [r3, #24]
 800ee6c:	7afa      	ldrb	r2, [r7, #11]
 800ee6e:	4611      	mov	r1, r2
 800ee70:	68f8      	ldr	r0, [r7, #12]
 800ee72:	4798      	blx	r3
 800ee74:	4603      	mov	r3, r0
 800ee76:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800ee78:	7dfb      	ldrb	r3, [r7, #23]
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d001      	beq.n	800ee82 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800ee7e:	7dfb      	ldrb	r3, [r7, #23]
 800ee80:	e000      	b.n	800ee84 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800ee82:	2300      	movs	r3, #0
}
 800ee84:	4618      	mov	r0, r3
 800ee86:	3718      	adds	r7, #24
 800ee88:	46bd      	mov	sp, r7
 800ee8a:	bd80      	pop	{r7, pc}

0800ee8c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ee8c:	b580      	push	{r7, lr}
 800ee8e:	b086      	sub	sp, #24
 800ee90:	af00      	add	r7, sp, #0
 800ee92:	60f8      	str	r0, [r7, #12]
 800ee94:	460b      	mov	r3, r1
 800ee96:	607a      	str	r2, [r7, #4]
 800ee98:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ee9a:	7afb      	ldrb	r3, [r7, #11]
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	d16b      	bne.n	800ef78 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800eea0:	68fb      	ldr	r3, [r7, #12]
 800eea2:	3314      	adds	r3, #20
 800eea4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800eeac:	2b02      	cmp	r3, #2
 800eeae:	d156      	bne.n	800ef5e <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800eeb0:	693b      	ldr	r3, [r7, #16]
 800eeb2:	689a      	ldr	r2, [r3, #8]
 800eeb4:	693b      	ldr	r3, [r7, #16]
 800eeb6:	68db      	ldr	r3, [r3, #12]
 800eeb8:	429a      	cmp	r2, r3
 800eeba:	d914      	bls.n	800eee6 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800eebc:	693b      	ldr	r3, [r7, #16]
 800eebe:	689a      	ldr	r2, [r3, #8]
 800eec0:	693b      	ldr	r3, [r7, #16]
 800eec2:	68db      	ldr	r3, [r3, #12]
 800eec4:	1ad2      	subs	r2, r2, r3
 800eec6:	693b      	ldr	r3, [r7, #16]
 800eec8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800eeca:	693b      	ldr	r3, [r7, #16]
 800eecc:	689b      	ldr	r3, [r3, #8]
 800eece:	461a      	mov	r2, r3
 800eed0:	6879      	ldr	r1, [r7, #4]
 800eed2:	68f8      	ldr	r0, [r7, #12]
 800eed4:	f000 ff84 	bl	800fde0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800eed8:	2300      	movs	r3, #0
 800eeda:	2200      	movs	r2, #0
 800eedc:	2100      	movs	r1, #0
 800eede:	68f8      	ldr	r0, [r7, #12]
 800eee0:	f003 ffbe 	bl	8012e60 <USBD_LL_PrepareReceive>
 800eee4:	e03b      	b.n	800ef5e <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800eee6:	693b      	ldr	r3, [r7, #16]
 800eee8:	68da      	ldr	r2, [r3, #12]
 800eeea:	693b      	ldr	r3, [r7, #16]
 800eeec:	689b      	ldr	r3, [r3, #8]
 800eeee:	429a      	cmp	r2, r3
 800eef0:	d11c      	bne.n	800ef2c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800eef2:	693b      	ldr	r3, [r7, #16]
 800eef4:	685a      	ldr	r2, [r3, #4]
 800eef6:	693b      	ldr	r3, [r7, #16]
 800eef8:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800eefa:	429a      	cmp	r2, r3
 800eefc:	d316      	bcc.n	800ef2c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800eefe:	693b      	ldr	r3, [r7, #16]
 800ef00:	685a      	ldr	r2, [r3, #4]
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ef08:	429a      	cmp	r2, r3
 800ef0a:	d20f      	bcs.n	800ef2c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ef0c:	2200      	movs	r2, #0
 800ef0e:	2100      	movs	r1, #0
 800ef10:	68f8      	ldr	r0, [r7, #12]
 800ef12:	f000 ff65 	bl	800fde0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	2200      	movs	r2, #0
 800ef1a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ef1e:	2300      	movs	r3, #0
 800ef20:	2200      	movs	r2, #0
 800ef22:	2100      	movs	r1, #0
 800ef24:	68f8      	ldr	r0, [r7, #12]
 800ef26:	f003 ff9b 	bl	8012e60 <USBD_LL_PrepareReceive>
 800ef2a:	e018      	b.n	800ef5e <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ef2c:	68fb      	ldr	r3, [r7, #12]
 800ef2e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ef32:	b2db      	uxtb	r3, r3
 800ef34:	2b03      	cmp	r3, #3
 800ef36:	d10b      	bne.n	800ef50 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800ef38:	68fb      	ldr	r3, [r7, #12]
 800ef3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ef3e:	68db      	ldr	r3, [r3, #12]
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	d005      	beq.n	800ef50 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800ef44:	68fb      	ldr	r3, [r7, #12]
 800ef46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ef4a:	68db      	ldr	r3, [r3, #12]
 800ef4c:	68f8      	ldr	r0, [r7, #12]
 800ef4e:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ef50:	2180      	movs	r1, #128	; 0x80
 800ef52:	68f8      	ldr	r0, [r7, #12]
 800ef54:	f003 feda 	bl	8012d0c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ef58:	68f8      	ldr	r0, [r7, #12]
 800ef5a:	f000 ff93 	bl	800fe84 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800ef5e:	68fb      	ldr	r3, [r7, #12]
 800ef60:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800ef64:	2b01      	cmp	r3, #1
 800ef66:	d122      	bne.n	800efae <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800ef68:	68f8      	ldr	r0, [r7, #12]
 800ef6a:	f7ff fe98 	bl	800ec9e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ef6e:	68fb      	ldr	r3, [r7, #12]
 800ef70:	2200      	movs	r2, #0
 800ef72:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800ef76:	e01a      	b.n	800efae <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ef78:	68fb      	ldr	r3, [r7, #12]
 800ef7a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ef7e:	b2db      	uxtb	r3, r3
 800ef80:	2b03      	cmp	r3, #3
 800ef82:	d114      	bne.n	800efae <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800ef84:	68fb      	ldr	r3, [r7, #12]
 800ef86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ef8a:	695b      	ldr	r3, [r3, #20]
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	d00e      	beq.n	800efae <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800ef90:	68fb      	ldr	r3, [r7, #12]
 800ef92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ef96:	695b      	ldr	r3, [r3, #20]
 800ef98:	7afa      	ldrb	r2, [r7, #11]
 800ef9a:	4611      	mov	r1, r2
 800ef9c:	68f8      	ldr	r0, [r7, #12]
 800ef9e:	4798      	blx	r3
 800efa0:	4603      	mov	r3, r0
 800efa2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800efa4:	7dfb      	ldrb	r3, [r7, #23]
 800efa6:	2b00      	cmp	r3, #0
 800efa8:	d001      	beq.n	800efae <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800efaa:	7dfb      	ldrb	r3, [r7, #23]
 800efac:	e000      	b.n	800efb0 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800efae:	2300      	movs	r3, #0
}
 800efb0:	4618      	mov	r0, r3
 800efb2:	3718      	adds	r7, #24
 800efb4:	46bd      	mov	sp, r7
 800efb6:	bd80      	pop	{r7, pc}

0800efb8 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800efb8:	b580      	push	{r7, lr}
 800efba:	b082      	sub	sp, #8
 800efbc:	af00      	add	r7, sp, #0
 800efbe:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	2201      	movs	r2, #1
 800efc4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	2200      	movs	r2, #0
 800efcc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	2200      	movs	r2, #0
 800efd4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	2200      	movs	r2, #0
 800efda:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	d101      	bne.n	800efec <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800efe8:	2303      	movs	r3, #3
 800efea:	e02f      	b.n	800f04c <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	d00f      	beq.n	800f016 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800effc:	685b      	ldr	r3, [r3, #4]
 800effe:	2b00      	cmp	r3, #0
 800f000:	d009      	beq.n	800f016 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f008:	685b      	ldr	r3, [r3, #4]
 800f00a:	687a      	ldr	r2, [r7, #4]
 800f00c:	6852      	ldr	r2, [r2, #4]
 800f00e:	b2d2      	uxtb	r2, r2
 800f010:	4611      	mov	r1, r2
 800f012:	6878      	ldr	r0, [r7, #4]
 800f014:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f016:	2340      	movs	r3, #64	; 0x40
 800f018:	2200      	movs	r2, #0
 800f01a:	2100      	movs	r1, #0
 800f01c:	6878      	ldr	r0, [r7, #4]
 800f01e:	f003 fe30 	bl	8012c82 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	2201      	movs	r2, #1
 800f026:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	2240      	movs	r2, #64	; 0x40
 800f02e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f032:	2340      	movs	r3, #64	; 0x40
 800f034:	2200      	movs	r2, #0
 800f036:	2180      	movs	r1, #128	; 0x80
 800f038:	6878      	ldr	r0, [r7, #4]
 800f03a:	f003 fe22 	bl	8012c82 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	2201      	movs	r2, #1
 800f042:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	2240      	movs	r2, #64	; 0x40
 800f048:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800f04a:	2300      	movs	r3, #0
}
 800f04c:	4618      	mov	r0, r3
 800f04e:	3708      	adds	r7, #8
 800f050:	46bd      	mov	sp, r7
 800f052:	bd80      	pop	{r7, pc}

0800f054 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800f054:	b480      	push	{r7}
 800f056:	b083      	sub	sp, #12
 800f058:	af00      	add	r7, sp, #0
 800f05a:	6078      	str	r0, [r7, #4]
 800f05c:	460b      	mov	r3, r1
 800f05e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	78fa      	ldrb	r2, [r7, #3]
 800f064:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800f066:	2300      	movs	r3, #0
}
 800f068:	4618      	mov	r0, r3
 800f06a:	370c      	adds	r7, #12
 800f06c:	46bd      	mov	sp, r7
 800f06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f072:	4770      	bx	lr

0800f074 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800f074:	b480      	push	{r7}
 800f076:	b083      	sub	sp, #12
 800f078:	af00      	add	r7, sp, #0
 800f07a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f082:	b2da      	uxtb	r2, r3
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	2204      	movs	r2, #4
 800f08e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800f092:	2300      	movs	r3, #0
}
 800f094:	4618      	mov	r0, r3
 800f096:	370c      	adds	r7, #12
 800f098:	46bd      	mov	sp, r7
 800f09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f09e:	4770      	bx	lr

0800f0a0 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800f0a0:	b480      	push	{r7}
 800f0a2:	b083      	sub	sp, #12
 800f0a4:	af00      	add	r7, sp, #0
 800f0a6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f0ae:	b2db      	uxtb	r3, r3
 800f0b0:	2b04      	cmp	r3, #4
 800f0b2:	d106      	bne.n	800f0c2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800f0ba:	b2da      	uxtb	r2, r3
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800f0c2:	2300      	movs	r3, #0
}
 800f0c4:	4618      	mov	r0, r3
 800f0c6:	370c      	adds	r7, #12
 800f0c8:	46bd      	mov	sp, r7
 800f0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0ce:	4770      	bx	lr

0800f0d0 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800f0d0:	b580      	push	{r7, lr}
 800f0d2:	b082      	sub	sp, #8
 800f0d4:	af00      	add	r7, sp, #0
 800f0d6:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d101      	bne.n	800f0e6 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800f0e2:	2303      	movs	r3, #3
 800f0e4:	e012      	b.n	800f10c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f0ec:	b2db      	uxtb	r3, r3
 800f0ee:	2b03      	cmp	r3, #3
 800f0f0:	d10b      	bne.n	800f10a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f0f8:	69db      	ldr	r3, [r3, #28]
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	d005      	beq.n	800f10a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f104:	69db      	ldr	r3, [r3, #28]
 800f106:	6878      	ldr	r0, [r7, #4]
 800f108:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f10a:	2300      	movs	r3, #0
}
 800f10c:	4618      	mov	r0, r3
 800f10e:	3708      	adds	r7, #8
 800f110:	46bd      	mov	sp, r7
 800f112:	bd80      	pop	{r7, pc}

0800f114 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800f114:	b580      	push	{r7, lr}
 800f116:	b082      	sub	sp, #8
 800f118:	af00      	add	r7, sp, #0
 800f11a:	6078      	str	r0, [r7, #4]
 800f11c:	460b      	mov	r3, r1
 800f11e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f126:	2b00      	cmp	r3, #0
 800f128:	d101      	bne.n	800f12e <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800f12a:	2303      	movs	r3, #3
 800f12c:	e014      	b.n	800f158 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f134:	b2db      	uxtb	r3, r3
 800f136:	2b03      	cmp	r3, #3
 800f138:	d10d      	bne.n	800f156 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f140:	6a1b      	ldr	r3, [r3, #32]
 800f142:	2b00      	cmp	r3, #0
 800f144:	d007      	beq.n	800f156 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f14c:	6a1b      	ldr	r3, [r3, #32]
 800f14e:	78fa      	ldrb	r2, [r7, #3]
 800f150:	4611      	mov	r1, r2
 800f152:	6878      	ldr	r0, [r7, #4]
 800f154:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f156:	2300      	movs	r3, #0
}
 800f158:	4618      	mov	r0, r3
 800f15a:	3708      	adds	r7, #8
 800f15c:	46bd      	mov	sp, r7
 800f15e:	bd80      	pop	{r7, pc}

0800f160 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800f160:	b580      	push	{r7, lr}
 800f162:	b082      	sub	sp, #8
 800f164:	af00      	add	r7, sp, #0
 800f166:	6078      	str	r0, [r7, #4]
 800f168:	460b      	mov	r3, r1
 800f16a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f172:	2b00      	cmp	r3, #0
 800f174:	d101      	bne.n	800f17a <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800f176:	2303      	movs	r3, #3
 800f178:	e014      	b.n	800f1a4 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f180:	b2db      	uxtb	r3, r3
 800f182:	2b03      	cmp	r3, #3
 800f184:	d10d      	bne.n	800f1a2 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f18c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d007      	beq.n	800f1a2 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f19a:	78fa      	ldrb	r2, [r7, #3]
 800f19c:	4611      	mov	r1, r2
 800f19e:	6878      	ldr	r0, [r7, #4]
 800f1a0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f1a2:	2300      	movs	r3, #0
}
 800f1a4:	4618      	mov	r0, r3
 800f1a6:	3708      	adds	r7, #8
 800f1a8:	46bd      	mov	sp, r7
 800f1aa:	bd80      	pop	{r7, pc}

0800f1ac <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800f1ac:	b480      	push	{r7}
 800f1ae:	b083      	sub	sp, #12
 800f1b0:	af00      	add	r7, sp, #0
 800f1b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f1b4:	2300      	movs	r3, #0
}
 800f1b6:	4618      	mov	r0, r3
 800f1b8:	370c      	adds	r7, #12
 800f1ba:	46bd      	mov	sp, r7
 800f1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1c0:	4770      	bx	lr

0800f1c2 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800f1c2:	b580      	push	{r7, lr}
 800f1c4:	b082      	sub	sp, #8
 800f1c6:	af00      	add	r7, sp, #0
 800f1c8:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	2201      	movs	r2, #1
 800f1ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	d009      	beq.n	800f1f0 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f1e2:	685b      	ldr	r3, [r3, #4]
 800f1e4:	687a      	ldr	r2, [r7, #4]
 800f1e6:	6852      	ldr	r2, [r2, #4]
 800f1e8:	b2d2      	uxtb	r2, r2
 800f1ea:	4611      	mov	r1, r2
 800f1ec:	6878      	ldr	r0, [r7, #4]
 800f1ee:	4798      	blx	r3
  }

  return USBD_OK;
 800f1f0:	2300      	movs	r3, #0
}
 800f1f2:	4618      	mov	r0, r3
 800f1f4:	3708      	adds	r7, #8
 800f1f6:	46bd      	mov	sp, r7
 800f1f8:	bd80      	pop	{r7, pc}

0800f1fa <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800f1fa:	b480      	push	{r7}
 800f1fc:	b087      	sub	sp, #28
 800f1fe:	af00      	add	r7, sp, #0
 800f200:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800f206:	697b      	ldr	r3, [r7, #20]
 800f208:	781b      	ldrb	r3, [r3, #0]
 800f20a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800f20c:	697b      	ldr	r3, [r7, #20]
 800f20e:	3301      	adds	r3, #1
 800f210:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800f212:	697b      	ldr	r3, [r7, #20]
 800f214:	781b      	ldrb	r3, [r3, #0]
 800f216:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800f218:	8a3b      	ldrh	r3, [r7, #16]
 800f21a:	021b      	lsls	r3, r3, #8
 800f21c:	b21a      	sxth	r2, r3
 800f21e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f222:	4313      	orrs	r3, r2
 800f224:	b21b      	sxth	r3, r3
 800f226:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800f228:	89fb      	ldrh	r3, [r7, #14]
}
 800f22a:	4618      	mov	r0, r3
 800f22c:	371c      	adds	r7, #28
 800f22e:	46bd      	mov	sp, r7
 800f230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f234:	4770      	bx	lr
	...

0800f238 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f238:	b580      	push	{r7, lr}
 800f23a:	b084      	sub	sp, #16
 800f23c:	af00      	add	r7, sp, #0
 800f23e:	6078      	str	r0, [r7, #4]
 800f240:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f242:	2300      	movs	r3, #0
 800f244:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f246:	683b      	ldr	r3, [r7, #0]
 800f248:	781b      	ldrb	r3, [r3, #0]
 800f24a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f24e:	2b40      	cmp	r3, #64	; 0x40
 800f250:	d005      	beq.n	800f25e <USBD_StdDevReq+0x26>
 800f252:	2b40      	cmp	r3, #64	; 0x40
 800f254:	d853      	bhi.n	800f2fe <USBD_StdDevReq+0xc6>
 800f256:	2b00      	cmp	r3, #0
 800f258:	d00b      	beq.n	800f272 <USBD_StdDevReq+0x3a>
 800f25a:	2b20      	cmp	r3, #32
 800f25c:	d14f      	bne.n	800f2fe <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f25e:	687b      	ldr	r3, [r7, #4]
 800f260:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f264:	689b      	ldr	r3, [r3, #8]
 800f266:	6839      	ldr	r1, [r7, #0]
 800f268:	6878      	ldr	r0, [r7, #4]
 800f26a:	4798      	blx	r3
 800f26c:	4603      	mov	r3, r0
 800f26e:	73fb      	strb	r3, [r7, #15]
      break;
 800f270:	e04a      	b.n	800f308 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f272:	683b      	ldr	r3, [r7, #0]
 800f274:	785b      	ldrb	r3, [r3, #1]
 800f276:	2b09      	cmp	r3, #9
 800f278:	d83b      	bhi.n	800f2f2 <USBD_StdDevReq+0xba>
 800f27a:	a201      	add	r2, pc, #4	; (adr r2, 800f280 <USBD_StdDevReq+0x48>)
 800f27c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f280:	0800f2d5 	.word	0x0800f2d5
 800f284:	0800f2e9 	.word	0x0800f2e9
 800f288:	0800f2f3 	.word	0x0800f2f3
 800f28c:	0800f2df 	.word	0x0800f2df
 800f290:	0800f2f3 	.word	0x0800f2f3
 800f294:	0800f2b3 	.word	0x0800f2b3
 800f298:	0800f2a9 	.word	0x0800f2a9
 800f29c:	0800f2f3 	.word	0x0800f2f3
 800f2a0:	0800f2cb 	.word	0x0800f2cb
 800f2a4:	0800f2bd 	.word	0x0800f2bd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800f2a8:	6839      	ldr	r1, [r7, #0]
 800f2aa:	6878      	ldr	r0, [r7, #4]
 800f2ac:	f000 f9de 	bl	800f66c <USBD_GetDescriptor>
          break;
 800f2b0:	e024      	b.n	800f2fc <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800f2b2:	6839      	ldr	r1, [r7, #0]
 800f2b4:	6878      	ldr	r0, [r7, #4]
 800f2b6:	f000 fb43 	bl	800f940 <USBD_SetAddress>
          break;
 800f2ba:	e01f      	b.n	800f2fc <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800f2bc:	6839      	ldr	r1, [r7, #0]
 800f2be:	6878      	ldr	r0, [r7, #4]
 800f2c0:	f000 fb82 	bl	800f9c8 <USBD_SetConfig>
 800f2c4:	4603      	mov	r3, r0
 800f2c6:	73fb      	strb	r3, [r7, #15]
          break;
 800f2c8:	e018      	b.n	800f2fc <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800f2ca:	6839      	ldr	r1, [r7, #0]
 800f2cc:	6878      	ldr	r0, [r7, #4]
 800f2ce:	f000 fc21 	bl	800fb14 <USBD_GetConfig>
          break;
 800f2d2:	e013      	b.n	800f2fc <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800f2d4:	6839      	ldr	r1, [r7, #0]
 800f2d6:	6878      	ldr	r0, [r7, #4]
 800f2d8:	f000 fc52 	bl	800fb80 <USBD_GetStatus>
          break;
 800f2dc:	e00e      	b.n	800f2fc <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800f2de:	6839      	ldr	r1, [r7, #0]
 800f2e0:	6878      	ldr	r0, [r7, #4]
 800f2e2:	f000 fc81 	bl	800fbe8 <USBD_SetFeature>
          break;
 800f2e6:	e009      	b.n	800f2fc <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800f2e8:	6839      	ldr	r1, [r7, #0]
 800f2ea:	6878      	ldr	r0, [r7, #4]
 800f2ec:	f000 fc90 	bl	800fc10 <USBD_ClrFeature>
          break;
 800f2f0:	e004      	b.n	800f2fc <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800f2f2:	6839      	ldr	r1, [r7, #0]
 800f2f4:	6878      	ldr	r0, [r7, #4]
 800f2f6:	f000 fce7 	bl	800fcc8 <USBD_CtlError>
          break;
 800f2fa:	bf00      	nop
      }
      break;
 800f2fc:	e004      	b.n	800f308 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800f2fe:	6839      	ldr	r1, [r7, #0]
 800f300:	6878      	ldr	r0, [r7, #4]
 800f302:	f000 fce1 	bl	800fcc8 <USBD_CtlError>
      break;
 800f306:	bf00      	nop
  }

  return ret;
 800f308:	7bfb      	ldrb	r3, [r7, #15]
}
 800f30a:	4618      	mov	r0, r3
 800f30c:	3710      	adds	r7, #16
 800f30e:	46bd      	mov	sp, r7
 800f310:	bd80      	pop	{r7, pc}
 800f312:	bf00      	nop

0800f314 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f314:	b580      	push	{r7, lr}
 800f316:	b084      	sub	sp, #16
 800f318:	af00      	add	r7, sp, #0
 800f31a:	6078      	str	r0, [r7, #4]
 800f31c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f31e:	2300      	movs	r3, #0
 800f320:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f322:	683b      	ldr	r3, [r7, #0]
 800f324:	781b      	ldrb	r3, [r3, #0]
 800f326:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f32a:	2b40      	cmp	r3, #64	; 0x40
 800f32c:	d005      	beq.n	800f33a <USBD_StdItfReq+0x26>
 800f32e:	2b40      	cmp	r3, #64	; 0x40
 800f330:	d82f      	bhi.n	800f392 <USBD_StdItfReq+0x7e>
 800f332:	2b00      	cmp	r3, #0
 800f334:	d001      	beq.n	800f33a <USBD_StdItfReq+0x26>
 800f336:	2b20      	cmp	r3, #32
 800f338:	d12b      	bne.n	800f392 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f340:	b2db      	uxtb	r3, r3
 800f342:	3b01      	subs	r3, #1
 800f344:	2b02      	cmp	r3, #2
 800f346:	d81d      	bhi.n	800f384 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f348:	683b      	ldr	r3, [r7, #0]
 800f34a:	889b      	ldrh	r3, [r3, #4]
 800f34c:	b2db      	uxtb	r3, r3
 800f34e:	2b01      	cmp	r3, #1
 800f350:	d813      	bhi.n	800f37a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f358:	689b      	ldr	r3, [r3, #8]
 800f35a:	6839      	ldr	r1, [r7, #0]
 800f35c:	6878      	ldr	r0, [r7, #4]
 800f35e:	4798      	blx	r3
 800f360:	4603      	mov	r3, r0
 800f362:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f364:	683b      	ldr	r3, [r7, #0]
 800f366:	88db      	ldrh	r3, [r3, #6]
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d110      	bne.n	800f38e <USBD_StdItfReq+0x7a>
 800f36c:	7bfb      	ldrb	r3, [r7, #15]
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d10d      	bne.n	800f38e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800f372:	6878      	ldr	r0, [r7, #4]
 800f374:	f000 fd73 	bl	800fe5e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800f378:	e009      	b.n	800f38e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800f37a:	6839      	ldr	r1, [r7, #0]
 800f37c:	6878      	ldr	r0, [r7, #4]
 800f37e:	f000 fca3 	bl	800fcc8 <USBD_CtlError>
          break;
 800f382:	e004      	b.n	800f38e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800f384:	6839      	ldr	r1, [r7, #0]
 800f386:	6878      	ldr	r0, [r7, #4]
 800f388:	f000 fc9e 	bl	800fcc8 <USBD_CtlError>
          break;
 800f38c:	e000      	b.n	800f390 <USBD_StdItfReq+0x7c>
          break;
 800f38e:	bf00      	nop
      }
      break;
 800f390:	e004      	b.n	800f39c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800f392:	6839      	ldr	r1, [r7, #0]
 800f394:	6878      	ldr	r0, [r7, #4]
 800f396:	f000 fc97 	bl	800fcc8 <USBD_CtlError>
      break;
 800f39a:	bf00      	nop
  }

  return ret;
 800f39c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f39e:	4618      	mov	r0, r3
 800f3a0:	3710      	adds	r7, #16
 800f3a2:	46bd      	mov	sp, r7
 800f3a4:	bd80      	pop	{r7, pc}

0800f3a6 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f3a6:	b580      	push	{r7, lr}
 800f3a8:	b084      	sub	sp, #16
 800f3aa:	af00      	add	r7, sp, #0
 800f3ac:	6078      	str	r0, [r7, #4]
 800f3ae:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800f3b0:	2300      	movs	r3, #0
 800f3b2:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800f3b4:	683b      	ldr	r3, [r7, #0]
 800f3b6:	889b      	ldrh	r3, [r3, #4]
 800f3b8:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f3ba:	683b      	ldr	r3, [r7, #0]
 800f3bc:	781b      	ldrb	r3, [r3, #0]
 800f3be:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f3c2:	2b40      	cmp	r3, #64	; 0x40
 800f3c4:	d007      	beq.n	800f3d6 <USBD_StdEPReq+0x30>
 800f3c6:	2b40      	cmp	r3, #64	; 0x40
 800f3c8:	f200 8145 	bhi.w	800f656 <USBD_StdEPReq+0x2b0>
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	d00c      	beq.n	800f3ea <USBD_StdEPReq+0x44>
 800f3d0:	2b20      	cmp	r3, #32
 800f3d2:	f040 8140 	bne.w	800f656 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f3dc:	689b      	ldr	r3, [r3, #8]
 800f3de:	6839      	ldr	r1, [r7, #0]
 800f3e0:	6878      	ldr	r0, [r7, #4]
 800f3e2:	4798      	blx	r3
 800f3e4:	4603      	mov	r3, r0
 800f3e6:	73fb      	strb	r3, [r7, #15]
      break;
 800f3e8:	e13a      	b.n	800f660 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f3ea:	683b      	ldr	r3, [r7, #0]
 800f3ec:	785b      	ldrb	r3, [r3, #1]
 800f3ee:	2b03      	cmp	r3, #3
 800f3f0:	d007      	beq.n	800f402 <USBD_StdEPReq+0x5c>
 800f3f2:	2b03      	cmp	r3, #3
 800f3f4:	f300 8129 	bgt.w	800f64a <USBD_StdEPReq+0x2a4>
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d07f      	beq.n	800f4fc <USBD_StdEPReq+0x156>
 800f3fc:	2b01      	cmp	r3, #1
 800f3fe:	d03c      	beq.n	800f47a <USBD_StdEPReq+0xd4>
 800f400:	e123      	b.n	800f64a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f408:	b2db      	uxtb	r3, r3
 800f40a:	2b02      	cmp	r3, #2
 800f40c:	d002      	beq.n	800f414 <USBD_StdEPReq+0x6e>
 800f40e:	2b03      	cmp	r3, #3
 800f410:	d016      	beq.n	800f440 <USBD_StdEPReq+0x9a>
 800f412:	e02c      	b.n	800f46e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f414:	7bbb      	ldrb	r3, [r7, #14]
 800f416:	2b00      	cmp	r3, #0
 800f418:	d00d      	beq.n	800f436 <USBD_StdEPReq+0x90>
 800f41a:	7bbb      	ldrb	r3, [r7, #14]
 800f41c:	2b80      	cmp	r3, #128	; 0x80
 800f41e:	d00a      	beq.n	800f436 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f420:	7bbb      	ldrb	r3, [r7, #14]
 800f422:	4619      	mov	r1, r3
 800f424:	6878      	ldr	r0, [r7, #4]
 800f426:	f003 fc71 	bl	8012d0c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f42a:	2180      	movs	r1, #128	; 0x80
 800f42c:	6878      	ldr	r0, [r7, #4]
 800f42e:	f003 fc6d 	bl	8012d0c <USBD_LL_StallEP>
 800f432:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f434:	e020      	b.n	800f478 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800f436:	6839      	ldr	r1, [r7, #0]
 800f438:	6878      	ldr	r0, [r7, #4]
 800f43a:	f000 fc45 	bl	800fcc8 <USBD_CtlError>
              break;
 800f43e:	e01b      	b.n	800f478 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f440:	683b      	ldr	r3, [r7, #0]
 800f442:	885b      	ldrh	r3, [r3, #2]
 800f444:	2b00      	cmp	r3, #0
 800f446:	d10e      	bne.n	800f466 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800f448:	7bbb      	ldrb	r3, [r7, #14]
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d00b      	beq.n	800f466 <USBD_StdEPReq+0xc0>
 800f44e:	7bbb      	ldrb	r3, [r7, #14]
 800f450:	2b80      	cmp	r3, #128	; 0x80
 800f452:	d008      	beq.n	800f466 <USBD_StdEPReq+0xc0>
 800f454:	683b      	ldr	r3, [r7, #0]
 800f456:	88db      	ldrh	r3, [r3, #6]
 800f458:	2b00      	cmp	r3, #0
 800f45a:	d104      	bne.n	800f466 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800f45c:	7bbb      	ldrb	r3, [r7, #14]
 800f45e:	4619      	mov	r1, r3
 800f460:	6878      	ldr	r0, [r7, #4]
 800f462:	f003 fc53 	bl	8012d0c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800f466:	6878      	ldr	r0, [r7, #4]
 800f468:	f000 fcf9 	bl	800fe5e <USBD_CtlSendStatus>

              break;
 800f46c:	e004      	b.n	800f478 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800f46e:	6839      	ldr	r1, [r7, #0]
 800f470:	6878      	ldr	r0, [r7, #4]
 800f472:	f000 fc29 	bl	800fcc8 <USBD_CtlError>
              break;
 800f476:	bf00      	nop
          }
          break;
 800f478:	e0ec      	b.n	800f654 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f480:	b2db      	uxtb	r3, r3
 800f482:	2b02      	cmp	r3, #2
 800f484:	d002      	beq.n	800f48c <USBD_StdEPReq+0xe6>
 800f486:	2b03      	cmp	r3, #3
 800f488:	d016      	beq.n	800f4b8 <USBD_StdEPReq+0x112>
 800f48a:	e030      	b.n	800f4ee <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f48c:	7bbb      	ldrb	r3, [r7, #14]
 800f48e:	2b00      	cmp	r3, #0
 800f490:	d00d      	beq.n	800f4ae <USBD_StdEPReq+0x108>
 800f492:	7bbb      	ldrb	r3, [r7, #14]
 800f494:	2b80      	cmp	r3, #128	; 0x80
 800f496:	d00a      	beq.n	800f4ae <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f498:	7bbb      	ldrb	r3, [r7, #14]
 800f49a:	4619      	mov	r1, r3
 800f49c:	6878      	ldr	r0, [r7, #4]
 800f49e:	f003 fc35 	bl	8012d0c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f4a2:	2180      	movs	r1, #128	; 0x80
 800f4a4:	6878      	ldr	r0, [r7, #4]
 800f4a6:	f003 fc31 	bl	8012d0c <USBD_LL_StallEP>
 800f4aa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f4ac:	e025      	b.n	800f4fa <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800f4ae:	6839      	ldr	r1, [r7, #0]
 800f4b0:	6878      	ldr	r0, [r7, #4]
 800f4b2:	f000 fc09 	bl	800fcc8 <USBD_CtlError>
              break;
 800f4b6:	e020      	b.n	800f4fa <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f4b8:	683b      	ldr	r3, [r7, #0]
 800f4ba:	885b      	ldrh	r3, [r3, #2]
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	d11b      	bne.n	800f4f8 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800f4c0:	7bbb      	ldrb	r3, [r7, #14]
 800f4c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f4c6:	2b00      	cmp	r3, #0
 800f4c8:	d004      	beq.n	800f4d4 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800f4ca:	7bbb      	ldrb	r3, [r7, #14]
 800f4cc:	4619      	mov	r1, r3
 800f4ce:	6878      	ldr	r0, [r7, #4]
 800f4d0:	f003 fc3b 	bl	8012d4a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800f4d4:	6878      	ldr	r0, [r7, #4]
 800f4d6:	f000 fcc2 	bl	800fe5e <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f4e0:	689b      	ldr	r3, [r3, #8]
 800f4e2:	6839      	ldr	r1, [r7, #0]
 800f4e4:	6878      	ldr	r0, [r7, #4]
 800f4e6:	4798      	blx	r3
 800f4e8:	4603      	mov	r3, r0
 800f4ea:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800f4ec:	e004      	b.n	800f4f8 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800f4ee:	6839      	ldr	r1, [r7, #0]
 800f4f0:	6878      	ldr	r0, [r7, #4]
 800f4f2:	f000 fbe9 	bl	800fcc8 <USBD_CtlError>
              break;
 800f4f6:	e000      	b.n	800f4fa <USBD_StdEPReq+0x154>
              break;
 800f4f8:	bf00      	nop
          }
          break;
 800f4fa:	e0ab      	b.n	800f654 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f502:	b2db      	uxtb	r3, r3
 800f504:	2b02      	cmp	r3, #2
 800f506:	d002      	beq.n	800f50e <USBD_StdEPReq+0x168>
 800f508:	2b03      	cmp	r3, #3
 800f50a:	d032      	beq.n	800f572 <USBD_StdEPReq+0x1cc>
 800f50c:	e097      	b.n	800f63e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f50e:	7bbb      	ldrb	r3, [r7, #14]
 800f510:	2b00      	cmp	r3, #0
 800f512:	d007      	beq.n	800f524 <USBD_StdEPReq+0x17e>
 800f514:	7bbb      	ldrb	r3, [r7, #14]
 800f516:	2b80      	cmp	r3, #128	; 0x80
 800f518:	d004      	beq.n	800f524 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800f51a:	6839      	ldr	r1, [r7, #0]
 800f51c:	6878      	ldr	r0, [r7, #4]
 800f51e:	f000 fbd3 	bl	800fcc8 <USBD_CtlError>
                break;
 800f522:	e091      	b.n	800f648 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f524:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f528:	2b00      	cmp	r3, #0
 800f52a:	da0b      	bge.n	800f544 <USBD_StdEPReq+0x19e>
 800f52c:	7bbb      	ldrb	r3, [r7, #14]
 800f52e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f532:	4613      	mov	r3, r2
 800f534:	009b      	lsls	r3, r3, #2
 800f536:	4413      	add	r3, r2
 800f538:	009b      	lsls	r3, r3, #2
 800f53a:	3310      	adds	r3, #16
 800f53c:	687a      	ldr	r2, [r7, #4]
 800f53e:	4413      	add	r3, r2
 800f540:	3304      	adds	r3, #4
 800f542:	e00b      	b.n	800f55c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f544:	7bbb      	ldrb	r3, [r7, #14]
 800f546:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f54a:	4613      	mov	r3, r2
 800f54c:	009b      	lsls	r3, r3, #2
 800f54e:	4413      	add	r3, r2
 800f550:	009b      	lsls	r3, r3, #2
 800f552:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800f556:	687a      	ldr	r2, [r7, #4]
 800f558:	4413      	add	r3, r2
 800f55a:	3304      	adds	r3, #4
 800f55c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800f55e:	68bb      	ldr	r3, [r7, #8]
 800f560:	2200      	movs	r2, #0
 800f562:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f564:	68bb      	ldr	r3, [r7, #8]
 800f566:	2202      	movs	r2, #2
 800f568:	4619      	mov	r1, r3
 800f56a:	6878      	ldr	r0, [r7, #4]
 800f56c:	f000 fc1d 	bl	800fdaa <USBD_CtlSendData>
              break;
 800f570:	e06a      	b.n	800f648 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800f572:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f576:	2b00      	cmp	r3, #0
 800f578:	da11      	bge.n	800f59e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f57a:	7bbb      	ldrb	r3, [r7, #14]
 800f57c:	f003 020f 	and.w	r2, r3, #15
 800f580:	6879      	ldr	r1, [r7, #4]
 800f582:	4613      	mov	r3, r2
 800f584:	009b      	lsls	r3, r3, #2
 800f586:	4413      	add	r3, r2
 800f588:	009b      	lsls	r3, r3, #2
 800f58a:	440b      	add	r3, r1
 800f58c:	3324      	adds	r3, #36	; 0x24
 800f58e:	881b      	ldrh	r3, [r3, #0]
 800f590:	2b00      	cmp	r3, #0
 800f592:	d117      	bne.n	800f5c4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800f594:	6839      	ldr	r1, [r7, #0]
 800f596:	6878      	ldr	r0, [r7, #4]
 800f598:	f000 fb96 	bl	800fcc8 <USBD_CtlError>
                  break;
 800f59c:	e054      	b.n	800f648 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800f59e:	7bbb      	ldrb	r3, [r7, #14]
 800f5a0:	f003 020f 	and.w	r2, r3, #15
 800f5a4:	6879      	ldr	r1, [r7, #4]
 800f5a6:	4613      	mov	r3, r2
 800f5a8:	009b      	lsls	r3, r3, #2
 800f5aa:	4413      	add	r3, r2
 800f5ac:	009b      	lsls	r3, r3, #2
 800f5ae:	440b      	add	r3, r1
 800f5b0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800f5b4:	881b      	ldrh	r3, [r3, #0]
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	d104      	bne.n	800f5c4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800f5ba:	6839      	ldr	r1, [r7, #0]
 800f5bc:	6878      	ldr	r0, [r7, #4]
 800f5be:	f000 fb83 	bl	800fcc8 <USBD_CtlError>
                  break;
 800f5c2:	e041      	b.n	800f648 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f5c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	da0b      	bge.n	800f5e4 <USBD_StdEPReq+0x23e>
 800f5cc:	7bbb      	ldrb	r3, [r7, #14]
 800f5ce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f5d2:	4613      	mov	r3, r2
 800f5d4:	009b      	lsls	r3, r3, #2
 800f5d6:	4413      	add	r3, r2
 800f5d8:	009b      	lsls	r3, r3, #2
 800f5da:	3310      	adds	r3, #16
 800f5dc:	687a      	ldr	r2, [r7, #4]
 800f5de:	4413      	add	r3, r2
 800f5e0:	3304      	adds	r3, #4
 800f5e2:	e00b      	b.n	800f5fc <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f5e4:	7bbb      	ldrb	r3, [r7, #14]
 800f5e6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f5ea:	4613      	mov	r3, r2
 800f5ec:	009b      	lsls	r3, r3, #2
 800f5ee:	4413      	add	r3, r2
 800f5f0:	009b      	lsls	r3, r3, #2
 800f5f2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800f5f6:	687a      	ldr	r2, [r7, #4]
 800f5f8:	4413      	add	r3, r2
 800f5fa:	3304      	adds	r3, #4
 800f5fc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f5fe:	7bbb      	ldrb	r3, [r7, #14]
 800f600:	2b00      	cmp	r3, #0
 800f602:	d002      	beq.n	800f60a <USBD_StdEPReq+0x264>
 800f604:	7bbb      	ldrb	r3, [r7, #14]
 800f606:	2b80      	cmp	r3, #128	; 0x80
 800f608:	d103      	bne.n	800f612 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800f60a:	68bb      	ldr	r3, [r7, #8]
 800f60c:	2200      	movs	r2, #0
 800f60e:	601a      	str	r2, [r3, #0]
 800f610:	e00e      	b.n	800f630 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800f612:	7bbb      	ldrb	r3, [r7, #14]
 800f614:	4619      	mov	r1, r3
 800f616:	6878      	ldr	r0, [r7, #4]
 800f618:	f003 fbb6 	bl	8012d88 <USBD_LL_IsStallEP>
 800f61c:	4603      	mov	r3, r0
 800f61e:	2b00      	cmp	r3, #0
 800f620:	d003      	beq.n	800f62a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800f622:	68bb      	ldr	r3, [r7, #8]
 800f624:	2201      	movs	r2, #1
 800f626:	601a      	str	r2, [r3, #0]
 800f628:	e002      	b.n	800f630 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800f62a:	68bb      	ldr	r3, [r7, #8]
 800f62c:	2200      	movs	r2, #0
 800f62e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f630:	68bb      	ldr	r3, [r7, #8]
 800f632:	2202      	movs	r2, #2
 800f634:	4619      	mov	r1, r3
 800f636:	6878      	ldr	r0, [r7, #4]
 800f638:	f000 fbb7 	bl	800fdaa <USBD_CtlSendData>
              break;
 800f63c:	e004      	b.n	800f648 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800f63e:	6839      	ldr	r1, [r7, #0]
 800f640:	6878      	ldr	r0, [r7, #4]
 800f642:	f000 fb41 	bl	800fcc8 <USBD_CtlError>
              break;
 800f646:	bf00      	nop
          }
          break;
 800f648:	e004      	b.n	800f654 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800f64a:	6839      	ldr	r1, [r7, #0]
 800f64c:	6878      	ldr	r0, [r7, #4]
 800f64e:	f000 fb3b 	bl	800fcc8 <USBD_CtlError>
          break;
 800f652:	bf00      	nop
      }
      break;
 800f654:	e004      	b.n	800f660 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800f656:	6839      	ldr	r1, [r7, #0]
 800f658:	6878      	ldr	r0, [r7, #4]
 800f65a:	f000 fb35 	bl	800fcc8 <USBD_CtlError>
      break;
 800f65e:	bf00      	nop
  }

  return ret;
 800f660:	7bfb      	ldrb	r3, [r7, #15]
}
 800f662:	4618      	mov	r0, r3
 800f664:	3710      	adds	r7, #16
 800f666:	46bd      	mov	sp, r7
 800f668:	bd80      	pop	{r7, pc}
	...

0800f66c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f66c:	b580      	push	{r7, lr}
 800f66e:	b084      	sub	sp, #16
 800f670:	af00      	add	r7, sp, #0
 800f672:	6078      	str	r0, [r7, #4]
 800f674:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f676:	2300      	movs	r3, #0
 800f678:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800f67a:	2300      	movs	r3, #0
 800f67c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800f67e:	2300      	movs	r3, #0
 800f680:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800f682:	683b      	ldr	r3, [r7, #0]
 800f684:	885b      	ldrh	r3, [r3, #2]
 800f686:	0a1b      	lsrs	r3, r3, #8
 800f688:	b29b      	uxth	r3, r3
 800f68a:	3b01      	subs	r3, #1
 800f68c:	2b06      	cmp	r3, #6
 800f68e:	f200 8128 	bhi.w	800f8e2 <USBD_GetDescriptor+0x276>
 800f692:	a201      	add	r2, pc, #4	; (adr r2, 800f698 <USBD_GetDescriptor+0x2c>)
 800f694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f698:	0800f6b5 	.word	0x0800f6b5
 800f69c:	0800f6cd 	.word	0x0800f6cd
 800f6a0:	0800f70d 	.word	0x0800f70d
 800f6a4:	0800f8e3 	.word	0x0800f8e3
 800f6a8:	0800f8e3 	.word	0x0800f8e3
 800f6ac:	0800f883 	.word	0x0800f883
 800f6b0:	0800f8af 	.word	0x0800f8af
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	687a      	ldr	r2, [r7, #4]
 800f6be:	7c12      	ldrb	r2, [r2, #16]
 800f6c0:	f107 0108 	add.w	r1, r7, #8
 800f6c4:	4610      	mov	r0, r2
 800f6c6:	4798      	blx	r3
 800f6c8:	60f8      	str	r0, [r7, #12]
      break;
 800f6ca:	e112      	b.n	800f8f2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	7c1b      	ldrb	r3, [r3, #16]
 800f6d0:	2b00      	cmp	r3, #0
 800f6d2:	d10d      	bne.n	800f6f0 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f6da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f6dc:	f107 0208 	add.w	r2, r7, #8
 800f6e0:	4610      	mov	r0, r2
 800f6e2:	4798      	blx	r3
 800f6e4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f6e6:	68fb      	ldr	r3, [r7, #12]
 800f6e8:	3301      	adds	r3, #1
 800f6ea:	2202      	movs	r2, #2
 800f6ec:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f6ee:	e100      	b.n	800f8f2 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f6f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f6f8:	f107 0208 	add.w	r2, r7, #8
 800f6fc:	4610      	mov	r0, r2
 800f6fe:	4798      	blx	r3
 800f700:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f702:	68fb      	ldr	r3, [r7, #12]
 800f704:	3301      	adds	r3, #1
 800f706:	2202      	movs	r2, #2
 800f708:	701a      	strb	r2, [r3, #0]
      break;
 800f70a:	e0f2      	b.n	800f8f2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f70c:	683b      	ldr	r3, [r7, #0]
 800f70e:	885b      	ldrh	r3, [r3, #2]
 800f710:	b2db      	uxtb	r3, r3
 800f712:	2b05      	cmp	r3, #5
 800f714:	f200 80ac 	bhi.w	800f870 <USBD_GetDescriptor+0x204>
 800f718:	a201      	add	r2, pc, #4	; (adr r2, 800f720 <USBD_GetDescriptor+0xb4>)
 800f71a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f71e:	bf00      	nop
 800f720:	0800f739 	.word	0x0800f739
 800f724:	0800f76d 	.word	0x0800f76d
 800f728:	0800f7a1 	.word	0x0800f7a1
 800f72c:	0800f7d5 	.word	0x0800f7d5
 800f730:	0800f809 	.word	0x0800f809
 800f734:	0800f83d 	.word	0x0800f83d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f73e:	685b      	ldr	r3, [r3, #4]
 800f740:	2b00      	cmp	r3, #0
 800f742:	d00b      	beq.n	800f75c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f74a:	685b      	ldr	r3, [r3, #4]
 800f74c:	687a      	ldr	r2, [r7, #4]
 800f74e:	7c12      	ldrb	r2, [r2, #16]
 800f750:	f107 0108 	add.w	r1, r7, #8
 800f754:	4610      	mov	r0, r2
 800f756:	4798      	blx	r3
 800f758:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f75a:	e091      	b.n	800f880 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f75c:	6839      	ldr	r1, [r7, #0]
 800f75e:	6878      	ldr	r0, [r7, #4]
 800f760:	f000 fab2 	bl	800fcc8 <USBD_CtlError>
            err++;
 800f764:	7afb      	ldrb	r3, [r7, #11]
 800f766:	3301      	adds	r3, #1
 800f768:	72fb      	strb	r3, [r7, #11]
          break;
 800f76a:	e089      	b.n	800f880 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f772:	689b      	ldr	r3, [r3, #8]
 800f774:	2b00      	cmp	r3, #0
 800f776:	d00b      	beq.n	800f790 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f77e:	689b      	ldr	r3, [r3, #8]
 800f780:	687a      	ldr	r2, [r7, #4]
 800f782:	7c12      	ldrb	r2, [r2, #16]
 800f784:	f107 0108 	add.w	r1, r7, #8
 800f788:	4610      	mov	r0, r2
 800f78a:	4798      	blx	r3
 800f78c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f78e:	e077      	b.n	800f880 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f790:	6839      	ldr	r1, [r7, #0]
 800f792:	6878      	ldr	r0, [r7, #4]
 800f794:	f000 fa98 	bl	800fcc8 <USBD_CtlError>
            err++;
 800f798:	7afb      	ldrb	r3, [r7, #11]
 800f79a:	3301      	adds	r3, #1
 800f79c:	72fb      	strb	r3, [r7, #11]
          break;
 800f79e:	e06f      	b.n	800f880 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f7a6:	68db      	ldr	r3, [r3, #12]
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d00b      	beq.n	800f7c4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f7b2:	68db      	ldr	r3, [r3, #12]
 800f7b4:	687a      	ldr	r2, [r7, #4]
 800f7b6:	7c12      	ldrb	r2, [r2, #16]
 800f7b8:	f107 0108 	add.w	r1, r7, #8
 800f7bc:	4610      	mov	r0, r2
 800f7be:	4798      	blx	r3
 800f7c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f7c2:	e05d      	b.n	800f880 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f7c4:	6839      	ldr	r1, [r7, #0]
 800f7c6:	6878      	ldr	r0, [r7, #4]
 800f7c8:	f000 fa7e 	bl	800fcc8 <USBD_CtlError>
            err++;
 800f7cc:	7afb      	ldrb	r3, [r7, #11]
 800f7ce:	3301      	adds	r3, #1
 800f7d0:	72fb      	strb	r3, [r7, #11]
          break;
 800f7d2:	e055      	b.n	800f880 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f7da:	691b      	ldr	r3, [r3, #16]
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	d00b      	beq.n	800f7f8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f7e6:	691b      	ldr	r3, [r3, #16]
 800f7e8:	687a      	ldr	r2, [r7, #4]
 800f7ea:	7c12      	ldrb	r2, [r2, #16]
 800f7ec:	f107 0108 	add.w	r1, r7, #8
 800f7f0:	4610      	mov	r0, r2
 800f7f2:	4798      	blx	r3
 800f7f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f7f6:	e043      	b.n	800f880 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f7f8:	6839      	ldr	r1, [r7, #0]
 800f7fa:	6878      	ldr	r0, [r7, #4]
 800f7fc:	f000 fa64 	bl	800fcc8 <USBD_CtlError>
            err++;
 800f800:	7afb      	ldrb	r3, [r7, #11]
 800f802:	3301      	adds	r3, #1
 800f804:	72fb      	strb	r3, [r7, #11]
          break;
 800f806:	e03b      	b.n	800f880 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f80e:	695b      	ldr	r3, [r3, #20]
 800f810:	2b00      	cmp	r3, #0
 800f812:	d00b      	beq.n	800f82c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f81a:	695b      	ldr	r3, [r3, #20]
 800f81c:	687a      	ldr	r2, [r7, #4]
 800f81e:	7c12      	ldrb	r2, [r2, #16]
 800f820:	f107 0108 	add.w	r1, r7, #8
 800f824:	4610      	mov	r0, r2
 800f826:	4798      	blx	r3
 800f828:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f82a:	e029      	b.n	800f880 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f82c:	6839      	ldr	r1, [r7, #0]
 800f82e:	6878      	ldr	r0, [r7, #4]
 800f830:	f000 fa4a 	bl	800fcc8 <USBD_CtlError>
            err++;
 800f834:	7afb      	ldrb	r3, [r7, #11]
 800f836:	3301      	adds	r3, #1
 800f838:	72fb      	strb	r3, [r7, #11]
          break;
 800f83a:	e021      	b.n	800f880 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f83c:	687b      	ldr	r3, [r7, #4]
 800f83e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f842:	699b      	ldr	r3, [r3, #24]
 800f844:	2b00      	cmp	r3, #0
 800f846:	d00b      	beq.n	800f860 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f84e:	699b      	ldr	r3, [r3, #24]
 800f850:	687a      	ldr	r2, [r7, #4]
 800f852:	7c12      	ldrb	r2, [r2, #16]
 800f854:	f107 0108 	add.w	r1, r7, #8
 800f858:	4610      	mov	r0, r2
 800f85a:	4798      	blx	r3
 800f85c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f85e:	e00f      	b.n	800f880 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800f860:	6839      	ldr	r1, [r7, #0]
 800f862:	6878      	ldr	r0, [r7, #4]
 800f864:	f000 fa30 	bl	800fcc8 <USBD_CtlError>
            err++;
 800f868:	7afb      	ldrb	r3, [r7, #11]
 800f86a:	3301      	adds	r3, #1
 800f86c:	72fb      	strb	r3, [r7, #11]
          break;
 800f86e:	e007      	b.n	800f880 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800f870:	6839      	ldr	r1, [r7, #0]
 800f872:	6878      	ldr	r0, [r7, #4]
 800f874:	f000 fa28 	bl	800fcc8 <USBD_CtlError>
          err++;
 800f878:	7afb      	ldrb	r3, [r7, #11]
 800f87a:	3301      	adds	r3, #1
 800f87c:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800f87e:	bf00      	nop
      }
      break;
 800f880:	e037      	b.n	800f8f2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	7c1b      	ldrb	r3, [r3, #16]
 800f886:	2b00      	cmp	r3, #0
 800f888:	d109      	bne.n	800f89e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f890:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f892:	f107 0208 	add.w	r2, r7, #8
 800f896:	4610      	mov	r0, r2
 800f898:	4798      	blx	r3
 800f89a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f89c:	e029      	b.n	800f8f2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800f89e:	6839      	ldr	r1, [r7, #0]
 800f8a0:	6878      	ldr	r0, [r7, #4]
 800f8a2:	f000 fa11 	bl	800fcc8 <USBD_CtlError>
        err++;
 800f8a6:	7afb      	ldrb	r3, [r7, #11]
 800f8a8:	3301      	adds	r3, #1
 800f8aa:	72fb      	strb	r3, [r7, #11]
      break;
 800f8ac:	e021      	b.n	800f8f2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	7c1b      	ldrb	r3, [r3, #16]
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	d10d      	bne.n	800f8d2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f8bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f8be:	f107 0208 	add.w	r2, r7, #8
 800f8c2:	4610      	mov	r0, r2
 800f8c4:	4798      	blx	r3
 800f8c6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f8c8:	68fb      	ldr	r3, [r7, #12]
 800f8ca:	3301      	adds	r3, #1
 800f8cc:	2207      	movs	r2, #7
 800f8ce:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f8d0:	e00f      	b.n	800f8f2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800f8d2:	6839      	ldr	r1, [r7, #0]
 800f8d4:	6878      	ldr	r0, [r7, #4]
 800f8d6:	f000 f9f7 	bl	800fcc8 <USBD_CtlError>
        err++;
 800f8da:	7afb      	ldrb	r3, [r7, #11]
 800f8dc:	3301      	adds	r3, #1
 800f8de:	72fb      	strb	r3, [r7, #11]
      break;
 800f8e0:	e007      	b.n	800f8f2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800f8e2:	6839      	ldr	r1, [r7, #0]
 800f8e4:	6878      	ldr	r0, [r7, #4]
 800f8e6:	f000 f9ef 	bl	800fcc8 <USBD_CtlError>
      err++;
 800f8ea:	7afb      	ldrb	r3, [r7, #11]
 800f8ec:	3301      	adds	r3, #1
 800f8ee:	72fb      	strb	r3, [r7, #11]
      break;
 800f8f0:	bf00      	nop
  }

  if (err != 0U)
 800f8f2:	7afb      	ldrb	r3, [r7, #11]
 800f8f4:	2b00      	cmp	r3, #0
 800f8f6:	d11e      	bne.n	800f936 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800f8f8:	683b      	ldr	r3, [r7, #0]
 800f8fa:	88db      	ldrh	r3, [r3, #6]
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d016      	beq.n	800f92e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800f900:	893b      	ldrh	r3, [r7, #8]
 800f902:	2b00      	cmp	r3, #0
 800f904:	d00e      	beq.n	800f924 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800f906:	683b      	ldr	r3, [r7, #0]
 800f908:	88da      	ldrh	r2, [r3, #6]
 800f90a:	893b      	ldrh	r3, [r7, #8]
 800f90c:	4293      	cmp	r3, r2
 800f90e:	bf28      	it	cs
 800f910:	4613      	movcs	r3, r2
 800f912:	b29b      	uxth	r3, r3
 800f914:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f916:	893b      	ldrh	r3, [r7, #8]
 800f918:	461a      	mov	r2, r3
 800f91a:	68f9      	ldr	r1, [r7, #12]
 800f91c:	6878      	ldr	r0, [r7, #4]
 800f91e:	f000 fa44 	bl	800fdaa <USBD_CtlSendData>
 800f922:	e009      	b.n	800f938 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800f924:	6839      	ldr	r1, [r7, #0]
 800f926:	6878      	ldr	r0, [r7, #4]
 800f928:	f000 f9ce 	bl	800fcc8 <USBD_CtlError>
 800f92c:	e004      	b.n	800f938 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800f92e:	6878      	ldr	r0, [r7, #4]
 800f930:	f000 fa95 	bl	800fe5e <USBD_CtlSendStatus>
 800f934:	e000      	b.n	800f938 <USBD_GetDescriptor+0x2cc>
    return;
 800f936:	bf00      	nop
  }
}
 800f938:	3710      	adds	r7, #16
 800f93a:	46bd      	mov	sp, r7
 800f93c:	bd80      	pop	{r7, pc}
 800f93e:	bf00      	nop

0800f940 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f940:	b580      	push	{r7, lr}
 800f942:	b084      	sub	sp, #16
 800f944:	af00      	add	r7, sp, #0
 800f946:	6078      	str	r0, [r7, #4]
 800f948:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f94a:	683b      	ldr	r3, [r7, #0]
 800f94c:	889b      	ldrh	r3, [r3, #4]
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d131      	bne.n	800f9b6 <USBD_SetAddress+0x76>
 800f952:	683b      	ldr	r3, [r7, #0]
 800f954:	88db      	ldrh	r3, [r3, #6]
 800f956:	2b00      	cmp	r3, #0
 800f958:	d12d      	bne.n	800f9b6 <USBD_SetAddress+0x76>
 800f95a:	683b      	ldr	r3, [r7, #0]
 800f95c:	885b      	ldrh	r3, [r3, #2]
 800f95e:	2b7f      	cmp	r3, #127	; 0x7f
 800f960:	d829      	bhi.n	800f9b6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f962:	683b      	ldr	r3, [r7, #0]
 800f964:	885b      	ldrh	r3, [r3, #2]
 800f966:	b2db      	uxtb	r3, r3
 800f968:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f96c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f974:	b2db      	uxtb	r3, r3
 800f976:	2b03      	cmp	r3, #3
 800f978:	d104      	bne.n	800f984 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800f97a:	6839      	ldr	r1, [r7, #0]
 800f97c:	6878      	ldr	r0, [r7, #4]
 800f97e:	f000 f9a3 	bl	800fcc8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f982:	e01d      	b.n	800f9c0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	7bfa      	ldrb	r2, [r7, #15]
 800f988:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f98c:	7bfb      	ldrb	r3, [r7, #15]
 800f98e:	4619      	mov	r1, r3
 800f990:	6878      	ldr	r0, [r7, #4]
 800f992:	f003 fa25 	bl	8012de0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800f996:	6878      	ldr	r0, [r7, #4]
 800f998:	f000 fa61 	bl	800fe5e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f99c:	7bfb      	ldrb	r3, [r7, #15]
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d004      	beq.n	800f9ac <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	2202      	movs	r2, #2
 800f9a6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f9aa:	e009      	b.n	800f9c0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	2201      	movs	r2, #1
 800f9b0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f9b4:	e004      	b.n	800f9c0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f9b6:	6839      	ldr	r1, [r7, #0]
 800f9b8:	6878      	ldr	r0, [r7, #4]
 800f9ba:	f000 f985 	bl	800fcc8 <USBD_CtlError>
  }
}
 800f9be:	bf00      	nop
 800f9c0:	bf00      	nop
 800f9c2:	3710      	adds	r7, #16
 800f9c4:	46bd      	mov	sp, r7
 800f9c6:	bd80      	pop	{r7, pc}

0800f9c8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f9c8:	b580      	push	{r7, lr}
 800f9ca:	b084      	sub	sp, #16
 800f9cc:	af00      	add	r7, sp, #0
 800f9ce:	6078      	str	r0, [r7, #4]
 800f9d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f9d2:	2300      	movs	r3, #0
 800f9d4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f9d6:	683b      	ldr	r3, [r7, #0]
 800f9d8:	885b      	ldrh	r3, [r3, #2]
 800f9da:	b2da      	uxtb	r2, r3
 800f9dc:	4b4c      	ldr	r3, [pc, #304]	; (800fb10 <USBD_SetConfig+0x148>)
 800f9de:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f9e0:	4b4b      	ldr	r3, [pc, #300]	; (800fb10 <USBD_SetConfig+0x148>)
 800f9e2:	781b      	ldrb	r3, [r3, #0]
 800f9e4:	2b01      	cmp	r3, #1
 800f9e6:	d905      	bls.n	800f9f4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800f9e8:	6839      	ldr	r1, [r7, #0]
 800f9ea:	6878      	ldr	r0, [r7, #4]
 800f9ec:	f000 f96c 	bl	800fcc8 <USBD_CtlError>
    return USBD_FAIL;
 800f9f0:	2303      	movs	r3, #3
 800f9f2:	e088      	b.n	800fb06 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f9fa:	b2db      	uxtb	r3, r3
 800f9fc:	2b02      	cmp	r3, #2
 800f9fe:	d002      	beq.n	800fa06 <USBD_SetConfig+0x3e>
 800fa00:	2b03      	cmp	r3, #3
 800fa02:	d025      	beq.n	800fa50 <USBD_SetConfig+0x88>
 800fa04:	e071      	b.n	800faea <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800fa06:	4b42      	ldr	r3, [pc, #264]	; (800fb10 <USBD_SetConfig+0x148>)
 800fa08:	781b      	ldrb	r3, [r3, #0]
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d01c      	beq.n	800fa48 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800fa0e:	4b40      	ldr	r3, [pc, #256]	; (800fb10 <USBD_SetConfig+0x148>)
 800fa10:	781b      	ldrb	r3, [r3, #0]
 800fa12:	461a      	mov	r2, r3
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800fa18:	4b3d      	ldr	r3, [pc, #244]	; (800fb10 <USBD_SetConfig+0x148>)
 800fa1a:	781b      	ldrb	r3, [r3, #0]
 800fa1c:	4619      	mov	r1, r3
 800fa1e:	6878      	ldr	r0, [r7, #4]
 800fa20:	f7ff f948 	bl	800ecb4 <USBD_SetClassConfig>
 800fa24:	4603      	mov	r3, r0
 800fa26:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800fa28:	7bfb      	ldrb	r3, [r7, #15]
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d004      	beq.n	800fa38 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800fa2e:	6839      	ldr	r1, [r7, #0]
 800fa30:	6878      	ldr	r0, [r7, #4]
 800fa32:	f000 f949 	bl	800fcc8 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800fa36:	e065      	b.n	800fb04 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800fa38:	6878      	ldr	r0, [r7, #4]
 800fa3a:	f000 fa10 	bl	800fe5e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	2203      	movs	r2, #3
 800fa42:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800fa46:	e05d      	b.n	800fb04 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800fa48:	6878      	ldr	r0, [r7, #4]
 800fa4a:	f000 fa08 	bl	800fe5e <USBD_CtlSendStatus>
      break;
 800fa4e:	e059      	b.n	800fb04 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800fa50:	4b2f      	ldr	r3, [pc, #188]	; (800fb10 <USBD_SetConfig+0x148>)
 800fa52:	781b      	ldrb	r3, [r3, #0]
 800fa54:	2b00      	cmp	r3, #0
 800fa56:	d112      	bne.n	800fa7e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	2202      	movs	r2, #2
 800fa5c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800fa60:	4b2b      	ldr	r3, [pc, #172]	; (800fb10 <USBD_SetConfig+0x148>)
 800fa62:	781b      	ldrb	r3, [r3, #0]
 800fa64:	461a      	mov	r2, r3
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800fa6a:	4b29      	ldr	r3, [pc, #164]	; (800fb10 <USBD_SetConfig+0x148>)
 800fa6c:	781b      	ldrb	r3, [r3, #0]
 800fa6e:	4619      	mov	r1, r3
 800fa70:	6878      	ldr	r0, [r7, #4]
 800fa72:	f7ff f93b 	bl	800ecec <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800fa76:	6878      	ldr	r0, [r7, #4]
 800fa78:	f000 f9f1 	bl	800fe5e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800fa7c:	e042      	b.n	800fb04 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800fa7e:	4b24      	ldr	r3, [pc, #144]	; (800fb10 <USBD_SetConfig+0x148>)
 800fa80:	781b      	ldrb	r3, [r3, #0]
 800fa82:	461a      	mov	r2, r3
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	685b      	ldr	r3, [r3, #4]
 800fa88:	429a      	cmp	r2, r3
 800fa8a:	d02a      	beq.n	800fae2 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	685b      	ldr	r3, [r3, #4]
 800fa90:	b2db      	uxtb	r3, r3
 800fa92:	4619      	mov	r1, r3
 800fa94:	6878      	ldr	r0, [r7, #4]
 800fa96:	f7ff f929 	bl	800ecec <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800fa9a:	4b1d      	ldr	r3, [pc, #116]	; (800fb10 <USBD_SetConfig+0x148>)
 800fa9c:	781b      	ldrb	r3, [r3, #0]
 800fa9e:	461a      	mov	r2, r3
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800faa4:	4b1a      	ldr	r3, [pc, #104]	; (800fb10 <USBD_SetConfig+0x148>)
 800faa6:	781b      	ldrb	r3, [r3, #0]
 800faa8:	4619      	mov	r1, r3
 800faaa:	6878      	ldr	r0, [r7, #4]
 800faac:	f7ff f902 	bl	800ecb4 <USBD_SetClassConfig>
 800fab0:	4603      	mov	r3, r0
 800fab2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800fab4:	7bfb      	ldrb	r3, [r7, #15]
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d00f      	beq.n	800fada <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800faba:	6839      	ldr	r1, [r7, #0]
 800fabc:	6878      	ldr	r0, [r7, #4]
 800fabe:	f000 f903 	bl	800fcc8 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	685b      	ldr	r3, [r3, #4]
 800fac6:	b2db      	uxtb	r3, r3
 800fac8:	4619      	mov	r1, r3
 800faca:	6878      	ldr	r0, [r7, #4]
 800facc:	f7ff f90e 	bl	800ecec <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	2202      	movs	r2, #2
 800fad4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800fad8:	e014      	b.n	800fb04 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800fada:	6878      	ldr	r0, [r7, #4]
 800fadc:	f000 f9bf 	bl	800fe5e <USBD_CtlSendStatus>
      break;
 800fae0:	e010      	b.n	800fb04 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800fae2:	6878      	ldr	r0, [r7, #4]
 800fae4:	f000 f9bb 	bl	800fe5e <USBD_CtlSendStatus>
      break;
 800fae8:	e00c      	b.n	800fb04 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800faea:	6839      	ldr	r1, [r7, #0]
 800faec:	6878      	ldr	r0, [r7, #4]
 800faee:	f000 f8eb 	bl	800fcc8 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800faf2:	4b07      	ldr	r3, [pc, #28]	; (800fb10 <USBD_SetConfig+0x148>)
 800faf4:	781b      	ldrb	r3, [r3, #0]
 800faf6:	4619      	mov	r1, r3
 800faf8:	6878      	ldr	r0, [r7, #4]
 800fafa:	f7ff f8f7 	bl	800ecec <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800fafe:	2303      	movs	r3, #3
 800fb00:	73fb      	strb	r3, [r7, #15]
      break;
 800fb02:	bf00      	nop
  }

  return ret;
 800fb04:	7bfb      	ldrb	r3, [r7, #15]
}
 800fb06:	4618      	mov	r0, r3
 800fb08:	3710      	adds	r7, #16
 800fb0a:	46bd      	mov	sp, r7
 800fb0c:	bd80      	pop	{r7, pc}
 800fb0e:	bf00      	nop
 800fb10:	2000064e 	.word	0x2000064e

0800fb14 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fb14:	b580      	push	{r7, lr}
 800fb16:	b082      	sub	sp, #8
 800fb18:	af00      	add	r7, sp, #0
 800fb1a:	6078      	str	r0, [r7, #4]
 800fb1c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800fb1e:	683b      	ldr	r3, [r7, #0]
 800fb20:	88db      	ldrh	r3, [r3, #6]
 800fb22:	2b01      	cmp	r3, #1
 800fb24:	d004      	beq.n	800fb30 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800fb26:	6839      	ldr	r1, [r7, #0]
 800fb28:	6878      	ldr	r0, [r7, #4]
 800fb2a:	f000 f8cd 	bl	800fcc8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800fb2e:	e023      	b.n	800fb78 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fb36:	b2db      	uxtb	r3, r3
 800fb38:	2b02      	cmp	r3, #2
 800fb3a:	dc02      	bgt.n	800fb42 <USBD_GetConfig+0x2e>
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	dc03      	bgt.n	800fb48 <USBD_GetConfig+0x34>
 800fb40:	e015      	b.n	800fb6e <USBD_GetConfig+0x5a>
 800fb42:	2b03      	cmp	r3, #3
 800fb44:	d00b      	beq.n	800fb5e <USBD_GetConfig+0x4a>
 800fb46:	e012      	b.n	800fb6e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	2200      	movs	r2, #0
 800fb4c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	3308      	adds	r3, #8
 800fb52:	2201      	movs	r2, #1
 800fb54:	4619      	mov	r1, r3
 800fb56:	6878      	ldr	r0, [r7, #4]
 800fb58:	f000 f927 	bl	800fdaa <USBD_CtlSendData>
        break;
 800fb5c:	e00c      	b.n	800fb78 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	3304      	adds	r3, #4
 800fb62:	2201      	movs	r2, #1
 800fb64:	4619      	mov	r1, r3
 800fb66:	6878      	ldr	r0, [r7, #4]
 800fb68:	f000 f91f 	bl	800fdaa <USBD_CtlSendData>
        break;
 800fb6c:	e004      	b.n	800fb78 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800fb6e:	6839      	ldr	r1, [r7, #0]
 800fb70:	6878      	ldr	r0, [r7, #4]
 800fb72:	f000 f8a9 	bl	800fcc8 <USBD_CtlError>
        break;
 800fb76:	bf00      	nop
}
 800fb78:	bf00      	nop
 800fb7a:	3708      	adds	r7, #8
 800fb7c:	46bd      	mov	sp, r7
 800fb7e:	bd80      	pop	{r7, pc}

0800fb80 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fb80:	b580      	push	{r7, lr}
 800fb82:	b082      	sub	sp, #8
 800fb84:	af00      	add	r7, sp, #0
 800fb86:	6078      	str	r0, [r7, #4]
 800fb88:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fb90:	b2db      	uxtb	r3, r3
 800fb92:	3b01      	subs	r3, #1
 800fb94:	2b02      	cmp	r3, #2
 800fb96:	d81e      	bhi.n	800fbd6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800fb98:	683b      	ldr	r3, [r7, #0]
 800fb9a:	88db      	ldrh	r3, [r3, #6]
 800fb9c:	2b02      	cmp	r3, #2
 800fb9e:	d004      	beq.n	800fbaa <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800fba0:	6839      	ldr	r1, [r7, #0]
 800fba2:	6878      	ldr	r0, [r7, #4]
 800fba4:	f000 f890 	bl	800fcc8 <USBD_CtlError>
        break;
 800fba8:	e01a      	b.n	800fbe0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	2201      	movs	r2, #1
 800fbae:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d005      	beq.n	800fbc6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	68db      	ldr	r3, [r3, #12]
 800fbbe:	f043 0202 	orr.w	r2, r3, #2
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	330c      	adds	r3, #12
 800fbca:	2202      	movs	r2, #2
 800fbcc:	4619      	mov	r1, r3
 800fbce:	6878      	ldr	r0, [r7, #4]
 800fbd0:	f000 f8eb 	bl	800fdaa <USBD_CtlSendData>
      break;
 800fbd4:	e004      	b.n	800fbe0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800fbd6:	6839      	ldr	r1, [r7, #0]
 800fbd8:	6878      	ldr	r0, [r7, #4]
 800fbda:	f000 f875 	bl	800fcc8 <USBD_CtlError>
      break;
 800fbde:	bf00      	nop
  }
}
 800fbe0:	bf00      	nop
 800fbe2:	3708      	adds	r7, #8
 800fbe4:	46bd      	mov	sp, r7
 800fbe6:	bd80      	pop	{r7, pc}

0800fbe8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fbe8:	b580      	push	{r7, lr}
 800fbea:	b082      	sub	sp, #8
 800fbec:	af00      	add	r7, sp, #0
 800fbee:	6078      	str	r0, [r7, #4]
 800fbf0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fbf2:	683b      	ldr	r3, [r7, #0]
 800fbf4:	885b      	ldrh	r3, [r3, #2]
 800fbf6:	2b01      	cmp	r3, #1
 800fbf8:	d106      	bne.n	800fc08 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	2201      	movs	r2, #1
 800fbfe:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800fc02:	6878      	ldr	r0, [r7, #4]
 800fc04:	f000 f92b 	bl	800fe5e <USBD_CtlSendStatus>
  }
}
 800fc08:	bf00      	nop
 800fc0a:	3708      	adds	r7, #8
 800fc0c:	46bd      	mov	sp, r7
 800fc0e:	bd80      	pop	{r7, pc}

0800fc10 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fc10:	b580      	push	{r7, lr}
 800fc12:	b082      	sub	sp, #8
 800fc14:	af00      	add	r7, sp, #0
 800fc16:	6078      	str	r0, [r7, #4]
 800fc18:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fc20:	b2db      	uxtb	r3, r3
 800fc22:	3b01      	subs	r3, #1
 800fc24:	2b02      	cmp	r3, #2
 800fc26:	d80b      	bhi.n	800fc40 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fc28:	683b      	ldr	r3, [r7, #0]
 800fc2a:	885b      	ldrh	r3, [r3, #2]
 800fc2c:	2b01      	cmp	r3, #1
 800fc2e:	d10c      	bne.n	800fc4a <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	2200      	movs	r2, #0
 800fc34:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800fc38:	6878      	ldr	r0, [r7, #4]
 800fc3a:	f000 f910 	bl	800fe5e <USBD_CtlSendStatus>
      }
      break;
 800fc3e:	e004      	b.n	800fc4a <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800fc40:	6839      	ldr	r1, [r7, #0]
 800fc42:	6878      	ldr	r0, [r7, #4]
 800fc44:	f000 f840 	bl	800fcc8 <USBD_CtlError>
      break;
 800fc48:	e000      	b.n	800fc4c <USBD_ClrFeature+0x3c>
      break;
 800fc4a:	bf00      	nop
  }
}
 800fc4c:	bf00      	nop
 800fc4e:	3708      	adds	r7, #8
 800fc50:	46bd      	mov	sp, r7
 800fc52:	bd80      	pop	{r7, pc}

0800fc54 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800fc54:	b580      	push	{r7, lr}
 800fc56:	b084      	sub	sp, #16
 800fc58:	af00      	add	r7, sp, #0
 800fc5a:	6078      	str	r0, [r7, #4]
 800fc5c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800fc5e:	683b      	ldr	r3, [r7, #0]
 800fc60:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800fc62:	68fb      	ldr	r3, [r7, #12]
 800fc64:	781a      	ldrb	r2, [r3, #0]
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800fc6a:	68fb      	ldr	r3, [r7, #12]
 800fc6c:	3301      	adds	r3, #1
 800fc6e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800fc70:	68fb      	ldr	r3, [r7, #12]
 800fc72:	781a      	ldrb	r2, [r3, #0]
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800fc78:	68fb      	ldr	r3, [r7, #12]
 800fc7a:	3301      	adds	r3, #1
 800fc7c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800fc7e:	68f8      	ldr	r0, [r7, #12]
 800fc80:	f7ff fabb 	bl	800f1fa <SWAPBYTE>
 800fc84:	4603      	mov	r3, r0
 800fc86:	461a      	mov	r2, r3
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800fc8c:	68fb      	ldr	r3, [r7, #12]
 800fc8e:	3301      	adds	r3, #1
 800fc90:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fc92:	68fb      	ldr	r3, [r7, #12]
 800fc94:	3301      	adds	r3, #1
 800fc96:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800fc98:	68f8      	ldr	r0, [r7, #12]
 800fc9a:	f7ff faae 	bl	800f1fa <SWAPBYTE>
 800fc9e:	4603      	mov	r3, r0
 800fca0:	461a      	mov	r2, r3
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800fca6:	68fb      	ldr	r3, [r7, #12]
 800fca8:	3301      	adds	r3, #1
 800fcaa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fcac:	68fb      	ldr	r3, [r7, #12]
 800fcae:	3301      	adds	r3, #1
 800fcb0:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800fcb2:	68f8      	ldr	r0, [r7, #12]
 800fcb4:	f7ff faa1 	bl	800f1fa <SWAPBYTE>
 800fcb8:	4603      	mov	r3, r0
 800fcba:	461a      	mov	r2, r3
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	80da      	strh	r2, [r3, #6]
}
 800fcc0:	bf00      	nop
 800fcc2:	3710      	adds	r7, #16
 800fcc4:	46bd      	mov	sp, r7
 800fcc6:	bd80      	pop	{r7, pc}

0800fcc8 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fcc8:	b580      	push	{r7, lr}
 800fcca:	b082      	sub	sp, #8
 800fccc:	af00      	add	r7, sp, #0
 800fcce:	6078      	str	r0, [r7, #4]
 800fcd0:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800fcd2:	2180      	movs	r1, #128	; 0x80
 800fcd4:	6878      	ldr	r0, [r7, #4]
 800fcd6:	f003 f819 	bl	8012d0c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800fcda:	2100      	movs	r1, #0
 800fcdc:	6878      	ldr	r0, [r7, #4]
 800fcde:	f003 f815 	bl	8012d0c <USBD_LL_StallEP>
}
 800fce2:	bf00      	nop
 800fce4:	3708      	adds	r7, #8
 800fce6:	46bd      	mov	sp, r7
 800fce8:	bd80      	pop	{r7, pc}

0800fcea <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800fcea:	b580      	push	{r7, lr}
 800fcec:	b086      	sub	sp, #24
 800fcee:	af00      	add	r7, sp, #0
 800fcf0:	60f8      	str	r0, [r7, #12]
 800fcf2:	60b9      	str	r1, [r7, #8]
 800fcf4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800fcf6:	2300      	movs	r3, #0
 800fcf8:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800fcfa:	68fb      	ldr	r3, [r7, #12]
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d036      	beq.n	800fd6e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800fd00:	68fb      	ldr	r3, [r7, #12]
 800fd02:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800fd04:	6938      	ldr	r0, [r7, #16]
 800fd06:	f000 f836 	bl	800fd76 <USBD_GetLen>
 800fd0a:	4603      	mov	r3, r0
 800fd0c:	3301      	adds	r3, #1
 800fd0e:	b29b      	uxth	r3, r3
 800fd10:	005b      	lsls	r3, r3, #1
 800fd12:	b29a      	uxth	r2, r3
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800fd18:	7dfb      	ldrb	r3, [r7, #23]
 800fd1a:	68ba      	ldr	r2, [r7, #8]
 800fd1c:	4413      	add	r3, r2
 800fd1e:	687a      	ldr	r2, [r7, #4]
 800fd20:	7812      	ldrb	r2, [r2, #0]
 800fd22:	701a      	strb	r2, [r3, #0]
  idx++;
 800fd24:	7dfb      	ldrb	r3, [r7, #23]
 800fd26:	3301      	adds	r3, #1
 800fd28:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800fd2a:	7dfb      	ldrb	r3, [r7, #23]
 800fd2c:	68ba      	ldr	r2, [r7, #8]
 800fd2e:	4413      	add	r3, r2
 800fd30:	2203      	movs	r2, #3
 800fd32:	701a      	strb	r2, [r3, #0]
  idx++;
 800fd34:	7dfb      	ldrb	r3, [r7, #23]
 800fd36:	3301      	adds	r3, #1
 800fd38:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800fd3a:	e013      	b.n	800fd64 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800fd3c:	7dfb      	ldrb	r3, [r7, #23]
 800fd3e:	68ba      	ldr	r2, [r7, #8]
 800fd40:	4413      	add	r3, r2
 800fd42:	693a      	ldr	r2, [r7, #16]
 800fd44:	7812      	ldrb	r2, [r2, #0]
 800fd46:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800fd48:	693b      	ldr	r3, [r7, #16]
 800fd4a:	3301      	adds	r3, #1
 800fd4c:	613b      	str	r3, [r7, #16]
    idx++;
 800fd4e:	7dfb      	ldrb	r3, [r7, #23]
 800fd50:	3301      	adds	r3, #1
 800fd52:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800fd54:	7dfb      	ldrb	r3, [r7, #23]
 800fd56:	68ba      	ldr	r2, [r7, #8]
 800fd58:	4413      	add	r3, r2
 800fd5a:	2200      	movs	r2, #0
 800fd5c:	701a      	strb	r2, [r3, #0]
    idx++;
 800fd5e:	7dfb      	ldrb	r3, [r7, #23]
 800fd60:	3301      	adds	r3, #1
 800fd62:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800fd64:	693b      	ldr	r3, [r7, #16]
 800fd66:	781b      	ldrb	r3, [r3, #0]
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	d1e7      	bne.n	800fd3c <USBD_GetString+0x52>
 800fd6c:	e000      	b.n	800fd70 <USBD_GetString+0x86>
    return;
 800fd6e:	bf00      	nop
  }
}
 800fd70:	3718      	adds	r7, #24
 800fd72:	46bd      	mov	sp, r7
 800fd74:	bd80      	pop	{r7, pc}

0800fd76 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800fd76:	b480      	push	{r7}
 800fd78:	b085      	sub	sp, #20
 800fd7a:	af00      	add	r7, sp, #0
 800fd7c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800fd7e:	2300      	movs	r3, #0
 800fd80:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800fd86:	e005      	b.n	800fd94 <USBD_GetLen+0x1e>
  {
    len++;
 800fd88:	7bfb      	ldrb	r3, [r7, #15]
 800fd8a:	3301      	adds	r3, #1
 800fd8c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800fd8e:	68bb      	ldr	r3, [r7, #8]
 800fd90:	3301      	adds	r3, #1
 800fd92:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800fd94:	68bb      	ldr	r3, [r7, #8]
 800fd96:	781b      	ldrb	r3, [r3, #0]
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	d1f5      	bne.n	800fd88 <USBD_GetLen+0x12>
  }

  return len;
 800fd9c:	7bfb      	ldrb	r3, [r7, #15]
}
 800fd9e:	4618      	mov	r0, r3
 800fda0:	3714      	adds	r7, #20
 800fda2:	46bd      	mov	sp, r7
 800fda4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fda8:	4770      	bx	lr

0800fdaa <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800fdaa:	b580      	push	{r7, lr}
 800fdac:	b084      	sub	sp, #16
 800fdae:	af00      	add	r7, sp, #0
 800fdb0:	60f8      	str	r0, [r7, #12]
 800fdb2:	60b9      	str	r1, [r7, #8]
 800fdb4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	2202      	movs	r2, #2
 800fdba:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	687a      	ldr	r2, [r7, #4]
 800fdc2:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800fdc4:	68fb      	ldr	r3, [r7, #12]
 800fdc6:	687a      	ldr	r2, [r7, #4]
 800fdc8:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	68ba      	ldr	r2, [r7, #8]
 800fdce:	2100      	movs	r1, #0
 800fdd0:	68f8      	ldr	r0, [r7, #12]
 800fdd2:	f003 f824 	bl	8012e1e <USBD_LL_Transmit>

  return USBD_OK;
 800fdd6:	2300      	movs	r3, #0
}
 800fdd8:	4618      	mov	r0, r3
 800fdda:	3710      	adds	r7, #16
 800fddc:	46bd      	mov	sp, r7
 800fdde:	bd80      	pop	{r7, pc}

0800fde0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800fde0:	b580      	push	{r7, lr}
 800fde2:	b084      	sub	sp, #16
 800fde4:	af00      	add	r7, sp, #0
 800fde6:	60f8      	str	r0, [r7, #12]
 800fde8:	60b9      	str	r1, [r7, #8]
 800fdea:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	68ba      	ldr	r2, [r7, #8]
 800fdf0:	2100      	movs	r1, #0
 800fdf2:	68f8      	ldr	r0, [r7, #12]
 800fdf4:	f003 f813 	bl	8012e1e <USBD_LL_Transmit>

  return USBD_OK;
 800fdf8:	2300      	movs	r3, #0
}
 800fdfa:	4618      	mov	r0, r3
 800fdfc:	3710      	adds	r7, #16
 800fdfe:	46bd      	mov	sp, r7
 800fe00:	bd80      	pop	{r7, pc}

0800fe02 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800fe02:	b580      	push	{r7, lr}
 800fe04:	b084      	sub	sp, #16
 800fe06:	af00      	add	r7, sp, #0
 800fe08:	60f8      	str	r0, [r7, #12]
 800fe0a:	60b9      	str	r1, [r7, #8]
 800fe0c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800fe0e:	68fb      	ldr	r3, [r7, #12]
 800fe10:	2203      	movs	r2, #3
 800fe12:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800fe16:	68fb      	ldr	r3, [r7, #12]
 800fe18:	687a      	ldr	r2, [r7, #4]
 800fe1a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800fe1e:	68fb      	ldr	r3, [r7, #12]
 800fe20:	687a      	ldr	r2, [r7, #4]
 800fe22:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	68ba      	ldr	r2, [r7, #8]
 800fe2a:	2100      	movs	r1, #0
 800fe2c:	68f8      	ldr	r0, [r7, #12]
 800fe2e:	f003 f817 	bl	8012e60 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fe32:	2300      	movs	r3, #0
}
 800fe34:	4618      	mov	r0, r3
 800fe36:	3710      	adds	r7, #16
 800fe38:	46bd      	mov	sp, r7
 800fe3a:	bd80      	pop	{r7, pc}

0800fe3c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800fe3c:	b580      	push	{r7, lr}
 800fe3e:	b084      	sub	sp, #16
 800fe40:	af00      	add	r7, sp, #0
 800fe42:	60f8      	str	r0, [r7, #12]
 800fe44:	60b9      	str	r1, [r7, #8]
 800fe46:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	68ba      	ldr	r2, [r7, #8]
 800fe4c:	2100      	movs	r1, #0
 800fe4e:	68f8      	ldr	r0, [r7, #12]
 800fe50:	f003 f806 	bl	8012e60 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fe54:	2300      	movs	r3, #0
}
 800fe56:	4618      	mov	r0, r3
 800fe58:	3710      	adds	r7, #16
 800fe5a:	46bd      	mov	sp, r7
 800fe5c:	bd80      	pop	{r7, pc}

0800fe5e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800fe5e:	b580      	push	{r7, lr}
 800fe60:	b082      	sub	sp, #8
 800fe62:	af00      	add	r7, sp, #0
 800fe64:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	2204      	movs	r2, #4
 800fe6a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800fe6e:	2300      	movs	r3, #0
 800fe70:	2200      	movs	r2, #0
 800fe72:	2100      	movs	r1, #0
 800fe74:	6878      	ldr	r0, [r7, #4]
 800fe76:	f002 ffd2 	bl	8012e1e <USBD_LL_Transmit>

  return USBD_OK;
 800fe7a:	2300      	movs	r3, #0
}
 800fe7c:	4618      	mov	r0, r3
 800fe7e:	3708      	adds	r7, #8
 800fe80:	46bd      	mov	sp, r7
 800fe82:	bd80      	pop	{r7, pc}

0800fe84 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800fe84:	b580      	push	{r7, lr}
 800fe86:	b082      	sub	sp, #8
 800fe88:	af00      	add	r7, sp, #0
 800fe8a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	2205      	movs	r2, #5
 800fe90:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fe94:	2300      	movs	r3, #0
 800fe96:	2200      	movs	r2, #0
 800fe98:	2100      	movs	r1, #0
 800fe9a:	6878      	ldr	r0, [r7, #4]
 800fe9c:	f002 ffe0 	bl	8012e60 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fea0:	2300      	movs	r3, #0
}
 800fea2:	4618      	mov	r0, r3
 800fea4:	3708      	adds	r7, #8
 800fea6:	46bd      	mov	sp, r7
 800fea8:	bd80      	pop	{r7, pc}
	...

0800feac <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800feac:	b580      	push	{r7, lr}
 800feae:	b084      	sub	sp, #16
 800feb0:	af00      	add	r7, sp, #0
 800feb2:	4603      	mov	r3, r0
 800feb4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800feb6:	79fb      	ldrb	r3, [r7, #7]
 800feb8:	4a08      	ldr	r2, [pc, #32]	; (800fedc <disk_status+0x30>)
 800feba:	009b      	lsls	r3, r3, #2
 800febc:	4413      	add	r3, r2
 800febe:	685b      	ldr	r3, [r3, #4]
 800fec0:	685b      	ldr	r3, [r3, #4]
 800fec2:	79fa      	ldrb	r2, [r7, #7]
 800fec4:	4905      	ldr	r1, [pc, #20]	; (800fedc <disk_status+0x30>)
 800fec6:	440a      	add	r2, r1
 800fec8:	7a12      	ldrb	r2, [r2, #8]
 800feca:	4610      	mov	r0, r2
 800fecc:	4798      	blx	r3
 800fece:	4603      	mov	r3, r0
 800fed0:	73fb      	strb	r3, [r7, #15]
  return stat;
 800fed2:	7bfb      	ldrb	r3, [r7, #15]
}
 800fed4:	4618      	mov	r0, r3
 800fed6:	3710      	adds	r7, #16
 800fed8:	46bd      	mov	sp, r7
 800feda:	bd80      	pop	{r7, pc}
 800fedc:	20000678 	.word	0x20000678

0800fee0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800fee0:	b580      	push	{r7, lr}
 800fee2:	b084      	sub	sp, #16
 800fee4:	af00      	add	r7, sp, #0
 800fee6:	4603      	mov	r3, r0
 800fee8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800feea:	2300      	movs	r3, #0
 800feec:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800feee:	79fb      	ldrb	r3, [r7, #7]
 800fef0:	4a0d      	ldr	r2, [pc, #52]	; (800ff28 <disk_initialize+0x48>)
 800fef2:	5cd3      	ldrb	r3, [r2, r3]
 800fef4:	2b00      	cmp	r3, #0
 800fef6:	d111      	bne.n	800ff1c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800fef8:	79fb      	ldrb	r3, [r7, #7]
 800fefa:	4a0b      	ldr	r2, [pc, #44]	; (800ff28 <disk_initialize+0x48>)
 800fefc:	2101      	movs	r1, #1
 800fefe:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800ff00:	79fb      	ldrb	r3, [r7, #7]
 800ff02:	4a09      	ldr	r2, [pc, #36]	; (800ff28 <disk_initialize+0x48>)
 800ff04:	009b      	lsls	r3, r3, #2
 800ff06:	4413      	add	r3, r2
 800ff08:	685b      	ldr	r3, [r3, #4]
 800ff0a:	681b      	ldr	r3, [r3, #0]
 800ff0c:	79fa      	ldrb	r2, [r7, #7]
 800ff0e:	4906      	ldr	r1, [pc, #24]	; (800ff28 <disk_initialize+0x48>)
 800ff10:	440a      	add	r2, r1
 800ff12:	7a12      	ldrb	r2, [r2, #8]
 800ff14:	4610      	mov	r0, r2
 800ff16:	4798      	blx	r3
 800ff18:	4603      	mov	r3, r0
 800ff1a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800ff1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ff1e:	4618      	mov	r0, r3
 800ff20:	3710      	adds	r7, #16
 800ff22:	46bd      	mov	sp, r7
 800ff24:	bd80      	pop	{r7, pc}
 800ff26:	bf00      	nop
 800ff28:	20000678 	.word	0x20000678

0800ff2c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800ff2c:	b590      	push	{r4, r7, lr}
 800ff2e:	b087      	sub	sp, #28
 800ff30:	af00      	add	r7, sp, #0
 800ff32:	60b9      	str	r1, [r7, #8]
 800ff34:	607a      	str	r2, [r7, #4]
 800ff36:	603b      	str	r3, [r7, #0]
 800ff38:	4603      	mov	r3, r0
 800ff3a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800ff3c:	7bfb      	ldrb	r3, [r7, #15]
 800ff3e:	4a0a      	ldr	r2, [pc, #40]	; (800ff68 <disk_read+0x3c>)
 800ff40:	009b      	lsls	r3, r3, #2
 800ff42:	4413      	add	r3, r2
 800ff44:	685b      	ldr	r3, [r3, #4]
 800ff46:	689c      	ldr	r4, [r3, #8]
 800ff48:	7bfb      	ldrb	r3, [r7, #15]
 800ff4a:	4a07      	ldr	r2, [pc, #28]	; (800ff68 <disk_read+0x3c>)
 800ff4c:	4413      	add	r3, r2
 800ff4e:	7a18      	ldrb	r0, [r3, #8]
 800ff50:	683b      	ldr	r3, [r7, #0]
 800ff52:	687a      	ldr	r2, [r7, #4]
 800ff54:	68b9      	ldr	r1, [r7, #8]
 800ff56:	47a0      	blx	r4
 800ff58:	4603      	mov	r3, r0
 800ff5a:	75fb      	strb	r3, [r7, #23]
  return res;
 800ff5c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ff5e:	4618      	mov	r0, r3
 800ff60:	371c      	adds	r7, #28
 800ff62:	46bd      	mov	sp, r7
 800ff64:	bd90      	pop	{r4, r7, pc}
 800ff66:	bf00      	nop
 800ff68:	20000678 	.word	0x20000678

0800ff6c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800ff6c:	b590      	push	{r4, r7, lr}
 800ff6e:	b087      	sub	sp, #28
 800ff70:	af00      	add	r7, sp, #0
 800ff72:	60b9      	str	r1, [r7, #8]
 800ff74:	607a      	str	r2, [r7, #4]
 800ff76:	603b      	str	r3, [r7, #0]
 800ff78:	4603      	mov	r3, r0
 800ff7a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800ff7c:	7bfb      	ldrb	r3, [r7, #15]
 800ff7e:	4a0a      	ldr	r2, [pc, #40]	; (800ffa8 <disk_write+0x3c>)
 800ff80:	009b      	lsls	r3, r3, #2
 800ff82:	4413      	add	r3, r2
 800ff84:	685b      	ldr	r3, [r3, #4]
 800ff86:	68dc      	ldr	r4, [r3, #12]
 800ff88:	7bfb      	ldrb	r3, [r7, #15]
 800ff8a:	4a07      	ldr	r2, [pc, #28]	; (800ffa8 <disk_write+0x3c>)
 800ff8c:	4413      	add	r3, r2
 800ff8e:	7a18      	ldrb	r0, [r3, #8]
 800ff90:	683b      	ldr	r3, [r7, #0]
 800ff92:	687a      	ldr	r2, [r7, #4]
 800ff94:	68b9      	ldr	r1, [r7, #8]
 800ff96:	47a0      	blx	r4
 800ff98:	4603      	mov	r3, r0
 800ff9a:	75fb      	strb	r3, [r7, #23]
  return res;
 800ff9c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ff9e:	4618      	mov	r0, r3
 800ffa0:	371c      	adds	r7, #28
 800ffa2:	46bd      	mov	sp, r7
 800ffa4:	bd90      	pop	{r4, r7, pc}
 800ffa6:	bf00      	nop
 800ffa8:	20000678 	.word	0x20000678

0800ffac <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800ffac:	b580      	push	{r7, lr}
 800ffae:	b084      	sub	sp, #16
 800ffb0:	af00      	add	r7, sp, #0
 800ffb2:	4603      	mov	r3, r0
 800ffb4:	603a      	str	r2, [r7, #0]
 800ffb6:	71fb      	strb	r3, [r7, #7]
 800ffb8:	460b      	mov	r3, r1
 800ffba:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800ffbc:	79fb      	ldrb	r3, [r7, #7]
 800ffbe:	4a09      	ldr	r2, [pc, #36]	; (800ffe4 <disk_ioctl+0x38>)
 800ffc0:	009b      	lsls	r3, r3, #2
 800ffc2:	4413      	add	r3, r2
 800ffc4:	685b      	ldr	r3, [r3, #4]
 800ffc6:	691b      	ldr	r3, [r3, #16]
 800ffc8:	79fa      	ldrb	r2, [r7, #7]
 800ffca:	4906      	ldr	r1, [pc, #24]	; (800ffe4 <disk_ioctl+0x38>)
 800ffcc:	440a      	add	r2, r1
 800ffce:	7a10      	ldrb	r0, [r2, #8]
 800ffd0:	79b9      	ldrb	r1, [r7, #6]
 800ffd2:	683a      	ldr	r2, [r7, #0]
 800ffd4:	4798      	blx	r3
 800ffd6:	4603      	mov	r3, r0
 800ffd8:	73fb      	strb	r3, [r7, #15]
  return res;
 800ffda:	7bfb      	ldrb	r3, [r7, #15]
}
 800ffdc:	4618      	mov	r0, r3
 800ffde:	3710      	adds	r7, #16
 800ffe0:	46bd      	mov	sp, r7
 800ffe2:	bd80      	pop	{r7, pc}
 800ffe4:	20000678 	.word	0x20000678

0800ffe8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800ffe8:	b480      	push	{r7}
 800ffea:	b085      	sub	sp, #20
 800ffec:	af00      	add	r7, sp, #0
 800ffee:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	3301      	adds	r3, #1
 800fff4:	781b      	ldrb	r3, [r3, #0]
 800fff6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800fff8:	89fb      	ldrh	r3, [r7, #14]
 800fffa:	021b      	lsls	r3, r3, #8
 800fffc:	b21a      	sxth	r2, r3
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	781b      	ldrb	r3, [r3, #0]
 8010002:	b21b      	sxth	r3, r3
 8010004:	4313      	orrs	r3, r2
 8010006:	b21b      	sxth	r3, r3
 8010008:	81fb      	strh	r3, [r7, #14]
	return rv;
 801000a:	89fb      	ldrh	r3, [r7, #14]
}
 801000c:	4618      	mov	r0, r3
 801000e:	3714      	adds	r7, #20
 8010010:	46bd      	mov	sp, r7
 8010012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010016:	4770      	bx	lr

08010018 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8010018:	b480      	push	{r7}
 801001a:	b085      	sub	sp, #20
 801001c:	af00      	add	r7, sp, #0
 801001e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	3303      	adds	r3, #3
 8010024:	781b      	ldrb	r3, [r3, #0]
 8010026:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8010028:	68fb      	ldr	r3, [r7, #12]
 801002a:	021b      	lsls	r3, r3, #8
 801002c:	687a      	ldr	r2, [r7, #4]
 801002e:	3202      	adds	r2, #2
 8010030:	7812      	ldrb	r2, [r2, #0]
 8010032:	4313      	orrs	r3, r2
 8010034:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8010036:	68fb      	ldr	r3, [r7, #12]
 8010038:	021b      	lsls	r3, r3, #8
 801003a:	687a      	ldr	r2, [r7, #4]
 801003c:	3201      	adds	r2, #1
 801003e:	7812      	ldrb	r2, [r2, #0]
 8010040:	4313      	orrs	r3, r2
 8010042:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8010044:	68fb      	ldr	r3, [r7, #12]
 8010046:	021b      	lsls	r3, r3, #8
 8010048:	687a      	ldr	r2, [r7, #4]
 801004a:	7812      	ldrb	r2, [r2, #0]
 801004c:	4313      	orrs	r3, r2
 801004e:	60fb      	str	r3, [r7, #12]
	return rv;
 8010050:	68fb      	ldr	r3, [r7, #12]
}
 8010052:	4618      	mov	r0, r3
 8010054:	3714      	adds	r7, #20
 8010056:	46bd      	mov	sp, r7
 8010058:	f85d 7b04 	ldr.w	r7, [sp], #4
 801005c:	4770      	bx	lr

0801005e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 801005e:	b480      	push	{r7}
 8010060:	b083      	sub	sp, #12
 8010062:	af00      	add	r7, sp, #0
 8010064:	6078      	str	r0, [r7, #4]
 8010066:	460b      	mov	r3, r1
 8010068:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	1c5a      	adds	r2, r3, #1
 801006e:	607a      	str	r2, [r7, #4]
 8010070:	887a      	ldrh	r2, [r7, #2]
 8010072:	b2d2      	uxtb	r2, r2
 8010074:	701a      	strb	r2, [r3, #0]
 8010076:	887b      	ldrh	r3, [r7, #2]
 8010078:	0a1b      	lsrs	r3, r3, #8
 801007a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	1c5a      	adds	r2, r3, #1
 8010080:	607a      	str	r2, [r7, #4]
 8010082:	887a      	ldrh	r2, [r7, #2]
 8010084:	b2d2      	uxtb	r2, r2
 8010086:	701a      	strb	r2, [r3, #0]
}
 8010088:	bf00      	nop
 801008a:	370c      	adds	r7, #12
 801008c:	46bd      	mov	sp, r7
 801008e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010092:	4770      	bx	lr

08010094 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8010094:	b480      	push	{r7}
 8010096:	b083      	sub	sp, #12
 8010098:	af00      	add	r7, sp, #0
 801009a:	6078      	str	r0, [r7, #4]
 801009c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	1c5a      	adds	r2, r3, #1
 80100a2:	607a      	str	r2, [r7, #4]
 80100a4:	683a      	ldr	r2, [r7, #0]
 80100a6:	b2d2      	uxtb	r2, r2
 80100a8:	701a      	strb	r2, [r3, #0]
 80100aa:	683b      	ldr	r3, [r7, #0]
 80100ac:	0a1b      	lsrs	r3, r3, #8
 80100ae:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	1c5a      	adds	r2, r3, #1
 80100b4:	607a      	str	r2, [r7, #4]
 80100b6:	683a      	ldr	r2, [r7, #0]
 80100b8:	b2d2      	uxtb	r2, r2
 80100ba:	701a      	strb	r2, [r3, #0]
 80100bc:	683b      	ldr	r3, [r7, #0]
 80100be:	0a1b      	lsrs	r3, r3, #8
 80100c0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	1c5a      	adds	r2, r3, #1
 80100c6:	607a      	str	r2, [r7, #4]
 80100c8:	683a      	ldr	r2, [r7, #0]
 80100ca:	b2d2      	uxtb	r2, r2
 80100cc:	701a      	strb	r2, [r3, #0]
 80100ce:	683b      	ldr	r3, [r7, #0]
 80100d0:	0a1b      	lsrs	r3, r3, #8
 80100d2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	1c5a      	adds	r2, r3, #1
 80100d8:	607a      	str	r2, [r7, #4]
 80100da:	683a      	ldr	r2, [r7, #0]
 80100dc:	b2d2      	uxtb	r2, r2
 80100de:	701a      	strb	r2, [r3, #0]
}
 80100e0:	bf00      	nop
 80100e2:	370c      	adds	r7, #12
 80100e4:	46bd      	mov	sp, r7
 80100e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100ea:	4770      	bx	lr

080100ec <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80100ec:	b480      	push	{r7}
 80100ee:	b087      	sub	sp, #28
 80100f0:	af00      	add	r7, sp, #0
 80100f2:	60f8      	str	r0, [r7, #12]
 80100f4:	60b9      	str	r1, [r7, #8]
 80100f6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80100f8:	68fb      	ldr	r3, [r7, #12]
 80100fa:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80100fc:	68bb      	ldr	r3, [r7, #8]
 80100fe:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	2b00      	cmp	r3, #0
 8010104:	d00d      	beq.n	8010122 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8010106:	693a      	ldr	r2, [r7, #16]
 8010108:	1c53      	adds	r3, r2, #1
 801010a:	613b      	str	r3, [r7, #16]
 801010c:	697b      	ldr	r3, [r7, #20]
 801010e:	1c59      	adds	r1, r3, #1
 8010110:	6179      	str	r1, [r7, #20]
 8010112:	7812      	ldrb	r2, [r2, #0]
 8010114:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	3b01      	subs	r3, #1
 801011a:	607b      	str	r3, [r7, #4]
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	2b00      	cmp	r3, #0
 8010120:	d1f1      	bne.n	8010106 <mem_cpy+0x1a>
	}
}
 8010122:	bf00      	nop
 8010124:	371c      	adds	r7, #28
 8010126:	46bd      	mov	sp, r7
 8010128:	f85d 7b04 	ldr.w	r7, [sp], #4
 801012c:	4770      	bx	lr

0801012e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 801012e:	b480      	push	{r7}
 8010130:	b087      	sub	sp, #28
 8010132:	af00      	add	r7, sp, #0
 8010134:	60f8      	str	r0, [r7, #12]
 8010136:	60b9      	str	r1, [r7, #8]
 8010138:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 801013a:	68fb      	ldr	r3, [r7, #12]
 801013c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 801013e:	697b      	ldr	r3, [r7, #20]
 8010140:	1c5a      	adds	r2, r3, #1
 8010142:	617a      	str	r2, [r7, #20]
 8010144:	68ba      	ldr	r2, [r7, #8]
 8010146:	b2d2      	uxtb	r2, r2
 8010148:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	3b01      	subs	r3, #1
 801014e:	607b      	str	r3, [r7, #4]
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	2b00      	cmp	r3, #0
 8010154:	d1f3      	bne.n	801013e <mem_set+0x10>
}
 8010156:	bf00      	nop
 8010158:	bf00      	nop
 801015a:	371c      	adds	r7, #28
 801015c:	46bd      	mov	sp, r7
 801015e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010162:	4770      	bx	lr

08010164 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8010164:	b480      	push	{r7}
 8010166:	b089      	sub	sp, #36	; 0x24
 8010168:	af00      	add	r7, sp, #0
 801016a:	60f8      	str	r0, [r7, #12]
 801016c:	60b9      	str	r1, [r7, #8]
 801016e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8010170:	68fb      	ldr	r3, [r7, #12]
 8010172:	61fb      	str	r3, [r7, #28]
 8010174:	68bb      	ldr	r3, [r7, #8]
 8010176:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8010178:	2300      	movs	r3, #0
 801017a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 801017c:	69fb      	ldr	r3, [r7, #28]
 801017e:	1c5a      	adds	r2, r3, #1
 8010180:	61fa      	str	r2, [r7, #28]
 8010182:	781b      	ldrb	r3, [r3, #0]
 8010184:	4619      	mov	r1, r3
 8010186:	69bb      	ldr	r3, [r7, #24]
 8010188:	1c5a      	adds	r2, r3, #1
 801018a:	61ba      	str	r2, [r7, #24]
 801018c:	781b      	ldrb	r3, [r3, #0]
 801018e:	1acb      	subs	r3, r1, r3
 8010190:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	3b01      	subs	r3, #1
 8010196:	607b      	str	r3, [r7, #4]
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	2b00      	cmp	r3, #0
 801019c:	d002      	beq.n	80101a4 <mem_cmp+0x40>
 801019e:	697b      	ldr	r3, [r7, #20]
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d0eb      	beq.n	801017c <mem_cmp+0x18>

	return r;
 80101a4:	697b      	ldr	r3, [r7, #20]
}
 80101a6:	4618      	mov	r0, r3
 80101a8:	3724      	adds	r7, #36	; 0x24
 80101aa:	46bd      	mov	sp, r7
 80101ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101b0:	4770      	bx	lr

080101b2 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80101b2:	b480      	push	{r7}
 80101b4:	b083      	sub	sp, #12
 80101b6:	af00      	add	r7, sp, #0
 80101b8:	6078      	str	r0, [r7, #4]
 80101ba:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80101bc:	e002      	b.n	80101c4 <chk_chr+0x12>
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	3301      	adds	r3, #1
 80101c2:	607b      	str	r3, [r7, #4]
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	781b      	ldrb	r3, [r3, #0]
 80101c8:	2b00      	cmp	r3, #0
 80101ca:	d005      	beq.n	80101d8 <chk_chr+0x26>
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	781b      	ldrb	r3, [r3, #0]
 80101d0:	461a      	mov	r2, r3
 80101d2:	683b      	ldr	r3, [r7, #0]
 80101d4:	4293      	cmp	r3, r2
 80101d6:	d1f2      	bne.n	80101be <chk_chr+0xc>
	return *str;
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	781b      	ldrb	r3, [r3, #0]
}
 80101dc:	4618      	mov	r0, r3
 80101de:	370c      	adds	r7, #12
 80101e0:	46bd      	mov	sp, r7
 80101e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101e6:	4770      	bx	lr

080101e8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80101e8:	b480      	push	{r7}
 80101ea:	b085      	sub	sp, #20
 80101ec:	af00      	add	r7, sp, #0
 80101ee:	6078      	str	r0, [r7, #4]
 80101f0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80101f2:	2300      	movs	r3, #0
 80101f4:	60bb      	str	r3, [r7, #8]
 80101f6:	68bb      	ldr	r3, [r7, #8]
 80101f8:	60fb      	str	r3, [r7, #12]
 80101fa:	e029      	b.n	8010250 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80101fc:	4a27      	ldr	r2, [pc, #156]	; (801029c <chk_lock+0xb4>)
 80101fe:	68fb      	ldr	r3, [r7, #12]
 8010200:	011b      	lsls	r3, r3, #4
 8010202:	4413      	add	r3, r2
 8010204:	681b      	ldr	r3, [r3, #0]
 8010206:	2b00      	cmp	r3, #0
 8010208:	d01d      	beq.n	8010246 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 801020a:	4a24      	ldr	r2, [pc, #144]	; (801029c <chk_lock+0xb4>)
 801020c:	68fb      	ldr	r3, [r7, #12]
 801020e:	011b      	lsls	r3, r3, #4
 8010210:	4413      	add	r3, r2
 8010212:	681a      	ldr	r2, [r3, #0]
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	681b      	ldr	r3, [r3, #0]
 8010218:	429a      	cmp	r2, r3
 801021a:	d116      	bne.n	801024a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 801021c:	4a1f      	ldr	r2, [pc, #124]	; (801029c <chk_lock+0xb4>)
 801021e:	68fb      	ldr	r3, [r7, #12]
 8010220:	011b      	lsls	r3, r3, #4
 8010222:	4413      	add	r3, r2
 8010224:	3304      	adds	r3, #4
 8010226:	681a      	ldr	r2, [r3, #0]
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 801022c:	429a      	cmp	r2, r3
 801022e:	d10c      	bne.n	801024a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8010230:	4a1a      	ldr	r2, [pc, #104]	; (801029c <chk_lock+0xb4>)
 8010232:	68fb      	ldr	r3, [r7, #12]
 8010234:	011b      	lsls	r3, r3, #4
 8010236:	4413      	add	r3, r2
 8010238:	3308      	adds	r3, #8
 801023a:	681a      	ldr	r2, [r3, #0]
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8010240:	429a      	cmp	r2, r3
 8010242:	d102      	bne.n	801024a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8010244:	e007      	b.n	8010256 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8010246:	2301      	movs	r3, #1
 8010248:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 801024a:	68fb      	ldr	r3, [r7, #12]
 801024c:	3301      	adds	r3, #1
 801024e:	60fb      	str	r3, [r7, #12]
 8010250:	68fb      	ldr	r3, [r7, #12]
 8010252:	2b01      	cmp	r3, #1
 8010254:	d9d2      	bls.n	80101fc <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8010256:	68fb      	ldr	r3, [r7, #12]
 8010258:	2b02      	cmp	r3, #2
 801025a:	d109      	bne.n	8010270 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 801025c:	68bb      	ldr	r3, [r7, #8]
 801025e:	2b00      	cmp	r3, #0
 8010260:	d102      	bne.n	8010268 <chk_lock+0x80>
 8010262:	683b      	ldr	r3, [r7, #0]
 8010264:	2b02      	cmp	r3, #2
 8010266:	d101      	bne.n	801026c <chk_lock+0x84>
 8010268:	2300      	movs	r3, #0
 801026a:	e010      	b.n	801028e <chk_lock+0xa6>
 801026c:	2312      	movs	r3, #18
 801026e:	e00e      	b.n	801028e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8010270:	683b      	ldr	r3, [r7, #0]
 8010272:	2b00      	cmp	r3, #0
 8010274:	d108      	bne.n	8010288 <chk_lock+0xa0>
 8010276:	4a09      	ldr	r2, [pc, #36]	; (801029c <chk_lock+0xb4>)
 8010278:	68fb      	ldr	r3, [r7, #12]
 801027a:	011b      	lsls	r3, r3, #4
 801027c:	4413      	add	r3, r2
 801027e:	330c      	adds	r3, #12
 8010280:	881b      	ldrh	r3, [r3, #0]
 8010282:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010286:	d101      	bne.n	801028c <chk_lock+0xa4>
 8010288:	2310      	movs	r3, #16
 801028a:	e000      	b.n	801028e <chk_lock+0xa6>
 801028c:	2300      	movs	r3, #0
}
 801028e:	4618      	mov	r0, r3
 8010290:	3714      	adds	r7, #20
 8010292:	46bd      	mov	sp, r7
 8010294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010298:	4770      	bx	lr
 801029a:	bf00      	nop
 801029c:	20000658 	.word	0x20000658

080102a0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80102a0:	b480      	push	{r7}
 80102a2:	b083      	sub	sp, #12
 80102a4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80102a6:	2300      	movs	r3, #0
 80102a8:	607b      	str	r3, [r7, #4]
 80102aa:	e002      	b.n	80102b2 <enq_lock+0x12>
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	3301      	adds	r3, #1
 80102b0:	607b      	str	r3, [r7, #4]
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	2b01      	cmp	r3, #1
 80102b6:	d806      	bhi.n	80102c6 <enq_lock+0x26>
 80102b8:	4a09      	ldr	r2, [pc, #36]	; (80102e0 <enq_lock+0x40>)
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	011b      	lsls	r3, r3, #4
 80102be:	4413      	add	r3, r2
 80102c0:	681b      	ldr	r3, [r3, #0]
 80102c2:	2b00      	cmp	r3, #0
 80102c4:	d1f2      	bne.n	80102ac <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	2b02      	cmp	r3, #2
 80102ca:	bf14      	ite	ne
 80102cc:	2301      	movne	r3, #1
 80102ce:	2300      	moveq	r3, #0
 80102d0:	b2db      	uxtb	r3, r3
}
 80102d2:	4618      	mov	r0, r3
 80102d4:	370c      	adds	r7, #12
 80102d6:	46bd      	mov	sp, r7
 80102d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102dc:	4770      	bx	lr
 80102de:	bf00      	nop
 80102e0:	20000658 	.word	0x20000658

080102e4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80102e4:	b480      	push	{r7}
 80102e6:	b085      	sub	sp, #20
 80102e8:	af00      	add	r7, sp, #0
 80102ea:	6078      	str	r0, [r7, #4]
 80102ec:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80102ee:	2300      	movs	r3, #0
 80102f0:	60fb      	str	r3, [r7, #12]
 80102f2:	e01f      	b.n	8010334 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80102f4:	4a41      	ldr	r2, [pc, #260]	; (80103fc <inc_lock+0x118>)
 80102f6:	68fb      	ldr	r3, [r7, #12]
 80102f8:	011b      	lsls	r3, r3, #4
 80102fa:	4413      	add	r3, r2
 80102fc:	681a      	ldr	r2, [r3, #0]
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	681b      	ldr	r3, [r3, #0]
 8010302:	429a      	cmp	r2, r3
 8010304:	d113      	bne.n	801032e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8010306:	4a3d      	ldr	r2, [pc, #244]	; (80103fc <inc_lock+0x118>)
 8010308:	68fb      	ldr	r3, [r7, #12]
 801030a:	011b      	lsls	r3, r3, #4
 801030c:	4413      	add	r3, r2
 801030e:	3304      	adds	r3, #4
 8010310:	681a      	ldr	r2, [r3, #0]
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8010316:	429a      	cmp	r2, r3
 8010318:	d109      	bne.n	801032e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 801031a:	4a38      	ldr	r2, [pc, #224]	; (80103fc <inc_lock+0x118>)
 801031c:	68fb      	ldr	r3, [r7, #12]
 801031e:	011b      	lsls	r3, r3, #4
 8010320:	4413      	add	r3, r2
 8010322:	3308      	adds	r3, #8
 8010324:	681a      	ldr	r2, [r3, #0]
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 801032a:	429a      	cmp	r2, r3
 801032c:	d006      	beq.n	801033c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801032e:	68fb      	ldr	r3, [r7, #12]
 8010330:	3301      	adds	r3, #1
 8010332:	60fb      	str	r3, [r7, #12]
 8010334:	68fb      	ldr	r3, [r7, #12]
 8010336:	2b01      	cmp	r3, #1
 8010338:	d9dc      	bls.n	80102f4 <inc_lock+0x10>
 801033a:	e000      	b.n	801033e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 801033c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 801033e:	68fb      	ldr	r3, [r7, #12]
 8010340:	2b02      	cmp	r3, #2
 8010342:	d132      	bne.n	80103aa <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8010344:	2300      	movs	r3, #0
 8010346:	60fb      	str	r3, [r7, #12]
 8010348:	e002      	b.n	8010350 <inc_lock+0x6c>
 801034a:	68fb      	ldr	r3, [r7, #12]
 801034c:	3301      	adds	r3, #1
 801034e:	60fb      	str	r3, [r7, #12]
 8010350:	68fb      	ldr	r3, [r7, #12]
 8010352:	2b01      	cmp	r3, #1
 8010354:	d806      	bhi.n	8010364 <inc_lock+0x80>
 8010356:	4a29      	ldr	r2, [pc, #164]	; (80103fc <inc_lock+0x118>)
 8010358:	68fb      	ldr	r3, [r7, #12]
 801035a:	011b      	lsls	r3, r3, #4
 801035c:	4413      	add	r3, r2
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	2b00      	cmp	r3, #0
 8010362:	d1f2      	bne.n	801034a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8010364:	68fb      	ldr	r3, [r7, #12]
 8010366:	2b02      	cmp	r3, #2
 8010368:	d101      	bne.n	801036e <inc_lock+0x8a>
 801036a:	2300      	movs	r3, #0
 801036c:	e040      	b.n	80103f0 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	681a      	ldr	r2, [r3, #0]
 8010372:	4922      	ldr	r1, [pc, #136]	; (80103fc <inc_lock+0x118>)
 8010374:	68fb      	ldr	r3, [r7, #12]
 8010376:	011b      	lsls	r3, r3, #4
 8010378:	440b      	add	r3, r1
 801037a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	689a      	ldr	r2, [r3, #8]
 8010380:	491e      	ldr	r1, [pc, #120]	; (80103fc <inc_lock+0x118>)
 8010382:	68fb      	ldr	r3, [r7, #12]
 8010384:	011b      	lsls	r3, r3, #4
 8010386:	440b      	add	r3, r1
 8010388:	3304      	adds	r3, #4
 801038a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	695a      	ldr	r2, [r3, #20]
 8010390:	491a      	ldr	r1, [pc, #104]	; (80103fc <inc_lock+0x118>)
 8010392:	68fb      	ldr	r3, [r7, #12]
 8010394:	011b      	lsls	r3, r3, #4
 8010396:	440b      	add	r3, r1
 8010398:	3308      	adds	r3, #8
 801039a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 801039c:	4a17      	ldr	r2, [pc, #92]	; (80103fc <inc_lock+0x118>)
 801039e:	68fb      	ldr	r3, [r7, #12]
 80103a0:	011b      	lsls	r3, r3, #4
 80103a2:	4413      	add	r3, r2
 80103a4:	330c      	adds	r3, #12
 80103a6:	2200      	movs	r2, #0
 80103a8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80103aa:	683b      	ldr	r3, [r7, #0]
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d009      	beq.n	80103c4 <inc_lock+0xe0>
 80103b0:	4a12      	ldr	r2, [pc, #72]	; (80103fc <inc_lock+0x118>)
 80103b2:	68fb      	ldr	r3, [r7, #12]
 80103b4:	011b      	lsls	r3, r3, #4
 80103b6:	4413      	add	r3, r2
 80103b8:	330c      	adds	r3, #12
 80103ba:	881b      	ldrh	r3, [r3, #0]
 80103bc:	2b00      	cmp	r3, #0
 80103be:	d001      	beq.n	80103c4 <inc_lock+0xe0>
 80103c0:	2300      	movs	r3, #0
 80103c2:	e015      	b.n	80103f0 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80103c4:	683b      	ldr	r3, [r7, #0]
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d108      	bne.n	80103dc <inc_lock+0xf8>
 80103ca:	4a0c      	ldr	r2, [pc, #48]	; (80103fc <inc_lock+0x118>)
 80103cc:	68fb      	ldr	r3, [r7, #12]
 80103ce:	011b      	lsls	r3, r3, #4
 80103d0:	4413      	add	r3, r2
 80103d2:	330c      	adds	r3, #12
 80103d4:	881b      	ldrh	r3, [r3, #0]
 80103d6:	3301      	adds	r3, #1
 80103d8:	b29a      	uxth	r2, r3
 80103da:	e001      	b.n	80103e0 <inc_lock+0xfc>
 80103dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80103e0:	4906      	ldr	r1, [pc, #24]	; (80103fc <inc_lock+0x118>)
 80103e2:	68fb      	ldr	r3, [r7, #12]
 80103e4:	011b      	lsls	r3, r3, #4
 80103e6:	440b      	add	r3, r1
 80103e8:	330c      	adds	r3, #12
 80103ea:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80103ec:	68fb      	ldr	r3, [r7, #12]
 80103ee:	3301      	adds	r3, #1
}
 80103f0:	4618      	mov	r0, r3
 80103f2:	3714      	adds	r7, #20
 80103f4:	46bd      	mov	sp, r7
 80103f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103fa:	4770      	bx	lr
 80103fc:	20000658 	.word	0x20000658

08010400 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8010400:	b480      	push	{r7}
 8010402:	b085      	sub	sp, #20
 8010404:	af00      	add	r7, sp, #0
 8010406:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	3b01      	subs	r3, #1
 801040c:	607b      	str	r3, [r7, #4]
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	2b01      	cmp	r3, #1
 8010412:	d825      	bhi.n	8010460 <dec_lock+0x60>
		n = Files[i].ctr;
 8010414:	4a17      	ldr	r2, [pc, #92]	; (8010474 <dec_lock+0x74>)
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	011b      	lsls	r3, r3, #4
 801041a:	4413      	add	r3, r2
 801041c:	330c      	adds	r3, #12
 801041e:	881b      	ldrh	r3, [r3, #0]
 8010420:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8010422:	89fb      	ldrh	r3, [r7, #14]
 8010424:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010428:	d101      	bne.n	801042e <dec_lock+0x2e>
 801042a:	2300      	movs	r3, #0
 801042c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 801042e:	89fb      	ldrh	r3, [r7, #14]
 8010430:	2b00      	cmp	r3, #0
 8010432:	d002      	beq.n	801043a <dec_lock+0x3a>
 8010434:	89fb      	ldrh	r3, [r7, #14]
 8010436:	3b01      	subs	r3, #1
 8010438:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 801043a:	4a0e      	ldr	r2, [pc, #56]	; (8010474 <dec_lock+0x74>)
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	011b      	lsls	r3, r3, #4
 8010440:	4413      	add	r3, r2
 8010442:	330c      	adds	r3, #12
 8010444:	89fa      	ldrh	r2, [r7, #14]
 8010446:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8010448:	89fb      	ldrh	r3, [r7, #14]
 801044a:	2b00      	cmp	r3, #0
 801044c:	d105      	bne.n	801045a <dec_lock+0x5a>
 801044e:	4a09      	ldr	r2, [pc, #36]	; (8010474 <dec_lock+0x74>)
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	011b      	lsls	r3, r3, #4
 8010454:	4413      	add	r3, r2
 8010456:	2200      	movs	r2, #0
 8010458:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 801045a:	2300      	movs	r3, #0
 801045c:	737b      	strb	r3, [r7, #13]
 801045e:	e001      	b.n	8010464 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8010460:	2302      	movs	r3, #2
 8010462:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8010464:	7b7b      	ldrb	r3, [r7, #13]
}
 8010466:	4618      	mov	r0, r3
 8010468:	3714      	adds	r7, #20
 801046a:	46bd      	mov	sp, r7
 801046c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010470:	4770      	bx	lr
 8010472:	bf00      	nop
 8010474:	20000658 	.word	0x20000658

08010478 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8010478:	b480      	push	{r7}
 801047a:	b085      	sub	sp, #20
 801047c:	af00      	add	r7, sp, #0
 801047e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8010480:	2300      	movs	r3, #0
 8010482:	60fb      	str	r3, [r7, #12]
 8010484:	e010      	b.n	80104a8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8010486:	4a0d      	ldr	r2, [pc, #52]	; (80104bc <clear_lock+0x44>)
 8010488:	68fb      	ldr	r3, [r7, #12]
 801048a:	011b      	lsls	r3, r3, #4
 801048c:	4413      	add	r3, r2
 801048e:	681b      	ldr	r3, [r3, #0]
 8010490:	687a      	ldr	r2, [r7, #4]
 8010492:	429a      	cmp	r2, r3
 8010494:	d105      	bne.n	80104a2 <clear_lock+0x2a>
 8010496:	4a09      	ldr	r2, [pc, #36]	; (80104bc <clear_lock+0x44>)
 8010498:	68fb      	ldr	r3, [r7, #12]
 801049a:	011b      	lsls	r3, r3, #4
 801049c:	4413      	add	r3, r2
 801049e:	2200      	movs	r2, #0
 80104a0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80104a2:	68fb      	ldr	r3, [r7, #12]
 80104a4:	3301      	adds	r3, #1
 80104a6:	60fb      	str	r3, [r7, #12]
 80104a8:	68fb      	ldr	r3, [r7, #12]
 80104aa:	2b01      	cmp	r3, #1
 80104ac:	d9eb      	bls.n	8010486 <clear_lock+0xe>
	}
}
 80104ae:	bf00      	nop
 80104b0:	bf00      	nop
 80104b2:	3714      	adds	r7, #20
 80104b4:	46bd      	mov	sp, r7
 80104b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ba:	4770      	bx	lr
 80104bc:	20000658 	.word	0x20000658

080104c0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80104c0:	b580      	push	{r7, lr}
 80104c2:	b086      	sub	sp, #24
 80104c4:	af00      	add	r7, sp, #0
 80104c6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80104c8:	2300      	movs	r3, #0
 80104ca:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	78db      	ldrb	r3, [r3, #3]
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d034      	beq.n	801053e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80104d8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	7858      	ldrb	r0, [r3, #1]
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80104e4:	2301      	movs	r3, #1
 80104e6:	697a      	ldr	r2, [r7, #20]
 80104e8:	f7ff fd40 	bl	800ff6c <disk_write>
 80104ec:	4603      	mov	r3, r0
 80104ee:	2b00      	cmp	r3, #0
 80104f0:	d002      	beq.n	80104f8 <sync_window+0x38>
			res = FR_DISK_ERR;
 80104f2:	2301      	movs	r3, #1
 80104f4:	73fb      	strb	r3, [r7, #15]
 80104f6:	e022      	b.n	801053e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	2200      	movs	r2, #0
 80104fc:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	6a1b      	ldr	r3, [r3, #32]
 8010502:	697a      	ldr	r2, [r7, #20]
 8010504:	1ad2      	subs	r2, r2, r3
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	699b      	ldr	r3, [r3, #24]
 801050a:	429a      	cmp	r2, r3
 801050c:	d217      	bcs.n	801053e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	789b      	ldrb	r3, [r3, #2]
 8010512:	613b      	str	r3, [r7, #16]
 8010514:	e010      	b.n	8010538 <sync_window+0x78>
					wsect += fs->fsize;
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	699b      	ldr	r3, [r3, #24]
 801051a:	697a      	ldr	r2, [r7, #20]
 801051c:	4413      	add	r3, r2
 801051e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	7858      	ldrb	r0, [r3, #1]
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801052a:	2301      	movs	r3, #1
 801052c:	697a      	ldr	r2, [r7, #20]
 801052e:	f7ff fd1d 	bl	800ff6c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8010532:	693b      	ldr	r3, [r7, #16]
 8010534:	3b01      	subs	r3, #1
 8010536:	613b      	str	r3, [r7, #16]
 8010538:	693b      	ldr	r3, [r7, #16]
 801053a:	2b01      	cmp	r3, #1
 801053c:	d8eb      	bhi.n	8010516 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 801053e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010540:	4618      	mov	r0, r3
 8010542:	3718      	adds	r7, #24
 8010544:	46bd      	mov	sp, r7
 8010546:	bd80      	pop	{r7, pc}

08010548 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8010548:	b580      	push	{r7, lr}
 801054a:	b084      	sub	sp, #16
 801054c:	af00      	add	r7, sp, #0
 801054e:	6078      	str	r0, [r7, #4]
 8010550:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8010552:	2300      	movs	r3, #0
 8010554:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801055a:	683a      	ldr	r2, [r7, #0]
 801055c:	429a      	cmp	r2, r3
 801055e:	d01b      	beq.n	8010598 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8010560:	6878      	ldr	r0, [r7, #4]
 8010562:	f7ff ffad 	bl	80104c0 <sync_window>
 8010566:	4603      	mov	r3, r0
 8010568:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 801056a:	7bfb      	ldrb	r3, [r7, #15]
 801056c:	2b00      	cmp	r3, #0
 801056e:	d113      	bne.n	8010598 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	7858      	ldrb	r0, [r3, #1]
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801057a:	2301      	movs	r3, #1
 801057c:	683a      	ldr	r2, [r7, #0]
 801057e:	f7ff fcd5 	bl	800ff2c <disk_read>
 8010582:	4603      	mov	r3, r0
 8010584:	2b00      	cmp	r3, #0
 8010586:	d004      	beq.n	8010592 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8010588:	f04f 33ff 	mov.w	r3, #4294967295
 801058c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 801058e:	2301      	movs	r3, #1
 8010590:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	683a      	ldr	r2, [r7, #0]
 8010596:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8010598:	7bfb      	ldrb	r3, [r7, #15]
}
 801059a:	4618      	mov	r0, r3
 801059c:	3710      	adds	r7, #16
 801059e:	46bd      	mov	sp, r7
 80105a0:	bd80      	pop	{r7, pc}
	...

080105a4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80105a4:	b580      	push	{r7, lr}
 80105a6:	b084      	sub	sp, #16
 80105a8:	af00      	add	r7, sp, #0
 80105aa:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80105ac:	6878      	ldr	r0, [r7, #4]
 80105ae:	f7ff ff87 	bl	80104c0 <sync_window>
 80105b2:	4603      	mov	r3, r0
 80105b4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80105b6:	7bfb      	ldrb	r3, [r7, #15]
 80105b8:	2b00      	cmp	r3, #0
 80105ba:	d158      	bne.n	801066e <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	781b      	ldrb	r3, [r3, #0]
 80105c0:	2b03      	cmp	r3, #3
 80105c2:	d148      	bne.n	8010656 <sync_fs+0xb2>
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	791b      	ldrb	r3, [r3, #4]
 80105c8:	2b01      	cmp	r3, #1
 80105ca:	d144      	bne.n	8010656 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	3330      	adds	r3, #48	; 0x30
 80105d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80105d4:	2100      	movs	r1, #0
 80105d6:	4618      	mov	r0, r3
 80105d8:	f7ff fda9 	bl	801012e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	3330      	adds	r3, #48	; 0x30
 80105e0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80105e4:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80105e8:	4618      	mov	r0, r3
 80105ea:	f7ff fd38 	bl	801005e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	3330      	adds	r3, #48	; 0x30
 80105f2:	4921      	ldr	r1, [pc, #132]	; (8010678 <sync_fs+0xd4>)
 80105f4:	4618      	mov	r0, r3
 80105f6:	f7ff fd4d 	bl	8010094 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	3330      	adds	r3, #48	; 0x30
 80105fe:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8010602:	491e      	ldr	r1, [pc, #120]	; (801067c <sync_fs+0xd8>)
 8010604:	4618      	mov	r0, r3
 8010606:	f7ff fd45 	bl	8010094 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	3330      	adds	r3, #48	; 0x30
 801060e:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	691b      	ldr	r3, [r3, #16]
 8010616:	4619      	mov	r1, r3
 8010618:	4610      	mov	r0, r2
 801061a:	f7ff fd3b 	bl	8010094 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	3330      	adds	r3, #48	; 0x30
 8010622:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	68db      	ldr	r3, [r3, #12]
 801062a:	4619      	mov	r1, r3
 801062c:	4610      	mov	r0, r2
 801062e:	f7ff fd31 	bl	8010094 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	69db      	ldr	r3, [r3, #28]
 8010636:	1c5a      	adds	r2, r3, #1
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	7858      	ldrb	r0, [r3, #1]
 8010640:	687b      	ldr	r3, [r7, #4]
 8010642:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801064a:	2301      	movs	r3, #1
 801064c:	f7ff fc8e 	bl	800ff6c <disk_write>
			fs->fsi_flag = 0;
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	2200      	movs	r2, #0
 8010654:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	785b      	ldrb	r3, [r3, #1]
 801065a:	2200      	movs	r2, #0
 801065c:	2100      	movs	r1, #0
 801065e:	4618      	mov	r0, r3
 8010660:	f7ff fca4 	bl	800ffac <disk_ioctl>
 8010664:	4603      	mov	r3, r0
 8010666:	2b00      	cmp	r3, #0
 8010668:	d001      	beq.n	801066e <sync_fs+0xca>
 801066a:	2301      	movs	r3, #1
 801066c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 801066e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010670:	4618      	mov	r0, r3
 8010672:	3710      	adds	r7, #16
 8010674:	46bd      	mov	sp, r7
 8010676:	bd80      	pop	{r7, pc}
 8010678:	41615252 	.word	0x41615252
 801067c:	61417272 	.word	0x61417272

08010680 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8010680:	b480      	push	{r7}
 8010682:	b083      	sub	sp, #12
 8010684:	af00      	add	r7, sp, #0
 8010686:	6078      	str	r0, [r7, #4]
 8010688:	6039      	str	r1, [r7, #0]
	clst -= 2;
 801068a:	683b      	ldr	r3, [r7, #0]
 801068c:	3b02      	subs	r3, #2
 801068e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	695b      	ldr	r3, [r3, #20]
 8010694:	3b02      	subs	r3, #2
 8010696:	683a      	ldr	r2, [r7, #0]
 8010698:	429a      	cmp	r2, r3
 801069a:	d301      	bcc.n	80106a0 <clust2sect+0x20>
 801069c:	2300      	movs	r3, #0
 801069e:	e008      	b.n	80106b2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	895b      	ldrh	r3, [r3, #10]
 80106a4:	461a      	mov	r2, r3
 80106a6:	683b      	ldr	r3, [r7, #0]
 80106a8:	fb03 f202 	mul.w	r2, r3, r2
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80106b0:	4413      	add	r3, r2
}
 80106b2:	4618      	mov	r0, r3
 80106b4:	370c      	adds	r7, #12
 80106b6:	46bd      	mov	sp, r7
 80106b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106bc:	4770      	bx	lr

080106be <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80106be:	b580      	push	{r7, lr}
 80106c0:	b086      	sub	sp, #24
 80106c2:	af00      	add	r7, sp, #0
 80106c4:	6078      	str	r0, [r7, #4]
 80106c6:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	681b      	ldr	r3, [r3, #0]
 80106cc:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80106ce:	683b      	ldr	r3, [r7, #0]
 80106d0:	2b01      	cmp	r3, #1
 80106d2:	d904      	bls.n	80106de <get_fat+0x20>
 80106d4:	693b      	ldr	r3, [r7, #16]
 80106d6:	695b      	ldr	r3, [r3, #20]
 80106d8:	683a      	ldr	r2, [r7, #0]
 80106da:	429a      	cmp	r2, r3
 80106dc:	d302      	bcc.n	80106e4 <get_fat+0x26>
		val = 1;	/* Internal error */
 80106de:	2301      	movs	r3, #1
 80106e0:	617b      	str	r3, [r7, #20]
 80106e2:	e08f      	b.n	8010804 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80106e4:	f04f 33ff 	mov.w	r3, #4294967295
 80106e8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80106ea:	693b      	ldr	r3, [r7, #16]
 80106ec:	781b      	ldrb	r3, [r3, #0]
 80106ee:	2b03      	cmp	r3, #3
 80106f0:	d062      	beq.n	80107b8 <get_fat+0xfa>
 80106f2:	2b03      	cmp	r3, #3
 80106f4:	dc7c      	bgt.n	80107f0 <get_fat+0x132>
 80106f6:	2b01      	cmp	r3, #1
 80106f8:	d002      	beq.n	8010700 <get_fat+0x42>
 80106fa:	2b02      	cmp	r3, #2
 80106fc:	d042      	beq.n	8010784 <get_fat+0xc6>
 80106fe:	e077      	b.n	80107f0 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8010700:	683b      	ldr	r3, [r7, #0]
 8010702:	60fb      	str	r3, [r7, #12]
 8010704:	68fb      	ldr	r3, [r7, #12]
 8010706:	085b      	lsrs	r3, r3, #1
 8010708:	68fa      	ldr	r2, [r7, #12]
 801070a:	4413      	add	r3, r2
 801070c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801070e:	693b      	ldr	r3, [r7, #16]
 8010710:	6a1a      	ldr	r2, [r3, #32]
 8010712:	68fb      	ldr	r3, [r7, #12]
 8010714:	0a5b      	lsrs	r3, r3, #9
 8010716:	4413      	add	r3, r2
 8010718:	4619      	mov	r1, r3
 801071a:	6938      	ldr	r0, [r7, #16]
 801071c:	f7ff ff14 	bl	8010548 <move_window>
 8010720:	4603      	mov	r3, r0
 8010722:	2b00      	cmp	r3, #0
 8010724:	d167      	bne.n	80107f6 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8010726:	68fb      	ldr	r3, [r7, #12]
 8010728:	1c5a      	adds	r2, r3, #1
 801072a:	60fa      	str	r2, [r7, #12]
 801072c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010730:	693a      	ldr	r2, [r7, #16]
 8010732:	4413      	add	r3, r2
 8010734:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010738:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801073a:	693b      	ldr	r3, [r7, #16]
 801073c:	6a1a      	ldr	r2, [r3, #32]
 801073e:	68fb      	ldr	r3, [r7, #12]
 8010740:	0a5b      	lsrs	r3, r3, #9
 8010742:	4413      	add	r3, r2
 8010744:	4619      	mov	r1, r3
 8010746:	6938      	ldr	r0, [r7, #16]
 8010748:	f7ff fefe 	bl	8010548 <move_window>
 801074c:	4603      	mov	r3, r0
 801074e:	2b00      	cmp	r3, #0
 8010750:	d153      	bne.n	80107fa <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8010752:	68fb      	ldr	r3, [r7, #12]
 8010754:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010758:	693a      	ldr	r2, [r7, #16]
 801075a:	4413      	add	r3, r2
 801075c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010760:	021b      	lsls	r3, r3, #8
 8010762:	461a      	mov	r2, r3
 8010764:	68bb      	ldr	r3, [r7, #8]
 8010766:	4313      	orrs	r3, r2
 8010768:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 801076a:	683b      	ldr	r3, [r7, #0]
 801076c:	f003 0301 	and.w	r3, r3, #1
 8010770:	2b00      	cmp	r3, #0
 8010772:	d002      	beq.n	801077a <get_fat+0xbc>
 8010774:	68bb      	ldr	r3, [r7, #8]
 8010776:	091b      	lsrs	r3, r3, #4
 8010778:	e002      	b.n	8010780 <get_fat+0xc2>
 801077a:	68bb      	ldr	r3, [r7, #8]
 801077c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8010780:	617b      	str	r3, [r7, #20]
			break;
 8010782:	e03f      	b.n	8010804 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8010784:	693b      	ldr	r3, [r7, #16]
 8010786:	6a1a      	ldr	r2, [r3, #32]
 8010788:	683b      	ldr	r3, [r7, #0]
 801078a:	0a1b      	lsrs	r3, r3, #8
 801078c:	4413      	add	r3, r2
 801078e:	4619      	mov	r1, r3
 8010790:	6938      	ldr	r0, [r7, #16]
 8010792:	f7ff fed9 	bl	8010548 <move_window>
 8010796:	4603      	mov	r3, r0
 8010798:	2b00      	cmp	r3, #0
 801079a:	d130      	bne.n	80107fe <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 801079c:	693b      	ldr	r3, [r7, #16]
 801079e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80107a2:	683b      	ldr	r3, [r7, #0]
 80107a4:	005b      	lsls	r3, r3, #1
 80107a6:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80107aa:	4413      	add	r3, r2
 80107ac:	4618      	mov	r0, r3
 80107ae:	f7ff fc1b 	bl	800ffe8 <ld_word>
 80107b2:	4603      	mov	r3, r0
 80107b4:	617b      	str	r3, [r7, #20]
			break;
 80107b6:	e025      	b.n	8010804 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80107b8:	693b      	ldr	r3, [r7, #16]
 80107ba:	6a1a      	ldr	r2, [r3, #32]
 80107bc:	683b      	ldr	r3, [r7, #0]
 80107be:	09db      	lsrs	r3, r3, #7
 80107c0:	4413      	add	r3, r2
 80107c2:	4619      	mov	r1, r3
 80107c4:	6938      	ldr	r0, [r7, #16]
 80107c6:	f7ff febf 	bl	8010548 <move_window>
 80107ca:	4603      	mov	r3, r0
 80107cc:	2b00      	cmp	r3, #0
 80107ce:	d118      	bne.n	8010802 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80107d0:	693b      	ldr	r3, [r7, #16]
 80107d2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80107d6:	683b      	ldr	r3, [r7, #0]
 80107d8:	009b      	lsls	r3, r3, #2
 80107da:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80107de:	4413      	add	r3, r2
 80107e0:	4618      	mov	r0, r3
 80107e2:	f7ff fc19 	bl	8010018 <ld_dword>
 80107e6:	4603      	mov	r3, r0
 80107e8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80107ec:	617b      	str	r3, [r7, #20]
			break;
 80107ee:	e009      	b.n	8010804 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80107f0:	2301      	movs	r3, #1
 80107f2:	617b      	str	r3, [r7, #20]
 80107f4:	e006      	b.n	8010804 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80107f6:	bf00      	nop
 80107f8:	e004      	b.n	8010804 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80107fa:	bf00      	nop
 80107fc:	e002      	b.n	8010804 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80107fe:	bf00      	nop
 8010800:	e000      	b.n	8010804 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8010802:	bf00      	nop
		}
	}

	return val;
 8010804:	697b      	ldr	r3, [r7, #20]
}
 8010806:	4618      	mov	r0, r3
 8010808:	3718      	adds	r7, #24
 801080a:	46bd      	mov	sp, r7
 801080c:	bd80      	pop	{r7, pc}

0801080e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 801080e:	b590      	push	{r4, r7, lr}
 8010810:	b089      	sub	sp, #36	; 0x24
 8010812:	af00      	add	r7, sp, #0
 8010814:	60f8      	str	r0, [r7, #12]
 8010816:	60b9      	str	r1, [r7, #8]
 8010818:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 801081a:	2302      	movs	r3, #2
 801081c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 801081e:	68bb      	ldr	r3, [r7, #8]
 8010820:	2b01      	cmp	r3, #1
 8010822:	f240 80d2 	bls.w	80109ca <put_fat+0x1bc>
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	695b      	ldr	r3, [r3, #20]
 801082a:	68ba      	ldr	r2, [r7, #8]
 801082c:	429a      	cmp	r2, r3
 801082e:	f080 80cc 	bcs.w	80109ca <put_fat+0x1bc>
		switch (fs->fs_type) {
 8010832:	68fb      	ldr	r3, [r7, #12]
 8010834:	781b      	ldrb	r3, [r3, #0]
 8010836:	2b03      	cmp	r3, #3
 8010838:	f000 8096 	beq.w	8010968 <put_fat+0x15a>
 801083c:	2b03      	cmp	r3, #3
 801083e:	f300 80cd 	bgt.w	80109dc <put_fat+0x1ce>
 8010842:	2b01      	cmp	r3, #1
 8010844:	d002      	beq.n	801084c <put_fat+0x3e>
 8010846:	2b02      	cmp	r3, #2
 8010848:	d06e      	beq.n	8010928 <put_fat+0x11a>
 801084a:	e0c7      	b.n	80109dc <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 801084c:	68bb      	ldr	r3, [r7, #8]
 801084e:	61bb      	str	r3, [r7, #24]
 8010850:	69bb      	ldr	r3, [r7, #24]
 8010852:	085b      	lsrs	r3, r3, #1
 8010854:	69ba      	ldr	r2, [r7, #24]
 8010856:	4413      	add	r3, r2
 8010858:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801085a:	68fb      	ldr	r3, [r7, #12]
 801085c:	6a1a      	ldr	r2, [r3, #32]
 801085e:	69bb      	ldr	r3, [r7, #24]
 8010860:	0a5b      	lsrs	r3, r3, #9
 8010862:	4413      	add	r3, r2
 8010864:	4619      	mov	r1, r3
 8010866:	68f8      	ldr	r0, [r7, #12]
 8010868:	f7ff fe6e 	bl	8010548 <move_window>
 801086c:	4603      	mov	r3, r0
 801086e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8010870:	7ffb      	ldrb	r3, [r7, #31]
 8010872:	2b00      	cmp	r3, #0
 8010874:	f040 80ab 	bne.w	80109ce <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8010878:	68fb      	ldr	r3, [r7, #12]
 801087a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 801087e:	69bb      	ldr	r3, [r7, #24]
 8010880:	1c59      	adds	r1, r3, #1
 8010882:	61b9      	str	r1, [r7, #24]
 8010884:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010888:	4413      	add	r3, r2
 801088a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 801088c:	68bb      	ldr	r3, [r7, #8]
 801088e:	f003 0301 	and.w	r3, r3, #1
 8010892:	2b00      	cmp	r3, #0
 8010894:	d00d      	beq.n	80108b2 <put_fat+0xa4>
 8010896:	697b      	ldr	r3, [r7, #20]
 8010898:	781b      	ldrb	r3, [r3, #0]
 801089a:	b25b      	sxtb	r3, r3
 801089c:	f003 030f 	and.w	r3, r3, #15
 80108a0:	b25a      	sxtb	r2, r3
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	b2db      	uxtb	r3, r3
 80108a6:	011b      	lsls	r3, r3, #4
 80108a8:	b25b      	sxtb	r3, r3
 80108aa:	4313      	orrs	r3, r2
 80108ac:	b25b      	sxtb	r3, r3
 80108ae:	b2db      	uxtb	r3, r3
 80108b0:	e001      	b.n	80108b6 <put_fat+0xa8>
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	b2db      	uxtb	r3, r3
 80108b6:	697a      	ldr	r2, [r7, #20]
 80108b8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80108ba:	68fb      	ldr	r3, [r7, #12]
 80108bc:	2201      	movs	r2, #1
 80108be:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80108c0:	68fb      	ldr	r3, [r7, #12]
 80108c2:	6a1a      	ldr	r2, [r3, #32]
 80108c4:	69bb      	ldr	r3, [r7, #24]
 80108c6:	0a5b      	lsrs	r3, r3, #9
 80108c8:	4413      	add	r3, r2
 80108ca:	4619      	mov	r1, r3
 80108cc:	68f8      	ldr	r0, [r7, #12]
 80108ce:	f7ff fe3b 	bl	8010548 <move_window>
 80108d2:	4603      	mov	r3, r0
 80108d4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80108d6:	7ffb      	ldrb	r3, [r7, #31]
 80108d8:	2b00      	cmp	r3, #0
 80108da:	d17a      	bne.n	80109d2 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 80108dc:	68fb      	ldr	r3, [r7, #12]
 80108de:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80108e2:	69bb      	ldr	r3, [r7, #24]
 80108e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80108e8:	4413      	add	r3, r2
 80108ea:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80108ec:	68bb      	ldr	r3, [r7, #8]
 80108ee:	f003 0301 	and.w	r3, r3, #1
 80108f2:	2b00      	cmp	r3, #0
 80108f4:	d003      	beq.n	80108fe <put_fat+0xf0>
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	091b      	lsrs	r3, r3, #4
 80108fa:	b2db      	uxtb	r3, r3
 80108fc:	e00e      	b.n	801091c <put_fat+0x10e>
 80108fe:	697b      	ldr	r3, [r7, #20]
 8010900:	781b      	ldrb	r3, [r3, #0]
 8010902:	b25b      	sxtb	r3, r3
 8010904:	f023 030f 	bic.w	r3, r3, #15
 8010908:	b25a      	sxtb	r2, r3
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	0a1b      	lsrs	r3, r3, #8
 801090e:	b25b      	sxtb	r3, r3
 8010910:	f003 030f 	and.w	r3, r3, #15
 8010914:	b25b      	sxtb	r3, r3
 8010916:	4313      	orrs	r3, r2
 8010918:	b25b      	sxtb	r3, r3
 801091a:	b2db      	uxtb	r3, r3
 801091c:	697a      	ldr	r2, [r7, #20]
 801091e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8010920:	68fb      	ldr	r3, [r7, #12]
 8010922:	2201      	movs	r2, #1
 8010924:	70da      	strb	r2, [r3, #3]
			break;
 8010926:	e059      	b.n	80109dc <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8010928:	68fb      	ldr	r3, [r7, #12]
 801092a:	6a1a      	ldr	r2, [r3, #32]
 801092c:	68bb      	ldr	r3, [r7, #8]
 801092e:	0a1b      	lsrs	r3, r3, #8
 8010930:	4413      	add	r3, r2
 8010932:	4619      	mov	r1, r3
 8010934:	68f8      	ldr	r0, [r7, #12]
 8010936:	f7ff fe07 	bl	8010548 <move_window>
 801093a:	4603      	mov	r3, r0
 801093c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801093e:	7ffb      	ldrb	r3, [r7, #31]
 8010940:	2b00      	cmp	r3, #0
 8010942:	d148      	bne.n	80109d6 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8010944:	68fb      	ldr	r3, [r7, #12]
 8010946:	f103 0230 	add.w	r2, r3, #48	; 0x30
 801094a:	68bb      	ldr	r3, [r7, #8]
 801094c:	005b      	lsls	r3, r3, #1
 801094e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8010952:	4413      	add	r3, r2
 8010954:	687a      	ldr	r2, [r7, #4]
 8010956:	b292      	uxth	r2, r2
 8010958:	4611      	mov	r1, r2
 801095a:	4618      	mov	r0, r3
 801095c:	f7ff fb7f 	bl	801005e <st_word>
			fs->wflag = 1;
 8010960:	68fb      	ldr	r3, [r7, #12]
 8010962:	2201      	movs	r2, #1
 8010964:	70da      	strb	r2, [r3, #3]
			break;
 8010966:	e039      	b.n	80109dc <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8010968:	68fb      	ldr	r3, [r7, #12]
 801096a:	6a1a      	ldr	r2, [r3, #32]
 801096c:	68bb      	ldr	r3, [r7, #8]
 801096e:	09db      	lsrs	r3, r3, #7
 8010970:	4413      	add	r3, r2
 8010972:	4619      	mov	r1, r3
 8010974:	68f8      	ldr	r0, [r7, #12]
 8010976:	f7ff fde7 	bl	8010548 <move_window>
 801097a:	4603      	mov	r3, r0
 801097c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801097e:	7ffb      	ldrb	r3, [r7, #31]
 8010980:	2b00      	cmp	r3, #0
 8010982:	d12a      	bne.n	80109da <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 801098a:	68fb      	ldr	r3, [r7, #12]
 801098c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8010990:	68bb      	ldr	r3, [r7, #8]
 8010992:	009b      	lsls	r3, r3, #2
 8010994:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8010998:	4413      	add	r3, r2
 801099a:	4618      	mov	r0, r3
 801099c:	f7ff fb3c 	bl	8010018 <ld_dword>
 80109a0:	4603      	mov	r3, r0
 80109a2:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80109a6:	4323      	orrs	r3, r4
 80109a8:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80109aa:	68fb      	ldr	r3, [r7, #12]
 80109ac:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80109b0:	68bb      	ldr	r3, [r7, #8]
 80109b2:	009b      	lsls	r3, r3, #2
 80109b4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80109b8:	4413      	add	r3, r2
 80109ba:	6879      	ldr	r1, [r7, #4]
 80109bc:	4618      	mov	r0, r3
 80109be:	f7ff fb69 	bl	8010094 <st_dword>
			fs->wflag = 1;
 80109c2:	68fb      	ldr	r3, [r7, #12]
 80109c4:	2201      	movs	r2, #1
 80109c6:	70da      	strb	r2, [r3, #3]
			break;
 80109c8:	e008      	b.n	80109dc <put_fat+0x1ce>
		}
	}
 80109ca:	bf00      	nop
 80109cc:	e006      	b.n	80109dc <put_fat+0x1ce>
			if (res != FR_OK) break;
 80109ce:	bf00      	nop
 80109d0:	e004      	b.n	80109dc <put_fat+0x1ce>
			if (res != FR_OK) break;
 80109d2:	bf00      	nop
 80109d4:	e002      	b.n	80109dc <put_fat+0x1ce>
			if (res != FR_OK) break;
 80109d6:	bf00      	nop
 80109d8:	e000      	b.n	80109dc <put_fat+0x1ce>
			if (res != FR_OK) break;
 80109da:	bf00      	nop
	return res;
 80109dc:	7ffb      	ldrb	r3, [r7, #31]
}
 80109de:	4618      	mov	r0, r3
 80109e0:	3724      	adds	r7, #36	; 0x24
 80109e2:	46bd      	mov	sp, r7
 80109e4:	bd90      	pop	{r4, r7, pc}

080109e6 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80109e6:	b580      	push	{r7, lr}
 80109e8:	b088      	sub	sp, #32
 80109ea:	af00      	add	r7, sp, #0
 80109ec:	60f8      	str	r0, [r7, #12]
 80109ee:	60b9      	str	r1, [r7, #8]
 80109f0:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80109f2:	2300      	movs	r3, #0
 80109f4:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80109f6:	68fb      	ldr	r3, [r7, #12]
 80109f8:	681b      	ldr	r3, [r3, #0]
 80109fa:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80109fc:	68bb      	ldr	r3, [r7, #8]
 80109fe:	2b01      	cmp	r3, #1
 8010a00:	d904      	bls.n	8010a0c <remove_chain+0x26>
 8010a02:	69bb      	ldr	r3, [r7, #24]
 8010a04:	695b      	ldr	r3, [r3, #20]
 8010a06:	68ba      	ldr	r2, [r7, #8]
 8010a08:	429a      	cmp	r2, r3
 8010a0a:	d301      	bcc.n	8010a10 <remove_chain+0x2a>
 8010a0c:	2302      	movs	r3, #2
 8010a0e:	e04b      	b.n	8010aa8 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	d00c      	beq.n	8010a30 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8010a16:	f04f 32ff 	mov.w	r2, #4294967295
 8010a1a:	6879      	ldr	r1, [r7, #4]
 8010a1c:	69b8      	ldr	r0, [r7, #24]
 8010a1e:	f7ff fef6 	bl	801080e <put_fat>
 8010a22:	4603      	mov	r3, r0
 8010a24:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8010a26:	7ffb      	ldrb	r3, [r7, #31]
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	d001      	beq.n	8010a30 <remove_chain+0x4a>
 8010a2c:	7ffb      	ldrb	r3, [r7, #31]
 8010a2e:	e03b      	b.n	8010aa8 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8010a30:	68b9      	ldr	r1, [r7, #8]
 8010a32:	68f8      	ldr	r0, [r7, #12]
 8010a34:	f7ff fe43 	bl	80106be <get_fat>
 8010a38:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8010a3a:	697b      	ldr	r3, [r7, #20]
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d031      	beq.n	8010aa4 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8010a40:	697b      	ldr	r3, [r7, #20]
 8010a42:	2b01      	cmp	r3, #1
 8010a44:	d101      	bne.n	8010a4a <remove_chain+0x64>
 8010a46:	2302      	movs	r3, #2
 8010a48:	e02e      	b.n	8010aa8 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8010a4a:	697b      	ldr	r3, [r7, #20]
 8010a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a50:	d101      	bne.n	8010a56 <remove_chain+0x70>
 8010a52:	2301      	movs	r3, #1
 8010a54:	e028      	b.n	8010aa8 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8010a56:	2200      	movs	r2, #0
 8010a58:	68b9      	ldr	r1, [r7, #8]
 8010a5a:	69b8      	ldr	r0, [r7, #24]
 8010a5c:	f7ff fed7 	bl	801080e <put_fat>
 8010a60:	4603      	mov	r3, r0
 8010a62:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8010a64:	7ffb      	ldrb	r3, [r7, #31]
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	d001      	beq.n	8010a6e <remove_chain+0x88>
 8010a6a:	7ffb      	ldrb	r3, [r7, #31]
 8010a6c:	e01c      	b.n	8010aa8 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8010a6e:	69bb      	ldr	r3, [r7, #24]
 8010a70:	691a      	ldr	r2, [r3, #16]
 8010a72:	69bb      	ldr	r3, [r7, #24]
 8010a74:	695b      	ldr	r3, [r3, #20]
 8010a76:	3b02      	subs	r3, #2
 8010a78:	429a      	cmp	r2, r3
 8010a7a:	d20b      	bcs.n	8010a94 <remove_chain+0xae>
			fs->free_clst++;
 8010a7c:	69bb      	ldr	r3, [r7, #24]
 8010a7e:	691b      	ldr	r3, [r3, #16]
 8010a80:	1c5a      	adds	r2, r3, #1
 8010a82:	69bb      	ldr	r3, [r7, #24]
 8010a84:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8010a86:	69bb      	ldr	r3, [r7, #24]
 8010a88:	791b      	ldrb	r3, [r3, #4]
 8010a8a:	f043 0301 	orr.w	r3, r3, #1
 8010a8e:	b2da      	uxtb	r2, r3
 8010a90:	69bb      	ldr	r3, [r7, #24]
 8010a92:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8010a94:	697b      	ldr	r3, [r7, #20]
 8010a96:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8010a98:	69bb      	ldr	r3, [r7, #24]
 8010a9a:	695b      	ldr	r3, [r3, #20]
 8010a9c:	68ba      	ldr	r2, [r7, #8]
 8010a9e:	429a      	cmp	r2, r3
 8010aa0:	d3c6      	bcc.n	8010a30 <remove_chain+0x4a>
 8010aa2:	e000      	b.n	8010aa6 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8010aa4:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8010aa6:	2300      	movs	r3, #0
}
 8010aa8:	4618      	mov	r0, r3
 8010aaa:	3720      	adds	r7, #32
 8010aac:	46bd      	mov	sp, r7
 8010aae:	bd80      	pop	{r7, pc}

08010ab0 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8010ab0:	b580      	push	{r7, lr}
 8010ab2:	b088      	sub	sp, #32
 8010ab4:	af00      	add	r7, sp, #0
 8010ab6:	6078      	str	r0, [r7, #4]
 8010ab8:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8010aba:	687b      	ldr	r3, [r7, #4]
 8010abc:	681b      	ldr	r3, [r3, #0]
 8010abe:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8010ac0:	683b      	ldr	r3, [r7, #0]
 8010ac2:	2b00      	cmp	r3, #0
 8010ac4:	d10d      	bne.n	8010ae2 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8010ac6:	693b      	ldr	r3, [r7, #16]
 8010ac8:	68db      	ldr	r3, [r3, #12]
 8010aca:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8010acc:	69bb      	ldr	r3, [r7, #24]
 8010ace:	2b00      	cmp	r3, #0
 8010ad0:	d004      	beq.n	8010adc <create_chain+0x2c>
 8010ad2:	693b      	ldr	r3, [r7, #16]
 8010ad4:	695b      	ldr	r3, [r3, #20]
 8010ad6:	69ba      	ldr	r2, [r7, #24]
 8010ad8:	429a      	cmp	r2, r3
 8010ada:	d31b      	bcc.n	8010b14 <create_chain+0x64>
 8010adc:	2301      	movs	r3, #1
 8010ade:	61bb      	str	r3, [r7, #24]
 8010ae0:	e018      	b.n	8010b14 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8010ae2:	6839      	ldr	r1, [r7, #0]
 8010ae4:	6878      	ldr	r0, [r7, #4]
 8010ae6:	f7ff fdea 	bl	80106be <get_fat>
 8010aea:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8010aec:	68fb      	ldr	r3, [r7, #12]
 8010aee:	2b01      	cmp	r3, #1
 8010af0:	d801      	bhi.n	8010af6 <create_chain+0x46>
 8010af2:	2301      	movs	r3, #1
 8010af4:	e070      	b.n	8010bd8 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8010af6:	68fb      	ldr	r3, [r7, #12]
 8010af8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010afc:	d101      	bne.n	8010b02 <create_chain+0x52>
 8010afe:	68fb      	ldr	r3, [r7, #12]
 8010b00:	e06a      	b.n	8010bd8 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8010b02:	693b      	ldr	r3, [r7, #16]
 8010b04:	695b      	ldr	r3, [r3, #20]
 8010b06:	68fa      	ldr	r2, [r7, #12]
 8010b08:	429a      	cmp	r2, r3
 8010b0a:	d201      	bcs.n	8010b10 <create_chain+0x60>
 8010b0c:	68fb      	ldr	r3, [r7, #12]
 8010b0e:	e063      	b.n	8010bd8 <create_chain+0x128>
		scl = clst;
 8010b10:	683b      	ldr	r3, [r7, #0]
 8010b12:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8010b14:	69bb      	ldr	r3, [r7, #24]
 8010b16:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8010b18:	69fb      	ldr	r3, [r7, #28]
 8010b1a:	3301      	adds	r3, #1
 8010b1c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8010b1e:	693b      	ldr	r3, [r7, #16]
 8010b20:	695b      	ldr	r3, [r3, #20]
 8010b22:	69fa      	ldr	r2, [r7, #28]
 8010b24:	429a      	cmp	r2, r3
 8010b26:	d307      	bcc.n	8010b38 <create_chain+0x88>
				ncl = 2;
 8010b28:	2302      	movs	r3, #2
 8010b2a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8010b2c:	69fa      	ldr	r2, [r7, #28]
 8010b2e:	69bb      	ldr	r3, [r7, #24]
 8010b30:	429a      	cmp	r2, r3
 8010b32:	d901      	bls.n	8010b38 <create_chain+0x88>
 8010b34:	2300      	movs	r3, #0
 8010b36:	e04f      	b.n	8010bd8 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8010b38:	69f9      	ldr	r1, [r7, #28]
 8010b3a:	6878      	ldr	r0, [r7, #4]
 8010b3c:	f7ff fdbf 	bl	80106be <get_fat>
 8010b40:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8010b42:	68fb      	ldr	r3, [r7, #12]
 8010b44:	2b00      	cmp	r3, #0
 8010b46:	d00e      	beq.n	8010b66 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8010b48:	68fb      	ldr	r3, [r7, #12]
 8010b4a:	2b01      	cmp	r3, #1
 8010b4c:	d003      	beq.n	8010b56 <create_chain+0xa6>
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b54:	d101      	bne.n	8010b5a <create_chain+0xaa>
 8010b56:	68fb      	ldr	r3, [r7, #12]
 8010b58:	e03e      	b.n	8010bd8 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8010b5a:	69fa      	ldr	r2, [r7, #28]
 8010b5c:	69bb      	ldr	r3, [r7, #24]
 8010b5e:	429a      	cmp	r2, r3
 8010b60:	d1da      	bne.n	8010b18 <create_chain+0x68>
 8010b62:	2300      	movs	r3, #0
 8010b64:	e038      	b.n	8010bd8 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8010b66:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8010b68:	f04f 32ff 	mov.w	r2, #4294967295
 8010b6c:	69f9      	ldr	r1, [r7, #28]
 8010b6e:	6938      	ldr	r0, [r7, #16]
 8010b70:	f7ff fe4d 	bl	801080e <put_fat>
 8010b74:	4603      	mov	r3, r0
 8010b76:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8010b78:	7dfb      	ldrb	r3, [r7, #23]
 8010b7a:	2b00      	cmp	r3, #0
 8010b7c:	d109      	bne.n	8010b92 <create_chain+0xe2>
 8010b7e:	683b      	ldr	r3, [r7, #0]
 8010b80:	2b00      	cmp	r3, #0
 8010b82:	d006      	beq.n	8010b92 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8010b84:	69fa      	ldr	r2, [r7, #28]
 8010b86:	6839      	ldr	r1, [r7, #0]
 8010b88:	6938      	ldr	r0, [r7, #16]
 8010b8a:	f7ff fe40 	bl	801080e <put_fat>
 8010b8e:	4603      	mov	r3, r0
 8010b90:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8010b92:	7dfb      	ldrb	r3, [r7, #23]
 8010b94:	2b00      	cmp	r3, #0
 8010b96:	d116      	bne.n	8010bc6 <create_chain+0x116>
		fs->last_clst = ncl;
 8010b98:	693b      	ldr	r3, [r7, #16]
 8010b9a:	69fa      	ldr	r2, [r7, #28]
 8010b9c:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8010b9e:	693b      	ldr	r3, [r7, #16]
 8010ba0:	691a      	ldr	r2, [r3, #16]
 8010ba2:	693b      	ldr	r3, [r7, #16]
 8010ba4:	695b      	ldr	r3, [r3, #20]
 8010ba6:	3b02      	subs	r3, #2
 8010ba8:	429a      	cmp	r2, r3
 8010baa:	d804      	bhi.n	8010bb6 <create_chain+0x106>
 8010bac:	693b      	ldr	r3, [r7, #16]
 8010bae:	691b      	ldr	r3, [r3, #16]
 8010bb0:	1e5a      	subs	r2, r3, #1
 8010bb2:	693b      	ldr	r3, [r7, #16]
 8010bb4:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8010bb6:	693b      	ldr	r3, [r7, #16]
 8010bb8:	791b      	ldrb	r3, [r3, #4]
 8010bba:	f043 0301 	orr.w	r3, r3, #1
 8010bbe:	b2da      	uxtb	r2, r3
 8010bc0:	693b      	ldr	r3, [r7, #16]
 8010bc2:	711a      	strb	r2, [r3, #4]
 8010bc4:	e007      	b.n	8010bd6 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8010bc6:	7dfb      	ldrb	r3, [r7, #23]
 8010bc8:	2b01      	cmp	r3, #1
 8010bca:	d102      	bne.n	8010bd2 <create_chain+0x122>
 8010bcc:	f04f 33ff 	mov.w	r3, #4294967295
 8010bd0:	e000      	b.n	8010bd4 <create_chain+0x124>
 8010bd2:	2301      	movs	r3, #1
 8010bd4:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8010bd6:	69fb      	ldr	r3, [r7, #28]
}
 8010bd8:	4618      	mov	r0, r3
 8010bda:	3720      	adds	r7, #32
 8010bdc:	46bd      	mov	sp, r7
 8010bde:	bd80      	pop	{r7, pc}

08010be0 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8010be0:	b480      	push	{r7}
 8010be2:	b087      	sub	sp, #28
 8010be4:	af00      	add	r7, sp, #0
 8010be6:	6078      	str	r0, [r7, #4]
 8010be8:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8010bea:	687b      	ldr	r3, [r7, #4]
 8010bec:	681b      	ldr	r3, [r3, #0]
 8010bee:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8010bf0:	687b      	ldr	r3, [r7, #4]
 8010bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010bf4:	3304      	adds	r3, #4
 8010bf6:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8010bf8:	683b      	ldr	r3, [r7, #0]
 8010bfa:	0a5b      	lsrs	r3, r3, #9
 8010bfc:	68fa      	ldr	r2, [r7, #12]
 8010bfe:	8952      	ldrh	r2, [r2, #10]
 8010c00:	fbb3 f3f2 	udiv	r3, r3, r2
 8010c04:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8010c06:	693b      	ldr	r3, [r7, #16]
 8010c08:	1d1a      	adds	r2, r3, #4
 8010c0a:	613a      	str	r2, [r7, #16]
 8010c0c:	681b      	ldr	r3, [r3, #0]
 8010c0e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8010c10:	68bb      	ldr	r3, [r7, #8]
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d101      	bne.n	8010c1a <clmt_clust+0x3a>
 8010c16:	2300      	movs	r3, #0
 8010c18:	e010      	b.n	8010c3c <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8010c1a:	697a      	ldr	r2, [r7, #20]
 8010c1c:	68bb      	ldr	r3, [r7, #8]
 8010c1e:	429a      	cmp	r2, r3
 8010c20:	d307      	bcc.n	8010c32 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8010c22:	697a      	ldr	r2, [r7, #20]
 8010c24:	68bb      	ldr	r3, [r7, #8]
 8010c26:	1ad3      	subs	r3, r2, r3
 8010c28:	617b      	str	r3, [r7, #20]
 8010c2a:	693b      	ldr	r3, [r7, #16]
 8010c2c:	3304      	adds	r3, #4
 8010c2e:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8010c30:	e7e9      	b.n	8010c06 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8010c32:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8010c34:	693b      	ldr	r3, [r7, #16]
 8010c36:	681a      	ldr	r2, [r3, #0]
 8010c38:	697b      	ldr	r3, [r7, #20]
 8010c3a:	4413      	add	r3, r2
}
 8010c3c:	4618      	mov	r0, r3
 8010c3e:	371c      	adds	r7, #28
 8010c40:	46bd      	mov	sp, r7
 8010c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c46:	4770      	bx	lr

08010c48 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8010c48:	b580      	push	{r7, lr}
 8010c4a:	b086      	sub	sp, #24
 8010c4c:	af00      	add	r7, sp, #0
 8010c4e:	6078      	str	r0, [r7, #4]
 8010c50:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	681b      	ldr	r3, [r3, #0]
 8010c56:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8010c58:	683b      	ldr	r3, [r7, #0]
 8010c5a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8010c5e:	d204      	bcs.n	8010c6a <dir_sdi+0x22>
 8010c60:	683b      	ldr	r3, [r7, #0]
 8010c62:	f003 031f 	and.w	r3, r3, #31
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d001      	beq.n	8010c6e <dir_sdi+0x26>
		return FR_INT_ERR;
 8010c6a:	2302      	movs	r3, #2
 8010c6c:	e063      	b.n	8010d36 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	683a      	ldr	r2, [r7, #0]
 8010c72:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	689b      	ldr	r3, [r3, #8]
 8010c78:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8010c7a:	697b      	ldr	r3, [r7, #20]
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	d106      	bne.n	8010c8e <dir_sdi+0x46>
 8010c80:	693b      	ldr	r3, [r7, #16]
 8010c82:	781b      	ldrb	r3, [r3, #0]
 8010c84:	2b02      	cmp	r3, #2
 8010c86:	d902      	bls.n	8010c8e <dir_sdi+0x46>
		clst = fs->dirbase;
 8010c88:	693b      	ldr	r3, [r7, #16]
 8010c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010c8c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8010c8e:	697b      	ldr	r3, [r7, #20]
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d10c      	bne.n	8010cae <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8010c94:	683b      	ldr	r3, [r7, #0]
 8010c96:	095b      	lsrs	r3, r3, #5
 8010c98:	693a      	ldr	r2, [r7, #16]
 8010c9a:	8912      	ldrh	r2, [r2, #8]
 8010c9c:	4293      	cmp	r3, r2
 8010c9e:	d301      	bcc.n	8010ca4 <dir_sdi+0x5c>
 8010ca0:	2302      	movs	r3, #2
 8010ca2:	e048      	b.n	8010d36 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8010ca4:	693b      	ldr	r3, [r7, #16]
 8010ca6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	61da      	str	r2, [r3, #28]
 8010cac:	e029      	b.n	8010d02 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8010cae:	693b      	ldr	r3, [r7, #16]
 8010cb0:	895b      	ldrh	r3, [r3, #10]
 8010cb2:	025b      	lsls	r3, r3, #9
 8010cb4:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8010cb6:	e019      	b.n	8010cec <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	6979      	ldr	r1, [r7, #20]
 8010cbc:	4618      	mov	r0, r3
 8010cbe:	f7ff fcfe 	bl	80106be <get_fat>
 8010cc2:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8010cc4:	697b      	ldr	r3, [r7, #20]
 8010cc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010cca:	d101      	bne.n	8010cd0 <dir_sdi+0x88>
 8010ccc:	2301      	movs	r3, #1
 8010cce:	e032      	b.n	8010d36 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8010cd0:	697b      	ldr	r3, [r7, #20]
 8010cd2:	2b01      	cmp	r3, #1
 8010cd4:	d904      	bls.n	8010ce0 <dir_sdi+0x98>
 8010cd6:	693b      	ldr	r3, [r7, #16]
 8010cd8:	695b      	ldr	r3, [r3, #20]
 8010cda:	697a      	ldr	r2, [r7, #20]
 8010cdc:	429a      	cmp	r2, r3
 8010cde:	d301      	bcc.n	8010ce4 <dir_sdi+0x9c>
 8010ce0:	2302      	movs	r3, #2
 8010ce2:	e028      	b.n	8010d36 <dir_sdi+0xee>
			ofs -= csz;
 8010ce4:	683a      	ldr	r2, [r7, #0]
 8010ce6:	68fb      	ldr	r3, [r7, #12]
 8010ce8:	1ad3      	subs	r3, r2, r3
 8010cea:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8010cec:	683a      	ldr	r2, [r7, #0]
 8010cee:	68fb      	ldr	r3, [r7, #12]
 8010cf0:	429a      	cmp	r2, r3
 8010cf2:	d2e1      	bcs.n	8010cb8 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8010cf4:	6979      	ldr	r1, [r7, #20]
 8010cf6:	6938      	ldr	r0, [r7, #16]
 8010cf8:	f7ff fcc2 	bl	8010680 <clust2sect>
 8010cfc:	4602      	mov	r2, r0
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	697a      	ldr	r2, [r7, #20]
 8010d06:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	69db      	ldr	r3, [r3, #28]
 8010d0c:	2b00      	cmp	r3, #0
 8010d0e:	d101      	bne.n	8010d14 <dir_sdi+0xcc>
 8010d10:	2302      	movs	r3, #2
 8010d12:	e010      	b.n	8010d36 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	69da      	ldr	r2, [r3, #28]
 8010d18:	683b      	ldr	r3, [r7, #0]
 8010d1a:	0a5b      	lsrs	r3, r3, #9
 8010d1c:	441a      	add	r2, r3
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8010d22:	693b      	ldr	r3, [r7, #16]
 8010d24:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8010d28:	683b      	ldr	r3, [r7, #0]
 8010d2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010d2e:	441a      	add	r2, r3
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8010d34:	2300      	movs	r3, #0
}
 8010d36:	4618      	mov	r0, r3
 8010d38:	3718      	adds	r7, #24
 8010d3a:	46bd      	mov	sp, r7
 8010d3c:	bd80      	pop	{r7, pc}

08010d3e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8010d3e:	b580      	push	{r7, lr}
 8010d40:	b086      	sub	sp, #24
 8010d42:	af00      	add	r7, sp, #0
 8010d44:	6078      	str	r0, [r7, #4]
 8010d46:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	681b      	ldr	r3, [r3, #0]
 8010d4c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8010d4e:	687b      	ldr	r3, [r7, #4]
 8010d50:	695b      	ldr	r3, [r3, #20]
 8010d52:	3320      	adds	r3, #32
 8010d54:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	69db      	ldr	r3, [r3, #28]
 8010d5a:	2b00      	cmp	r3, #0
 8010d5c:	d003      	beq.n	8010d66 <dir_next+0x28>
 8010d5e:	68bb      	ldr	r3, [r7, #8]
 8010d60:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8010d64:	d301      	bcc.n	8010d6a <dir_next+0x2c>
 8010d66:	2304      	movs	r3, #4
 8010d68:	e0aa      	b.n	8010ec0 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8010d6a:	68bb      	ldr	r3, [r7, #8]
 8010d6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	f040 8098 	bne.w	8010ea6 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	69db      	ldr	r3, [r3, #28]
 8010d7a:	1c5a      	adds	r2, r3, #1
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	699b      	ldr	r3, [r3, #24]
 8010d84:	2b00      	cmp	r3, #0
 8010d86:	d10b      	bne.n	8010da0 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8010d88:	68bb      	ldr	r3, [r7, #8]
 8010d8a:	095b      	lsrs	r3, r3, #5
 8010d8c:	68fa      	ldr	r2, [r7, #12]
 8010d8e:	8912      	ldrh	r2, [r2, #8]
 8010d90:	4293      	cmp	r3, r2
 8010d92:	f0c0 8088 	bcc.w	8010ea6 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	2200      	movs	r2, #0
 8010d9a:	61da      	str	r2, [r3, #28]
 8010d9c:	2304      	movs	r3, #4
 8010d9e:	e08f      	b.n	8010ec0 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8010da0:	68bb      	ldr	r3, [r7, #8]
 8010da2:	0a5b      	lsrs	r3, r3, #9
 8010da4:	68fa      	ldr	r2, [r7, #12]
 8010da6:	8952      	ldrh	r2, [r2, #10]
 8010da8:	3a01      	subs	r2, #1
 8010daa:	4013      	ands	r3, r2
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d17a      	bne.n	8010ea6 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8010db0:	687a      	ldr	r2, [r7, #4]
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	699b      	ldr	r3, [r3, #24]
 8010db6:	4619      	mov	r1, r3
 8010db8:	4610      	mov	r0, r2
 8010dba:	f7ff fc80 	bl	80106be <get_fat>
 8010dbe:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8010dc0:	697b      	ldr	r3, [r7, #20]
 8010dc2:	2b01      	cmp	r3, #1
 8010dc4:	d801      	bhi.n	8010dca <dir_next+0x8c>
 8010dc6:	2302      	movs	r3, #2
 8010dc8:	e07a      	b.n	8010ec0 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8010dca:	697b      	ldr	r3, [r7, #20]
 8010dcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010dd0:	d101      	bne.n	8010dd6 <dir_next+0x98>
 8010dd2:	2301      	movs	r3, #1
 8010dd4:	e074      	b.n	8010ec0 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8010dd6:	68fb      	ldr	r3, [r7, #12]
 8010dd8:	695b      	ldr	r3, [r3, #20]
 8010dda:	697a      	ldr	r2, [r7, #20]
 8010ddc:	429a      	cmp	r2, r3
 8010dde:	d358      	bcc.n	8010e92 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8010de0:	683b      	ldr	r3, [r7, #0]
 8010de2:	2b00      	cmp	r3, #0
 8010de4:	d104      	bne.n	8010df0 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	2200      	movs	r2, #0
 8010dea:	61da      	str	r2, [r3, #28]
 8010dec:	2304      	movs	r3, #4
 8010dee:	e067      	b.n	8010ec0 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8010df0:	687a      	ldr	r2, [r7, #4]
 8010df2:	687b      	ldr	r3, [r7, #4]
 8010df4:	699b      	ldr	r3, [r3, #24]
 8010df6:	4619      	mov	r1, r3
 8010df8:	4610      	mov	r0, r2
 8010dfa:	f7ff fe59 	bl	8010ab0 <create_chain>
 8010dfe:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8010e00:	697b      	ldr	r3, [r7, #20]
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	d101      	bne.n	8010e0a <dir_next+0xcc>
 8010e06:	2307      	movs	r3, #7
 8010e08:	e05a      	b.n	8010ec0 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8010e0a:	697b      	ldr	r3, [r7, #20]
 8010e0c:	2b01      	cmp	r3, #1
 8010e0e:	d101      	bne.n	8010e14 <dir_next+0xd6>
 8010e10:	2302      	movs	r3, #2
 8010e12:	e055      	b.n	8010ec0 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8010e14:	697b      	ldr	r3, [r7, #20]
 8010e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e1a:	d101      	bne.n	8010e20 <dir_next+0xe2>
 8010e1c:	2301      	movs	r3, #1
 8010e1e:	e04f      	b.n	8010ec0 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8010e20:	68f8      	ldr	r0, [r7, #12]
 8010e22:	f7ff fb4d 	bl	80104c0 <sync_window>
 8010e26:	4603      	mov	r3, r0
 8010e28:	2b00      	cmp	r3, #0
 8010e2a:	d001      	beq.n	8010e30 <dir_next+0xf2>
 8010e2c:	2301      	movs	r3, #1
 8010e2e:	e047      	b.n	8010ec0 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8010e30:	68fb      	ldr	r3, [r7, #12]
 8010e32:	3330      	adds	r3, #48	; 0x30
 8010e34:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010e38:	2100      	movs	r1, #0
 8010e3a:	4618      	mov	r0, r3
 8010e3c:	f7ff f977 	bl	801012e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8010e40:	2300      	movs	r3, #0
 8010e42:	613b      	str	r3, [r7, #16]
 8010e44:	6979      	ldr	r1, [r7, #20]
 8010e46:	68f8      	ldr	r0, [r7, #12]
 8010e48:	f7ff fc1a 	bl	8010680 <clust2sect>
 8010e4c:	4602      	mov	r2, r0
 8010e4e:	68fb      	ldr	r3, [r7, #12]
 8010e50:	62da      	str	r2, [r3, #44]	; 0x2c
 8010e52:	e012      	b.n	8010e7a <dir_next+0x13c>
						fs->wflag = 1;
 8010e54:	68fb      	ldr	r3, [r7, #12]
 8010e56:	2201      	movs	r2, #1
 8010e58:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8010e5a:	68f8      	ldr	r0, [r7, #12]
 8010e5c:	f7ff fb30 	bl	80104c0 <sync_window>
 8010e60:	4603      	mov	r3, r0
 8010e62:	2b00      	cmp	r3, #0
 8010e64:	d001      	beq.n	8010e6a <dir_next+0x12c>
 8010e66:	2301      	movs	r3, #1
 8010e68:	e02a      	b.n	8010ec0 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8010e6a:	693b      	ldr	r3, [r7, #16]
 8010e6c:	3301      	adds	r3, #1
 8010e6e:	613b      	str	r3, [r7, #16]
 8010e70:	68fb      	ldr	r3, [r7, #12]
 8010e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e74:	1c5a      	adds	r2, r3, #1
 8010e76:	68fb      	ldr	r3, [r7, #12]
 8010e78:	62da      	str	r2, [r3, #44]	; 0x2c
 8010e7a:	68fb      	ldr	r3, [r7, #12]
 8010e7c:	895b      	ldrh	r3, [r3, #10]
 8010e7e:	461a      	mov	r2, r3
 8010e80:	693b      	ldr	r3, [r7, #16]
 8010e82:	4293      	cmp	r3, r2
 8010e84:	d3e6      	bcc.n	8010e54 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8010e86:	68fb      	ldr	r3, [r7, #12]
 8010e88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e8a:	693b      	ldr	r3, [r7, #16]
 8010e8c:	1ad2      	subs	r2, r2, r3
 8010e8e:	68fb      	ldr	r3, [r7, #12]
 8010e90:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	697a      	ldr	r2, [r7, #20]
 8010e96:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8010e98:	6979      	ldr	r1, [r7, #20]
 8010e9a:	68f8      	ldr	r0, [r7, #12]
 8010e9c:	f7ff fbf0 	bl	8010680 <clust2sect>
 8010ea0:	4602      	mov	r2, r0
 8010ea2:	687b      	ldr	r3, [r7, #4]
 8010ea4:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	68ba      	ldr	r2, [r7, #8]
 8010eaa:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8010eac:	68fb      	ldr	r3, [r7, #12]
 8010eae:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8010eb2:	68bb      	ldr	r3, [r7, #8]
 8010eb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010eb8:	441a      	add	r2, r3
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8010ebe:	2300      	movs	r3, #0
}
 8010ec0:	4618      	mov	r0, r3
 8010ec2:	3718      	adds	r7, #24
 8010ec4:	46bd      	mov	sp, r7
 8010ec6:	bd80      	pop	{r7, pc}

08010ec8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8010ec8:	b580      	push	{r7, lr}
 8010eca:	b086      	sub	sp, #24
 8010ecc:	af00      	add	r7, sp, #0
 8010ece:	6078      	str	r0, [r7, #4]
 8010ed0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	681b      	ldr	r3, [r3, #0]
 8010ed6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8010ed8:	2100      	movs	r1, #0
 8010eda:	6878      	ldr	r0, [r7, #4]
 8010edc:	f7ff feb4 	bl	8010c48 <dir_sdi>
 8010ee0:	4603      	mov	r3, r0
 8010ee2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010ee4:	7dfb      	ldrb	r3, [r7, #23]
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	d12b      	bne.n	8010f42 <dir_alloc+0x7a>
		n = 0;
 8010eea:	2300      	movs	r3, #0
 8010eec:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	69db      	ldr	r3, [r3, #28]
 8010ef2:	4619      	mov	r1, r3
 8010ef4:	68f8      	ldr	r0, [r7, #12]
 8010ef6:	f7ff fb27 	bl	8010548 <move_window>
 8010efa:	4603      	mov	r3, r0
 8010efc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8010efe:	7dfb      	ldrb	r3, [r7, #23]
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d11d      	bne.n	8010f40 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	6a1b      	ldr	r3, [r3, #32]
 8010f08:	781b      	ldrb	r3, [r3, #0]
 8010f0a:	2be5      	cmp	r3, #229	; 0xe5
 8010f0c:	d004      	beq.n	8010f18 <dir_alloc+0x50>
 8010f0e:	687b      	ldr	r3, [r7, #4]
 8010f10:	6a1b      	ldr	r3, [r3, #32]
 8010f12:	781b      	ldrb	r3, [r3, #0]
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	d107      	bne.n	8010f28 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8010f18:	693b      	ldr	r3, [r7, #16]
 8010f1a:	3301      	adds	r3, #1
 8010f1c:	613b      	str	r3, [r7, #16]
 8010f1e:	693a      	ldr	r2, [r7, #16]
 8010f20:	683b      	ldr	r3, [r7, #0]
 8010f22:	429a      	cmp	r2, r3
 8010f24:	d102      	bne.n	8010f2c <dir_alloc+0x64>
 8010f26:	e00c      	b.n	8010f42 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8010f28:	2300      	movs	r3, #0
 8010f2a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8010f2c:	2101      	movs	r1, #1
 8010f2e:	6878      	ldr	r0, [r7, #4]
 8010f30:	f7ff ff05 	bl	8010d3e <dir_next>
 8010f34:	4603      	mov	r3, r0
 8010f36:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8010f38:	7dfb      	ldrb	r3, [r7, #23]
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	d0d7      	beq.n	8010eee <dir_alloc+0x26>
 8010f3e:	e000      	b.n	8010f42 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8010f40:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8010f42:	7dfb      	ldrb	r3, [r7, #23]
 8010f44:	2b04      	cmp	r3, #4
 8010f46:	d101      	bne.n	8010f4c <dir_alloc+0x84>
 8010f48:	2307      	movs	r3, #7
 8010f4a:	75fb      	strb	r3, [r7, #23]
	return res;
 8010f4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8010f4e:	4618      	mov	r0, r3
 8010f50:	3718      	adds	r7, #24
 8010f52:	46bd      	mov	sp, r7
 8010f54:	bd80      	pop	{r7, pc}

08010f56 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8010f56:	b580      	push	{r7, lr}
 8010f58:	b084      	sub	sp, #16
 8010f5a:	af00      	add	r7, sp, #0
 8010f5c:	6078      	str	r0, [r7, #4]
 8010f5e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8010f60:	683b      	ldr	r3, [r7, #0]
 8010f62:	331a      	adds	r3, #26
 8010f64:	4618      	mov	r0, r3
 8010f66:	f7ff f83f 	bl	800ffe8 <ld_word>
 8010f6a:	4603      	mov	r3, r0
 8010f6c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8010f6e:	687b      	ldr	r3, [r7, #4]
 8010f70:	781b      	ldrb	r3, [r3, #0]
 8010f72:	2b03      	cmp	r3, #3
 8010f74:	d109      	bne.n	8010f8a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8010f76:	683b      	ldr	r3, [r7, #0]
 8010f78:	3314      	adds	r3, #20
 8010f7a:	4618      	mov	r0, r3
 8010f7c:	f7ff f834 	bl	800ffe8 <ld_word>
 8010f80:	4603      	mov	r3, r0
 8010f82:	041b      	lsls	r3, r3, #16
 8010f84:	68fa      	ldr	r2, [r7, #12]
 8010f86:	4313      	orrs	r3, r2
 8010f88:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8010f8a:	68fb      	ldr	r3, [r7, #12]
}
 8010f8c:	4618      	mov	r0, r3
 8010f8e:	3710      	adds	r7, #16
 8010f90:	46bd      	mov	sp, r7
 8010f92:	bd80      	pop	{r7, pc}

08010f94 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8010f94:	b580      	push	{r7, lr}
 8010f96:	b084      	sub	sp, #16
 8010f98:	af00      	add	r7, sp, #0
 8010f9a:	60f8      	str	r0, [r7, #12]
 8010f9c:	60b9      	str	r1, [r7, #8]
 8010f9e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8010fa0:	68bb      	ldr	r3, [r7, #8]
 8010fa2:	331a      	adds	r3, #26
 8010fa4:	687a      	ldr	r2, [r7, #4]
 8010fa6:	b292      	uxth	r2, r2
 8010fa8:	4611      	mov	r1, r2
 8010faa:	4618      	mov	r0, r3
 8010fac:	f7ff f857 	bl	801005e <st_word>
	if (fs->fs_type == FS_FAT32) {
 8010fb0:	68fb      	ldr	r3, [r7, #12]
 8010fb2:	781b      	ldrb	r3, [r3, #0]
 8010fb4:	2b03      	cmp	r3, #3
 8010fb6:	d109      	bne.n	8010fcc <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8010fb8:	68bb      	ldr	r3, [r7, #8]
 8010fba:	f103 0214 	add.w	r2, r3, #20
 8010fbe:	687b      	ldr	r3, [r7, #4]
 8010fc0:	0c1b      	lsrs	r3, r3, #16
 8010fc2:	b29b      	uxth	r3, r3
 8010fc4:	4619      	mov	r1, r3
 8010fc6:	4610      	mov	r0, r2
 8010fc8:	f7ff f849 	bl	801005e <st_word>
	}
}
 8010fcc:	bf00      	nop
 8010fce:	3710      	adds	r7, #16
 8010fd0:	46bd      	mov	sp, r7
 8010fd2:	bd80      	pop	{r7, pc}

08010fd4 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8010fd4:	b580      	push	{r7, lr}
 8010fd6:	b086      	sub	sp, #24
 8010fd8:	af00      	add	r7, sp, #0
 8010fda:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	681b      	ldr	r3, [r3, #0]
 8010fe0:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8010fe2:	2100      	movs	r1, #0
 8010fe4:	6878      	ldr	r0, [r7, #4]
 8010fe6:	f7ff fe2f 	bl	8010c48 <dir_sdi>
 8010fea:	4603      	mov	r3, r0
 8010fec:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8010fee:	7dfb      	ldrb	r3, [r7, #23]
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	d001      	beq.n	8010ff8 <dir_find+0x24>
 8010ff4:	7dfb      	ldrb	r3, [r7, #23]
 8010ff6:	e03e      	b.n	8011076 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	69db      	ldr	r3, [r3, #28]
 8010ffc:	4619      	mov	r1, r3
 8010ffe:	6938      	ldr	r0, [r7, #16]
 8011000:	f7ff faa2 	bl	8010548 <move_window>
 8011004:	4603      	mov	r3, r0
 8011006:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8011008:	7dfb      	ldrb	r3, [r7, #23]
 801100a:	2b00      	cmp	r3, #0
 801100c:	d12f      	bne.n	801106e <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	6a1b      	ldr	r3, [r3, #32]
 8011012:	781b      	ldrb	r3, [r3, #0]
 8011014:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8011016:	7bfb      	ldrb	r3, [r7, #15]
 8011018:	2b00      	cmp	r3, #0
 801101a:	d102      	bne.n	8011022 <dir_find+0x4e>
 801101c:	2304      	movs	r3, #4
 801101e:	75fb      	strb	r3, [r7, #23]
 8011020:	e028      	b.n	8011074 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	6a1b      	ldr	r3, [r3, #32]
 8011026:	330b      	adds	r3, #11
 8011028:	781b      	ldrb	r3, [r3, #0]
 801102a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801102e:	b2da      	uxtb	r2, r3
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8011034:	687b      	ldr	r3, [r7, #4]
 8011036:	6a1b      	ldr	r3, [r3, #32]
 8011038:	330b      	adds	r3, #11
 801103a:	781b      	ldrb	r3, [r3, #0]
 801103c:	f003 0308 	and.w	r3, r3, #8
 8011040:	2b00      	cmp	r3, #0
 8011042:	d10a      	bne.n	801105a <dir_find+0x86>
 8011044:	687b      	ldr	r3, [r7, #4]
 8011046:	6a18      	ldr	r0, [r3, #32]
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	3324      	adds	r3, #36	; 0x24
 801104c:	220b      	movs	r2, #11
 801104e:	4619      	mov	r1, r3
 8011050:	f7ff f888 	bl	8010164 <mem_cmp>
 8011054:	4603      	mov	r3, r0
 8011056:	2b00      	cmp	r3, #0
 8011058:	d00b      	beq.n	8011072 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 801105a:	2100      	movs	r1, #0
 801105c:	6878      	ldr	r0, [r7, #4]
 801105e:	f7ff fe6e 	bl	8010d3e <dir_next>
 8011062:	4603      	mov	r3, r0
 8011064:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8011066:	7dfb      	ldrb	r3, [r7, #23]
 8011068:	2b00      	cmp	r3, #0
 801106a:	d0c5      	beq.n	8010ff8 <dir_find+0x24>
 801106c:	e002      	b.n	8011074 <dir_find+0xa0>
		if (res != FR_OK) break;
 801106e:	bf00      	nop
 8011070:	e000      	b.n	8011074 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8011072:	bf00      	nop

	return res;
 8011074:	7dfb      	ldrb	r3, [r7, #23]
}
 8011076:	4618      	mov	r0, r3
 8011078:	3718      	adds	r7, #24
 801107a:	46bd      	mov	sp, r7
 801107c:	bd80      	pop	{r7, pc}

0801107e <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 801107e:	b580      	push	{r7, lr}
 8011080:	b084      	sub	sp, #16
 8011082:	af00      	add	r7, sp, #0
 8011084:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	681b      	ldr	r3, [r3, #0]
 801108a:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 801108c:	2101      	movs	r1, #1
 801108e:	6878      	ldr	r0, [r7, #4]
 8011090:	f7ff ff1a 	bl	8010ec8 <dir_alloc>
 8011094:	4603      	mov	r3, r0
 8011096:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8011098:	7bfb      	ldrb	r3, [r7, #15]
 801109a:	2b00      	cmp	r3, #0
 801109c:	d11c      	bne.n	80110d8 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 801109e:	687b      	ldr	r3, [r7, #4]
 80110a0:	69db      	ldr	r3, [r3, #28]
 80110a2:	4619      	mov	r1, r3
 80110a4:	68b8      	ldr	r0, [r7, #8]
 80110a6:	f7ff fa4f 	bl	8010548 <move_window>
 80110aa:	4603      	mov	r3, r0
 80110ac:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80110ae:	7bfb      	ldrb	r3, [r7, #15]
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d111      	bne.n	80110d8 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	6a1b      	ldr	r3, [r3, #32]
 80110b8:	2220      	movs	r2, #32
 80110ba:	2100      	movs	r1, #0
 80110bc:	4618      	mov	r0, r3
 80110be:	f7ff f836 	bl	801012e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80110c2:	687b      	ldr	r3, [r7, #4]
 80110c4:	6a18      	ldr	r0, [r3, #32]
 80110c6:	687b      	ldr	r3, [r7, #4]
 80110c8:	3324      	adds	r3, #36	; 0x24
 80110ca:	220b      	movs	r2, #11
 80110cc:	4619      	mov	r1, r3
 80110ce:	f7ff f80d 	bl	80100ec <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80110d2:	68bb      	ldr	r3, [r7, #8]
 80110d4:	2201      	movs	r2, #1
 80110d6:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80110d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80110da:	4618      	mov	r0, r3
 80110dc:	3710      	adds	r7, #16
 80110de:	46bd      	mov	sp, r7
 80110e0:	bd80      	pop	{r7, pc}
	...

080110e4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80110e4:	b580      	push	{r7, lr}
 80110e6:	b088      	sub	sp, #32
 80110e8:	af00      	add	r7, sp, #0
 80110ea:	6078      	str	r0, [r7, #4]
 80110ec:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80110ee:	683b      	ldr	r3, [r7, #0]
 80110f0:	681b      	ldr	r3, [r3, #0]
 80110f2:	60fb      	str	r3, [r7, #12]
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	3324      	adds	r3, #36	; 0x24
 80110f8:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80110fa:	220b      	movs	r2, #11
 80110fc:	2120      	movs	r1, #32
 80110fe:	68b8      	ldr	r0, [r7, #8]
 8011100:	f7ff f815 	bl	801012e <mem_set>
	si = i = 0; ni = 8;
 8011104:	2300      	movs	r3, #0
 8011106:	613b      	str	r3, [r7, #16]
 8011108:	693b      	ldr	r3, [r7, #16]
 801110a:	61fb      	str	r3, [r7, #28]
 801110c:	2308      	movs	r3, #8
 801110e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8011110:	69fb      	ldr	r3, [r7, #28]
 8011112:	1c5a      	adds	r2, r3, #1
 8011114:	61fa      	str	r2, [r7, #28]
 8011116:	68fa      	ldr	r2, [r7, #12]
 8011118:	4413      	add	r3, r2
 801111a:	781b      	ldrb	r3, [r3, #0]
 801111c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 801111e:	7efb      	ldrb	r3, [r7, #27]
 8011120:	2b20      	cmp	r3, #32
 8011122:	d94e      	bls.n	80111c2 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8011124:	7efb      	ldrb	r3, [r7, #27]
 8011126:	2b2f      	cmp	r3, #47	; 0x2f
 8011128:	d006      	beq.n	8011138 <create_name+0x54>
 801112a:	7efb      	ldrb	r3, [r7, #27]
 801112c:	2b5c      	cmp	r3, #92	; 0x5c
 801112e:	d110      	bne.n	8011152 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8011130:	e002      	b.n	8011138 <create_name+0x54>
 8011132:	69fb      	ldr	r3, [r7, #28]
 8011134:	3301      	adds	r3, #1
 8011136:	61fb      	str	r3, [r7, #28]
 8011138:	68fa      	ldr	r2, [r7, #12]
 801113a:	69fb      	ldr	r3, [r7, #28]
 801113c:	4413      	add	r3, r2
 801113e:	781b      	ldrb	r3, [r3, #0]
 8011140:	2b2f      	cmp	r3, #47	; 0x2f
 8011142:	d0f6      	beq.n	8011132 <create_name+0x4e>
 8011144:	68fa      	ldr	r2, [r7, #12]
 8011146:	69fb      	ldr	r3, [r7, #28]
 8011148:	4413      	add	r3, r2
 801114a:	781b      	ldrb	r3, [r3, #0]
 801114c:	2b5c      	cmp	r3, #92	; 0x5c
 801114e:	d0f0      	beq.n	8011132 <create_name+0x4e>
			break;
 8011150:	e038      	b.n	80111c4 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8011152:	7efb      	ldrb	r3, [r7, #27]
 8011154:	2b2e      	cmp	r3, #46	; 0x2e
 8011156:	d003      	beq.n	8011160 <create_name+0x7c>
 8011158:	693a      	ldr	r2, [r7, #16]
 801115a:	697b      	ldr	r3, [r7, #20]
 801115c:	429a      	cmp	r2, r3
 801115e:	d30c      	bcc.n	801117a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8011160:	697b      	ldr	r3, [r7, #20]
 8011162:	2b0b      	cmp	r3, #11
 8011164:	d002      	beq.n	801116c <create_name+0x88>
 8011166:	7efb      	ldrb	r3, [r7, #27]
 8011168:	2b2e      	cmp	r3, #46	; 0x2e
 801116a:	d001      	beq.n	8011170 <create_name+0x8c>
 801116c:	2306      	movs	r3, #6
 801116e:	e044      	b.n	80111fa <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8011170:	2308      	movs	r3, #8
 8011172:	613b      	str	r3, [r7, #16]
 8011174:	230b      	movs	r3, #11
 8011176:	617b      	str	r3, [r7, #20]
			continue;
 8011178:	e022      	b.n	80111c0 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 801117a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801117e:	2b00      	cmp	r3, #0
 8011180:	da04      	bge.n	801118c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8011182:	7efb      	ldrb	r3, [r7, #27]
 8011184:	3b80      	subs	r3, #128	; 0x80
 8011186:	4a1f      	ldr	r2, [pc, #124]	; (8011204 <create_name+0x120>)
 8011188:	5cd3      	ldrb	r3, [r2, r3]
 801118a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 801118c:	7efb      	ldrb	r3, [r7, #27]
 801118e:	4619      	mov	r1, r3
 8011190:	481d      	ldr	r0, [pc, #116]	; (8011208 <create_name+0x124>)
 8011192:	f7ff f80e 	bl	80101b2 <chk_chr>
 8011196:	4603      	mov	r3, r0
 8011198:	2b00      	cmp	r3, #0
 801119a:	d001      	beq.n	80111a0 <create_name+0xbc>
 801119c:	2306      	movs	r3, #6
 801119e:	e02c      	b.n	80111fa <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80111a0:	7efb      	ldrb	r3, [r7, #27]
 80111a2:	2b60      	cmp	r3, #96	; 0x60
 80111a4:	d905      	bls.n	80111b2 <create_name+0xce>
 80111a6:	7efb      	ldrb	r3, [r7, #27]
 80111a8:	2b7a      	cmp	r3, #122	; 0x7a
 80111aa:	d802      	bhi.n	80111b2 <create_name+0xce>
 80111ac:	7efb      	ldrb	r3, [r7, #27]
 80111ae:	3b20      	subs	r3, #32
 80111b0:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 80111b2:	693b      	ldr	r3, [r7, #16]
 80111b4:	1c5a      	adds	r2, r3, #1
 80111b6:	613a      	str	r2, [r7, #16]
 80111b8:	68ba      	ldr	r2, [r7, #8]
 80111ba:	4413      	add	r3, r2
 80111bc:	7efa      	ldrb	r2, [r7, #27]
 80111be:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80111c0:	e7a6      	b.n	8011110 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80111c2:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80111c4:	68fa      	ldr	r2, [r7, #12]
 80111c6:	69fb      	ldr	r3, [r7, #28]
 80111c8:	441a      	add	r2, r3
 80111ca:	683b      	ldr	r3, [r7, #0]
 80111cc:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80111ce:	693b      	ldr	r3, [r7, #16]
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	d101      	bne.n	80111d8 <create_name+0xf4>
 80111d4:	2306      	movs	r3, #6
 80111d6:	e010      	b.n	80111fa <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80111d8:	68bb      	ldr	r3, [r7, #8]
 80111da:	781b      	ldrb	r3, [r3, #0]
 80111dc:	2be5      	cmp	r3, #229	; 0xe5
 80111de:	d102      	bne.n	80111e6 <create_name+0x102>
 80111e0:	68bb      	ldr	r3, [r7, #8]
 80111e2:	2205      	movs	r2, #5
 80111e4:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80111e6:	7efb      	ldrb	r3, [r7, #27]
 80111e8:	2b20      	cmp	r3, #32
 80111ea:	d801      	bhi.n	80111f0 <create_name+0x10c>
 80111ec:	2204      	movs	r2, #4
 80111ee:	e000      	b.n	80111f2 <create_name+0x10e>
 80111f0:	2200      	movs	r2, #0
 80111f2:	68bb      	ldr	r3, [r7, #8]
 80111f4:	330b      	adds	r3, #11
 80111f6:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80111f8:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80111fa:	4618      	mov	r0, r3
 80111fc:	3720      	adds	r7, #32
 80111fe:	46bd      	mov	sp, r7
 8011200:	bd80      	pop	{r7, pc}
 8011202:	bf00      	nop
 8011204:	0801a474 	.word	0x0801a474
 8011208:	08018a90 	.word	0x08018a90

0801120c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 801120c:	b580      	push	{r7, lr}
 801120e:	b086      	sub	sp, #24
 8011210:	af00      	add	r7, sp, #0
 8011212:	6078      	str	r0, [r7, #4]
 8011214:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 801121a:	693b      	ldr	r3, [r7, #16]
 801121c:	681b      	ldr	r3, [r3, #0]
 801121e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8011220:	e002      	b.n	8011228 <follow_path+0x1c>
 8011222:	683b      	ldr	r3, [r7, #0]
 8011224:	3301      	adds	r3, #1
 8011226:	603b      	str	r3, [r7, #0]
 8011228:	683b      	ldr	r3, [r7, #0]
 801122a:	781b      	ldrb	r3, [r3, #0]
 801122c:	2b2f      	cmp	r3, #47	; 0x2f
 801122e:	d0f8      	beq.n	8011222 <follow_path+0x16>
 8011230:	683b      	ldr	r3, [r7, #0]
 8011232:	781b      	ldrb	r3, [r3, #0]
 8011234:	2b5c      	cmp	r3, #92	; 0x5c
 8011236:	d0f4      	beq.n	8011222 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8011238:	693b      	ldr	r3, [r7, #16]
 801123a:	2200      	movs	r2, #0
 801123c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801123e:	683b      	ldr	r3, [r7, #0]
 8011240:	781b      	ldrb	r3, [r3, #0]
 8011242:	2b1f      	cmp	r3, #31
 8011244:	d80a      	bhi.n	801125c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8011246:	687b      	ldr	r3, [r7, #4]
 8011248:	2280      	movs	r2, #128	; 0x80
 801124a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 801124e:	2100      	movs	r1, #0
 8011250:	6878      	ldr	r0, [r7, #4]
 8011252:	f7ff fcf9 	bl	8010c48 <dir_sdi>
 8011256:	4603      	mov	r3, r0
 8011258:	75fb      	strb	r3, [r7, #23]
 801125a:	e043      	b.n	80112e4 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801125c:	463b      	mov	r3, r7
 801125e:	4619      	mov	r1, r3
 8011260:	6878      	ldr	r0, [r7, #4]
 8011262:	f7ff ff3f 	bl	80110e4 <create_name>
 8011266:	4603      	mov	r3, r0
 8011268:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801126a:	7dfb      	ldrb	r3, [r7, #23]
 801126c:	2b00      	cmp	r3, #0
 801126e:	d134      	bne.n	80112da <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8011270:	6878      	ldr	r0, [r7, #4]
 8011272:	f7ff feaf 	bl	8010fd4 <dir_find>
 8011276:	4603      	mov	r3, r0
 8011278:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011280:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8011282:	7dfb      	ldrb	r3, [r7, #23]
 8011284:	2b00      	cmp	r3, #0
 8011286:	d00a      	beq.n	801129e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8011288:	7dfb      	ldrb	r3, [r7, #23]
 801128a:	2b04      	cmp	r3, #4
 801128c:	d127      	bne.n	80112de <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 801128e:	7afb      	ldrb	r3, [r7, #11]
 8011290:	f003 0304 	and.w	r3, r3, #4
 8011294:	2b00      	cmp	r3, #0
 8011296:	d122      	bne.n	80112de <follow_path+0xd2>
 8011298:	2305      	movs	r3, #5
 801129a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 801129c:	e01f      	b.n	80112de <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801129e:	7afb      	ldrb	r3, [r7, #11]
 80112a0:	f003 0304 	and.w	r3, r3, #4
 80112a4:	2b00      	cmp	r3, #0
 80112a6:	d11c      	bne.n	80112e2 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80112a8:	693b      	ldr	r3, [r7, #16]
 80112aa:	799b      	ldrb	r3, [r3, #6]
 80112ac:	f003 0310 	and.w	r3, r3, #16
 80112b0:	2b00      	cmp	r3, #0
 80112b2:	d102      	bne.n	80112ba <follow_path+0xae>
				res = FR_NO_PATH; break;
 80112b4:	2305      	movs	r3, #5
 80112b6:	75fb      	strb	r3, [r7, #23]
 80112b8:	e014      	b.n	80112e4 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80112ba:	68fb      	ldr	r3, [r7, #12]
 80112bc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80112c0:	687b      	ldr	r3, [r7, #4]
 80112c2:	695b      	ldr	r3, [r3, #20]
 80112c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80112c8:	4413      	add	r3, r2
 80112ca:	4619      	mov	r1, r3
 80112cc:	68f8      	ldr	r0, [r7, #12]
 80112ce:	f7ff fe42 	bl	8010f56 <ld_clust>
 80112d2:	4602      	mov	r2, r0
 80112d4:	693b      	ldr	r3, [r7, #16]
 80112d6:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80112d8:	e7c0      	b.n	801125c <follow_path+0x50>
			if (res != FR_OK) break;
 80112da:	bf00      	nop
 80112dc:	e002      	b.n	80112e4 <follow_path+0xd8>
				break;
 80112de:	bf00      	nop
 80112e0:	e000      	b.n	80112e4 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80112e2:	bf00      	nop
			}
		}
	}

	return res;
 80112e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80112e6:	4618      	mov	r0, r3
 80112e8:	3718      	adds	r7, #24
 80112ea:	46bd      	mov	sp, r7
 80112ec:	bd80      	pop	{r7, pc}

080112ee <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80112ee:	b480      	push	{r7}
 80112f0:	b087      	sub	sp, #28
 80112f2:	af00      	add	r7, sp, #0
 80112f4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80112f6:	f04f 33ff 	mov.w	r3, #4294967295
 80112fa:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	681b      	ldr	r3, [r3, #0]
 8011300:	2b00      	cmp	r3, #0
 8011302:	d031      	beq.n	8011368 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8011304:	687b      	ldr	r3, [r7, #4]
 8011306:	681b      	ldr	r3, [r3, #0]
 8011308:	617b      	str	r3, [r7, #20]
 801130a:	e002      	b.n	8011312 <get_ldnumber+0x24>
 801130c:	697b      	ldr	r3, [r7, #20]
 801130e:	3301      	adds	r3, #1
 8011310:	617b      	str	r3, [r7, #20]
 8011312:	697b      	ldr	r3, [r7, #20]
 8011314:	781b      	ldrb	r3, [r3, #0]
 8011316:	2b20      	cmp	r3, #32
 8011318:	d903      	bls.n	8011322 <get_ldnumber+0x34>
 801131a:	697b      	ldr	r3, [r7, #20]
 801131c:	781b      	ldrb	r3, [r3, #0]
 801131e:	2b3a      	cmp	r3, #58	; 0x3a
 8011320:	d1f4      	bne.n	801130c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8011322:	697b      	ldr	r3, [r7, #20]
 8011324:	781b      	ldrb	r3, [r3, #0]
 8011326:	2b3a      	cmp	r3, #58	; 0x3a
 8011328:	d11c      	bne.n	8011364 <get_ldnumber+0x76>
			tp = *path;
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	681b      	ldr	r3, [r3, #0]
 801132e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8011330:	68fb      	ldr	r3, [r7, #12]
 8011332:	1c5a      	adds	r2, r3, #1
 8011334:	60fa      	str	r2, [r7, #12]
 8011336:	781b      	ldrb	r3, [r3, #0]
 8011338:	3b30      	subs	r3, #48	; 0x30
 801133a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 801133c:	68bb      	ldr	r3, [r7, #8]
 801133e:	2b09      	cmp	r3, #9
 8011340:	d80e      	bhi.n	8011360 <get_ldnumber+0x72>
 8011342:	68fa      	ldr	r2, [r7, #12]
 8011344:	697b      	ldr	r3, [r7, #20]
 8011346:	429a      	cmp	r2, r3
 8011348:	d10a      	bne.n	8011360 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 801134a:	68bb      	ldr	r3, [r7, #8]
 801134c:	2b00      	cmp	r3, #0
 801134e:	d107      	bne.n	8011360 <get_ldnumber+0x72>
					vol = (int)i;
 8011350:	68bb      	ldr	r3, [r7, #8]
 8011352:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8011354:	697b      	ldr	r3, [r7, #20]
 8011356:	3301      	adds	r3, #1
 8011358:	617b      	str	r3, [r7, #20]
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	697a      	ldr	r2, [r7, #20]
 801135e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8011360:	693b      	ldr	r3, [r7, #16]
 8011362:	e002      	b.n	801136a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8011364:	2300      	movs	r3, #0
 8011366:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8011368:	693b      	ldr	r3, [r7, #16]
}
 801136a:	4618      	mov	r0, r3
 801136c:	371c      	adds	r7, #28
 801136e:	46bd      	mov	sp, r7
 8011370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011374:	4770      	bx	lr
	...

08011378 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8011378:	b580      	push	{r7, lr}
 801137a:	b082      	sub	sp, #8
 801137c:	af00      	add	r7, sp, #0
 801137e:	6078      	str	r0, [r7, #4]
 8011380:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	2200      	movs	r2, #0
 8011386:	70da      	strb	r2, [r3, #3]
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	f04f 32ff 	mov.w	r2, #4294967295
 801138e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8011390:	6839      	ldr	r1, [r7, #0]
 8011392:	6878      	ldr	r0, [r7, #4]
 8011394:	f7ff f8d8 	bl	8010548 <move_window>
 8011398:	4603      	mov	r3, r0
 801139a:	2b00      	cmp	r3, #0
 801139c:	d001      	beq.n	80113a2 <check_fs+0x2a>
 801139e:	2304      	movs	r3, #4
 80113a0:	e038      	b.n	8011414 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	3330      	adds	r3, #48	; 0x30
 80113a6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80113aa:	4618      	mov	r0, r3
 80113ac:	f7fe fe1c 	bl	800ffe8 <ld_word>
 80113b0:	4603      	mov	r3, r0
 80113b2:	461a      	mov	r2, r3
 80113b4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80113b8:	429a      	cmp	r2, r3
 80113ba:	d001      	beq.n	80113c0 <check_fs+0x48>
 80113bc:	2303      	movs	r3, #3
 80113be:	e029      	b.n	8011414 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80113c6:	2be9      	cmp	r3, #233	; 0xe9
 80113c8:	d009      	beq.n	80113de <check_fs+0x66>
 80113ca:	687b      	ldr	r3, [r7, #4]
 80113cc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80113d0:	2beb      	cmp	r3, #235	; 0xeb
 80113d2:	d11e      	bne.n	8011412 <check_fs+0x9a>
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80113da:	2b90      	cmp	r3, #144	; 0x90
 80113dc:	d119      	bne.n	8011412 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	3330      	adds	r3, #48	; 0x30
 80113e2:	3336      	adds	r3, #54	; 0x36
 80113e4:	4618      	mov	r0, r3
 80113e6:	f7fe fe17 	bl	8010018 <ld_dword>
 80113ea:	4603      	mov	r3, r0
 80113ec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80113f0:	4a0a      	ldr	r2, [pc, #40]	; (801141c <check_fs+0xa4>)
 80113f2:	4293      	cmp	r3, r2
 80113f4:	d101      	bne.n	80113fa <check_fs+0x82>
 80113f6:	2300      	movs	r3, #0
 80113f8:	e00c      	b.n	8011414 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80113fa:	687b      	ldr	r3, [r7, #4]
 80113fc:	3330      	adds	r3, #48	; 0x30
 80113fe:	3352      	adds	r3, #82	; 0x52
 8011400:	4618      	mov	r0, r3
 8011402:	f7fe fe09 	bl	8010018 <ld_dword>
 8011406:	4603      	mov	r3, r0
 8011408:	4a05      	ldr	r2, [pc, #20]	; (8011420 <check_fs+0xa8>)
 801140a:	4293      	cmp	r3, r2
 801140c:	d101      	bne.n	8011412 <check_fs+0x9a>
 801140e:	2300      	movs	r3, #0
 8011410:	e000      	b.n	8011414 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8011412:	2302      	movs	r3, #2
}
 8011414:	4618      	mov	r0, r3
 8011416:	3708      	adds	r7, #8
 8011418:	46bd      	mov	sp, r7
 801141a:	bd80      	pop	{r7, pc}
 801141c:	00544146 	.word	0x00544146
 8011420:	33544146 	.word	0x33544146

08011424 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8011424:	b580      	push	{r7, lr}
 8011426:	b096      	sub	sp, #88	; 0x58
 8011428:	af00      	add	r7, sp, #0
 801142a:	60f8      	str	r0, [r7, #12]
 801142c:	60b9      	str	r1, [r7, #8]
 801142e:	4613      	mov	r3, r2
 8011430:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8011432:	68bb      	ldr	r3, [r7, #8]
 8011434:	2200      	movs	r2, #0
 8011436:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8011438:	68f8      	ldr	r0, [r7, #12]
 801143a:	f7ff ff58 	bl	80112ee <get_ldnumber>
 801143e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8011440:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011442:	2b00      	cmp	r3, #0
 8011444:	da01      	bge.n	801144a <find_volume+0x26>
 8011446:	230b      	movs	r3, #11
 8011448:	e22e      	b.n	80118a8 <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 801144a:	4aa8      	ldr	r2, [pc, #672]	; (80116ec <find_volume+0x2c8>)
 801144c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801144e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011452:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8011454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011456:	2b00      	cmp	r3, #0
 8011458:	d101      	bne.n	801145e <find_volume+0x3a>
 801145a:	230c      	movs	r3, #12
 801145c:	e224      	b.n	80118a8 <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 801145e:	68bb      	ldr	r3, [r7, #8]
 8011460:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011462:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8011464:	79fb      	ldrb	r3, [r7, #7]
 8011466:	f023 0301 	bic.w	r3, r3, #1
 801146a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 801146c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801146e:	781b      	ldrb	r3, [r3, #0]
 8011470:	2b00      	cmp	r3, #0
 8011472:	d01a      	beq.n	80114aa <find_volume+0x86>
		stat = disk_status(fs->drv);
 8011474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011476:	785b      	ldrb	r3, [r3, #1]
 8011478:	4618      	mov	r0, r3
 801147a:	f7fe fd17 	bl	800feac <disk_status>
 801147e:	4603      	mov	r3, r0
 8011480:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8011484:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011488:	f003 0301 	and.w	r3, r3, #1
 801148c:	2b00      	cmp	r3, #0
 801148e:	d10c      	bne.n	80114aa <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8011490:	79fb      	ldrb	r3, [r7, #7]
 8011492:	2b00      	cmp	r3, #0
 8011494:	d007      	beq.n	80114a6 <find_volume+0x82>
 8011496:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801149a:	f003 0304 	and.w	r3, r3, #4
 801149e:	2b00      	cmp	r3, #0
 80114a0:	d001      	beq.n	80114a6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80114a2:	230a      	movs	r3, #10
 80114a4:	e200      	b.n	80118a8 <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 80114a6:	2300      	movs	r3, #0
 80114a8:	e1fe      	b.n	80118a8 <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80114aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114ac:	2200      	movs	r2, #0
 80114ae:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80114b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80114b2:	b2da      	uxtb	r2, r3
 80114b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114b6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80114b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114ba:	785b      	ldrb	r3, [r3, #1]
 80114bc:	4618      	mov	r0, r3
 80114be:	f7fe fd0f 	bl	800fee0 <disk_initialize>
 80114c2:	4603      	mov	r3, r0
 80114c4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80114c8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80114cc:	f003 0301 	and.w	r3, r3, #1
 80114d0:	2b00      	cmp	r3, #0
 80114d2:	d001      	beq.n	80114d8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80114d4:	2303      	movs	r3, #3
 80114d6:	e1e7      	b.n	80118a8 <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80114d8:	79fb      	ldrb	r3, [r7, #7]
 80114da:	2b00      	cmp	r3, #0
 80114dc:	d007      	beq.n	80114ee <find_volume+0xca>
 80114de:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80114e2:	f003 0304 	and.w	r3, r3, #4
 80114e6:	2b00      	cmp	r3, #0
 80114e8:	d001      	beq.n	80114ee <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80114ea:	230a      	movs	r3, #10
 80114ec:	e1dc      	b.n	80118a8 <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80114ee:	2300      	movs	r3, #0
 80114f0:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80114f2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80114f4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80114f6:	f7ff ff3f 	bl	8011378 <check_fs>
 80114fa:	4603      	mov	r3, r0
 80114fc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8011500:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011504:	2b02      	cmp	r3, #2
 8011506:	d14b      	bne.n	80115a0 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8011508:	2300      	movs	r3, #0
 801150a:	643b      	str	r3, [r7, #64]	; 0x40
 801150c:	e01f      	b.n	801154e <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801150e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011510:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8011514:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011516:	011b      	lsls	r3, r3, #4
 8011518:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 801151c:	4413      	add	r3, r2
 801151e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8011520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011522:	3304      	adds	r3, #4
 8011524:	781b      	ldrb	r3, [r3, #0]
 8011526:	2b00      	cmp	r3, #0
 8011528:	d006      	beq.n	8011538 <find_volume+0x114>
 801152a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801152c:	3308      	adds	r3, #8
 801152e:	4618      	mov	r0, r3
 8011530:	f7fe fd72 	bl	8010018 <ld_dword>
 8011534:	4602      	mov	r2, r0
 8011536:	e000      	b.n	801153a <find_volume+0x116>
 8011538:	2200      	movs	r2, #0
 801153a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801153c:	009b      	lsls	r3, r3, #2
 801153e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8011542:	440b      	add	r3, r1
 8011544:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8011548:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801154a:	3301      	adds	r3, #1
 801154c:	643b      	str	r3, [r7, #64]	; 0x40
 801154e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011550:	2b03      	cmp	r3, #3
 8011552:	d9dc      	bls.n	801150e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8011554:	2300      	movs	r3, #0
 8011556:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8011558:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801155a:	2b00      	cmp	r3, #0
 801155c:	d002      	beq.n	8011564 <find_volume+0x140>
 801155e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011560:	3b01      	subs	r3, #1
 8011562:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8011564:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011566:	009b      	lsls	r3, r3, #2
 8011568:	f107 0258 	add.w	r2, r7, #88	; 0x58
 801156c:	4413      	add	r3, r2
 801156e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8011572:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8011574:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011576:	2b00      	cmp	r3, #0
 8011578:	d005      	beq.n	8011586 <find_volume+0x162>
 801157a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801157c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801157e:	f7ff fefb 	bl	8011378 <check_fs>
 8011582:	4603      	mov	r3, r0
 8011584:	e000      	b.n	8011588 <find_volume+0x164>
 8011586:	2303      	movs	r3, #3
 8011588:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 801158c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011590:	2b01      	cmp	r3, #1
 8011592:	d905      	bls.n	80115a0 <find_volume+0x17c>
 8011594:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011596:	3301      	adds	r3, #1
 8011598:	643b      	str	r3, [r7, #64]	; 0x40
 801159a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801159c:	2b03      	cmp	r3, #3
 801159e:	d9e1      	bls.n	8011564 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80115a0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80115a4:	2b04      	cmp	r3, #4
 80115a6:	d101      	bne.n	80115ac <find_volume+0x188>
 80115a8:	2301      	movs	r3, #1
 80115aa:	e17d      	b.n	80118a8 <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80115ac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80115b0:	2b01      	cmp	r3, #1
 80115b2:	d901      	bls.n	80115b8 <find_volume+0x194>
 80115b4:	230d      	movs	r3, #13
 80115b6:	e177      	b.n	80118a8 <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80115b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115ba:	3330      	adds	r3, #48	; 0x30
 80115bc:	330b      	adds	r3, #11
 80115be:	4618      	mov	r0, r3
 80115c0:	f7fe fd12 	bl	800ffe8 <ld_word>
 80115c4:	4603      	mov	r3, r0
 80115c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80115ca:	d001      	beq.n	80115d0 <find_volume+0x1ac>
 80115cc:	230d      	movs	r3, #13
 80115ce:	e16b      	b.n	80118a8 <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80115d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115d2:	3330      	adds	r3, #48	; 0x30
 80115d4:	3316      	adds	r3, #22
 80115d6:	4618      	mov	r0, r3
 80115d8:	f7fe fd06 	bl	800ffe8 <ld_word>
 80115dc:	4603      	mov	r3, r0
 80115de:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80115e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	d106      	bne.n	80115f4 <find_volume+0x1d0>
 80115e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115e8:	3330      	adds	r3, #48	; 0x30
 80115ea:	3324      	adds	r3, #36	; 0x24
 80115ec:	4618      	mov	r0, r3
 80115ee:	f7fe fd13 	bl	8010018 <ld_dword>
 80115f2:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80115f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115f6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80115f8:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80115fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115fc:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8011600:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011602:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8011604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011606:	789b      	ldrb	r3, [r3, #2]
 8011608:	2b01      	cmp	r3, #1
 801160a:	d005      	beq.n	8011618 <find_volume+0x1f4>
 801160c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801160e:	789b      	ldrb	r3, [r3, #2]
 8011610:	2b02      	cmp	r3, #2
 8011612:	d001      	beq.n	8011618 <find_volume+0x1f4>
 8011614:	230d      	movs	r3, #13
 8011616:	e147      	b.n	80118a8 <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8011618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801161a:	789b      	ldrb	r3, [r3, #2]
 801161c:	461a      	mov	r2, r3
 801161e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011620:	fb02 f303 	mul.w	r3, r2, r3
 8011624:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8011626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011628:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801162c:	b29a      	uxth	r2, r3
 801162e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011630:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8011632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011634:	895b      	ldrh	r3, [r3, #10]
 8011636:	2b00      	cmp	r3, #0
 8011638:	d008      	beq.n	801164c <find_volume+0x228>
 801163a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801163c:	895b      	ldrh	r3, [r3, #10]
 801163e:	461a      	mov	r2, r3
 8011640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011642:	895b      	ldrh	r3, [r3, #10]
 8011644:	3b01      	subs	r3, #1
 8011646:	4013      	ands	r3, r2
 8011648:	2b00      	cmp	r3, #0
 801164a:	d001      	beq.n	8011650 <find_volume+0x22c>
 801164c:	230d      	movs	r3, #13
 801164e:	e12b      	b.n	80118a8 <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8011650:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011652:	3330      	adds	r3, #48	; 0x30
 8011654:	3311      	adds	r3, #17
 8011656:	4618      	mov	r0, r3
 8011658:	f7fe fcc6 	bl	800ffe8 <ld_word>
 801165c:	4603      	mov	r3, r0
 801165e:	461a      	mov	r2, r3
 8011660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011662:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8011664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011666:	891b      	ldrh	r3, [r3, #8]
 8011668:	f003 030f 	and.w	r3, r3, #15
 801166c:	b29b      	uxth	r3, r3
 801166e:	2b00      	cmp	r3, #0
 8011670:	d001      	beq.n	8011676 <find_volume+0x252>
 8011672:	230d      	movs	r3, #13
 8011674:	e118      	b.n	80118a8 <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8011676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011678:	3330      	adds	r3, #48	; 0x30
 801167a:	3313      	adds	r3, #19
 801167c:	4618      	mov	r0, r3
 801167e:	f7fe fcb3 	bl	800ffe8 <ld_word>
 8011682:	4603      	mov	r3, r0
 8011684:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8011686:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011688:	2b00      	cmp	r3, #0
 801168a:	d106      	bne.n	801169a <find_volume+0x276>
 801168c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801168e:	3330      	adds	r3, #48	; 0x30
 8011690:	3320      	adds	r3, #32
 8011692:	4618      	mov	r0, r3
 8011694:	f7fe fcc0 	bl	8010018 <ld_dword>
 8011698:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 801169a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801169c:	3330      	adds	r3, #48	; 0x30
 801169e:	330e      	adds	r3, #14
 80116a0:	4618      	mov	r0, r3
 80116a2:	f7fe fca1 	bl	800ffe8 <ld_word>
 80116a6:	4603      	mov	r3, r0
 80116a8:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80116aa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	d101      	bne.n	80116b4 <find_volume+0x290>
 80116b0:	230d      	movs	r3, #13
 80116b2:	e0f9      	b.n	80118a8 <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80116b4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80116b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80116b8:	4413      	add	r3, r2
 80116ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80116bc:	8912      	ldrh	r2, [r2, #8]
 80116be:	0912      	lsrs	r2, r2, #4
 80116c0:	b292      	uxth	r2, r2
 80116c2:	4413      	add	r3, r2
 80116c4:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80116c6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80116c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80116ca:	429a      	cmp	r2, r3
 80116cc:	d201      	bcs.n	80116d2 <find_volume+0x2ae>
 80116ce:	230d      	movs	r3, #13
 80116d0:	e0ea      	b.n	80118a8 <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80116d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80116d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80116d6:	1ad3      	subs	r3, r2, r3
 80116d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80116da:	8952      	ldrh	r2, [r2, #10]
 80116dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80116e0:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80116e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116e4:	2b00      	cmp	r3, #0
 80116e6:	d103      	bne.n	80116f0 <find_volume+0x2cc>
 80116e8:	230d      	movs	r3, #13
 80116ea:	e0dd      	b.n	80118a8 <find_volume+0x484>
 80116ec:	20000650 	.word	0x20000650
		fmt = FS_FAT32;
 80116f0:	2303      	movs	r3, #3
 80116f2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80116f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116f8:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80116fc:	4293      	cmp	r3, r2
 80116fe:	d802      	bhi.n	8011706 <find_volume+0x2e2>
 8011700:	2302      	movs	r3, #2
 8011702:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8011706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011708:	f640 72f5 	movw	r2, #4085	; 0xff5
 801170c:	4293      	cmp	r3, r2
 801170e:	d802      	bhi.n	8011716 <find_volume+0x2f2>
 8011710:	2301      	movs	r3, #1
 8011712:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8011716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011718:	1c9a      	adds	r2, r3, #2
 801171a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801171c:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 801171e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011720:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8011722:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8011724:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8011726:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011728:	441a      	add	r2, r3
 801172a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801172c:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 801172e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8011730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011732:	441a      	add	r2, r3
 8011734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011736:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8011738:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801173c:	2b03      	cmp	r3, #3
 801173e:	d11e      	bne.n	801177e <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8011740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011742:	3330      	adds	r3, #48	; 0x30
 8011744:	332a      	adds	r3, #42	; 0x2a
 8011746:	4618      	mov	r0, r3
 8011748:	f7fe fc4e 	bl	800ffe8 <ld_word>
 801174c:	4603      	mov	r3, r0
 801174e:	2b00      	cmp	r3, #0
 8011750:	d001      	beq.n	8011756 <find_volume+0x332>
 8011752:	230d      	movs	r3, #13
 8011754:	e0a8      	b.n	80118a8 <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8011756:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011758:	891b      	ldrh	r3, [r3, #8]
 801175a:	2b00      	cmp	r3, #0
 801175c:	d001      	beq.n	8011762 <find_volume+0x33e>
 801175e:	230d      	movs	r3, #13
 8011760:	e0a2      	b.n	80118a8 <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8011762:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011764:	3330      	adds	r3, #48	; 0x30
 8011766:	332c      	adds	r3, #44	; 0x2c
 8011768:	4618      	mov	r0, r3
 801176a:	f7fe fc55 	bl	8010018 <ld_dword>
 801176e:	4602      	mov	r2, r0
 8011770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011772:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8011774:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011776:	695b      	ldr	r3, [r3, #20]
 8011778:	009b      	lsls	r3, r3, #2
 801177a:	647b      	str	r3, [r7, #68]	; 0x44
 801177c:	e01f      	b.n	80117be <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 801177e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011780:	891b      	ldrh	r3, [r3, #8]
 8011782:	2b00      	cmp	r3, #0
 8011784:	d101      	bne.n	801178a <find_volume+0x366>
 8011786:	230d      	movs	r3, #13
 8011788:	e08e      	b.n	80118a8 <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 801178a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801178c:	6a1a      	ldr	r2, [r3, #32]
 801178e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011790:	441a      	add	r2, r3
 8011792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011794:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8011796:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801179a:	2b02      	cmp	r3, #2
 801179c:	d103      	bne.n	80117a6 <find_volume+0x382>
 801179e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117a0:	695b      	ldr	r3, [r3, #20]
 80117a2:	005b      	lsls	r3, r3, #1
 80117a4:	e00a      	b.n	80117bc <find_volume+0x398>
 80117a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117a8:	695a      	ldr	r2, [r3, #20]
 80117aa:	4613      	mov	r3, r2
 80117ac:	005b      	lsls	r3, r3, #1
 80117ae:	4413      	add	r3, r2
 80117b0:	085a      	lsrs	r2, r3, #1
 80117b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117b4:	695b      	ldr	r3, [r3, #20]
 80117b6:	f003 0301 	and.w	r3, r3, #1
 80117ba:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80117bc:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80117be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117c0:	699a      	ldr	r2, [r3, #24]
 80117c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80117c4:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80117c8:	0a5b      	lsrs	r3, r3, #9
 80117ca:	429a      	cmp	r2, r3
 80117cc:	d201      	bcs.n	80117d2 <find_volume+0x3ae>
 80117ce:	230d      	movs	r3, #13
 80117d0:	e06a      	b.n	80118a8 <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80117d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117d4:	f04f 32ff 	mov.w	r2, #4294967295
 80117d8:	611a      	str	r2, [r3, #16]
 80117da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117dc:	691a      	ldr	r2, [r3, #16]
 80117de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117e0:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 80117e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117e4:	2280      	movs	r2, #128	; 0x80
 80117e6:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80117e8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80117ec:	2b03      	cmp	r3, #3
 80117ee:	d149      	bne.n	8011884 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80117f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117f2:	3330      	adds	r3, #48	; 0x30
 80117f4:	3330      	adds	r3, #48	; 0x30
 80117f6:	4618      	mov	r0, r3
 80117f8:	f7fe fbf6 	bl	800ffe8 <ld_word>
 80117fc:	4603      	mov	r3, r0
 80117fe:	2b01      	cmp	r3, #1
 8011800:	d140      	bne.n	8011884 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 8011802:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011804:	3301      	adds	r3, #1
 8011806:	4619      	mov	r1, r3
 8011808:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801180a:	f7fe fe9d 	bl	8010548 <move_window>
 801180e:	4603      	mov	r3, r0
 8011810:	2b00      	cmp	r3, #0
 8011812:	d137      	bne.n	8011884 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 8011814:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011816:	2200      	movs	r2, #0
 8011818:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 801181a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801181c:	3330      	adds	r3, #48	; 0x30
 801181e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8011822:	4618      	mov	r0, r3
 8011824:	f7fe fbe0 	bl	800ffe8 <ld_word>
 8011828:	4603      	mov	r3, r0
 801182a:	461a      	mov	r2, r3
 801182c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8011830:	429a      	cmp	r2, r3
 8011832:	d127      	bne.n	8011884 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8011834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011836:	3330      	adds	r3, #48	; 0x30
 8011838:	4618      	mov	r0, r3
 801183a:	f7fe fbed 	bl	8010018 <ld_dword>
 801183e:	4603      	mov	r3, r0
 8011840:	4a1b      	ldr	r2, [pc, #108]	; (80118b0 <find_volume+0x48c>)
 8011842:	4293      	cmp	r3, r2
 8011844:	d11e      	bne.n	8011884 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8011846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011848:	3330      	adds	r3, #48	; 0x30
 801184a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 801184e:	4618      	mov	r0, r3
 8011850:	f7fe fbe2 	bl	8010018 <ld_dword>
 8011854:	4603      	mov	r3, r0
 8011856:	4a17      	ldr	r2, [pc, #92]	; (80118b4 <find_volume+0x490>)
 8011858:	4293      	cmp	r3, r2
 801185a:	d113      	bne.n	8011884 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 801185c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801185e:	3330      	adds	r3, #48	; 0x30
 8011860:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8011864:	4618      	mov	r0, r3
 8011866:	f7fe fbd7 	bl	8010018 <ld_dword>
 801186a:	4602      	mov	r2, r0
 801186c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801186e:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8011870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011872:	3330      	adds	r3, #48	; 0x30
 8011874:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8011878:	4618      	mov	r0, r3
 801187a:	f7fe fbcd 	bl	8010018 <ld_dword>
 801187e:	4602      	mov	r2, r0
 8011880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011882:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8011884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011886:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 801188a:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801188c:	4b0a      	ldr	r3, [pc, #40]	; (80118b8 <find_volume+0x494>)
 801188e:	881b      	ldrh	r3, [r3, #0]
 8011890:	3301      	adds	r3, #1
 8011892:	b29a      	uxth	r2, r3
 8011894:	4b08      	ldr	r3, [pc, #32]	; (80118b8 <find_volume+0x494>)
 8011896:	801a      	strh	r2, [r3, #0]
 8011898:	4b07      	ldr	r3, [pc, #28]	; (80118b8 <find_volume+0x494>)
 801189a:	881a      	ldrh	r2, [r3, #0]
 801189c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801189e:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80118a0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80118a2:	f7fe fde9 	bl	8010478 <clear_lock>
#endif
	return FR_OK;
 80118a6:	2300      	movs	r3, #0
}
 80118a8:	4618      	mov	r0, r3
 80118aa:	3758      	adds	r7, #88	; 0x58
 80118ac:	46bd      	mov	sp, r7
 80118ae:	bd80      	pop	{r7, pc}
 80118b0:	41615252 	.word	0x41615252
 80118b4:	61417272 	.word	0x61417272
 80118b8:	20000654 	.word	0x20000654

080118bc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80118bc:	b580      	push	{r7, lr}
 80118be:	b084      	sub	sp, #16
 80118c0:	af00      	add	r7, sp, #0
 80118c2:	6078      	str	r0, [r7, #4]
 80118c4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80118c6:	2309      	movs	r3, #9
 80118c8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	2b00      	cmp	r3, #0
 80118ce:	d01c      	beq.n	801190a <validate+0x4e>
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	681b      	ldr	r3, [r3, #0]
 80118d4:	2b00      	cmp	r3, #0
 80118d6:	d018      	beq.n	801190a <validate+0x4e>
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	681b      	ldr	r3, [r3, #0]
 80118dc:	781b      	ldrb	r3, [r3, #0]
 80118de:	2b00      	cmp	r3, #0
 80118e0:	d013      	beq.n	801190a <validate+0x4e>
 80118e2:	687b      	ldr	r3, [r7, #4]
 80118e4:	889a      	ldrh	r2, [r3, #4]
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	681b      	ldr	r3, [r3, #0]
 80118ea:	88db      	ldrh	r3, [r3, #6]
 80118ec:	429a      	cmp	r2, r3
 80118ee:	d10c      	bne.n	801190a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	681b      	ldr	r3, [r3, #0]
 80118f4:	785b      	ldrb	r3, [r3, #1]
 80118f6:	4618      	mov	r0, r3
 80118f8:	f7fe fad8 	bl	800feac <disk_status>
 80118fc:	4603      	mov	r3, r0
 80118fe:	f003 0301 	and.w	r3, r3, #1
 8011902:	2b00      	cmp	r3, #0
 8011904:	d101      	bne.n	801190a <validate+0x4e>
			res = FR_OK;
 8011906:	2300      	movs	r3, #0
 8011908:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801190a:	7bfb      	ldrb	r3, [r7, #15]
 801190c:	2b00      	cmp	r3, #0
 801190e:	d102      	bne.n	8011916 <validate+0x5a>
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	681b      	ldr	r3, [r3, #0]
 8011914:	e000      	b.n	8011918 <validate+0x5c>
 8011916:	2300      	movs	r3, #0
 8011918:	683a      	ldr	r2, [r7, #0]
 801191a:	6013      	str	r3, [r2, #0]
	return res;
 801191c:	7bfb      	ldrb	r3, [r7, #15]
}
 801191e:	4618      	mov	r0, r3
 8011920:	3710      	adds	r7, #16
 8011922:	46bd      	mov	sp, r7
 8011924:	bd80      	pop	{r7, pc}
	...

08011928 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8011928:	b580      	push	{r7, lr}
 801192a:	b088      	sub	sp, #32
 801192c:	af00      	add	r7, sp, #0
 801192e:	60f8      	str	r0, [r7, #12]
 8011930:	60b9      	str	r1, [r7, #8]
 8011932:	4613      	mov	r3, r2
 8011934:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8011936:	68bb      	ldr	r3, [r7, #8]
 8011938:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 801193a:	f107 0310 	add.w	r3, r7, #16
 801193e:	4618      	mov	r0, r3
 8011940:	f7ff fcd5 	bl	80112ee <get_ldnumber>
 8011944:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8011946:	69fb      	ldr	r3, [r7, #28]
 8011948:	2b00      	cmp	r3, #0
 801194a:	da01      	bge.n	8011950 <f_mount+0x28>
 801194c:	230b      	movs	r3, #11
 801194e:	e02b      	b.n	80119a8 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8011950:	4a17      	ldr	r2, [pc, #92]	; (80119b0 <f_mount+0x88>)
 8011952:	69fb      	ldr	r3, [r7, #28]
 8011954:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011958:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 801195a:	69bb      	ldr	r3, [r7, #24]
 801195c:	2b00      	cmp	r3, #0
 801195e:	d005      	beq.n	801196c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8011960:	69b8      	ldr	r0, [r7, #24]
 8011962:	f7fe fd89 	bl	8010478 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8011966:	69bb      	ldr	r3, [r7, #24]
 8011968:	2200      	movs	r2, #0
 801196a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 801196c:	68fb      	ldr	r3, [r7, #12]
 801196e:	2b00      	cmp	r3, #0
 8011970:	d002      	beq.n	8011978 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8011972:	68fb      	ldr	r3, [r7, #12]
 8011974:	2200      	movs	r2, #0
 8011976:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8011978:	68fa      	ldr	r2, [r7, #12]
 801197a:	490d      	ldr	r1, [pc, #52]	; (80119b0 <f_mount+0x88>)
 801197c:	69fb      	ldr	r3, [r7, #28]
 801197e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8011982:	68fb      	ldr	r3, [r7, #12]
 8011984:	2b00      	cmp	r3, #0
 8011986:	d002      	beq.n	801198e <f_mount+0x66>
 8011988:	79fb      	ldrb	r3, [r7, #7]
 801198a:	2b01      	cmp	r3, #1
 801198c:	d001      	beq.n	8011992 <f_mount+0x6a>
 801198e:	2300      	movs	r3, #0
 8011990:	e00a      	b.n	80119a8 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8011992:	f107 010c 	add.w	r1, r7, #12
 8011996:	f107 0308 	add.w	r3, r7, #8
 801199a:	2200      	movs	r2, #0
 801199c:	4618      	mov	r0, r3
 801199e:	f7ff fd41 	bl	8011424 <find_volume>
 80119a2:	4603      	mov	r3, r0
 80119a4:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80119a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80119a8:	4618      	mov	r0, r3
 80119aa:	3720      	adds	r7, #32
 80119ac:	46bd      	mov	sp, r7
 80119ae:	bd80      	pop	{r7, pc}
 80119b0:	20000650 	.word	0x20000650

080119b4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80119b4:	b580      	push	{r7, lr}
 80119b6:	b098      	sub	sp, #96	; 0x60
 80119b8:	af00      	add	r7, sp, #0
 80119ba:	60f8      	str	r0, [r7, #12]
 80119bc:	60b9      	str	r1, [r7, #8]
 80119be:	4613      	mov	r3, r2
 80119c0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80119c2:	68fb      	ldr	r3, [r7, #12]
 80119c4:	2b00      	cmp	r3, #0
 80119c6:	d101      	bne.n	80119cc <f_open+0x18>
 80119c8:	2309      	movs	r3, #9
 80119ca:	e1ad      	b.n	8011d28 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80119cc:	79fb      	ldrb	r3, [r7, #7]
 80119ce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80119d2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80119d4:	79fa      	ldrb	r2, [r7, #7]
 80119d6:	f107 0110 	add.w	r1, r7, #16
 80119da:	f107 0308 	add.w	r3, r7, #8
 80119de:	4618      	mov	r0, r3
 80119e0:	f7ff fd20 	bl	8011424 <find_volume>
 80119e4:	4603      	mov	r3, r0
 80119e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 80119ea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80119ee:	2b00      	cmp	r3, #0
 80119f0:	f040 8191 	bne.w	8011d16 <f_open+0x362>
		dj.obj.fs = fs;
 80119f4:	693b      	ldr	r3, [r7, #16]
 80119f6:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80119f8:	68ba      	ldr	r2, [r7, #8]
 80119fa:	f107 0314 	add.w	r3, r7, #20
 80119fe:	4611      	mov	r1, r2
 8011a00:	4618      	mov	r0, r3
 8011a02:	f7ff fc03 	bl	801120c <follow_path>
 8011a06:	4603      	mov	r3, r0
 8011a08:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8011a0c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011a10:	2b00      	cmp	r3, #0
 8011a12:	d11a      	bne.n	8011a4a <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8011a14:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8011a18:	b25b      	sxtb	r3, r3
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	da03      	bge.n	8011a26 <f_open+0x72>
				res = FR_INVALID_NAME;
 8011a1e:	2306      	movs	r3, #6
 8011a20:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8011a24:	e011      	b.n	8011a4a <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8011a26:	79fb      	ldrb	r3, [r7, #7]
 8011a28:	f023 0301 	bic.w	r3, r3, #1
 8011a2c:	2b00      	cmp	r3, #0
 8011a2e:	bf14      	ite	ne
 8011a30:	2301      	movne	r3, #1
 8011a32:	2300      	moveq	r3, #0
 8011a34:	b2db      	uxtb	r3, r3
 8011a36:	461a      	mov	r2, r3
 8011a38:	f107 0314 	add.w	r3, r7, #20
 8011a3c:	4611      	mov	r1, r2
 8011a3e:	4618      	mov	r0, r3
 8011a40:	f7fe fbd2 	bl	80101e8 <chk_lock>
 8011a44:	4603      	mov	r3, r0
 8011a46:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8011a4a:	79fb      	ldrb	r3, [r7, #7]
 8011a4c:	f003 031c 	and.w	r3, r3, #28
 8011a50:	2b00      	cmp	r3, #0
 8011a52:	d07f      	beq.n	8011b54 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8011a54:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	d017      	beq.n	8011a8c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8011a5c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011a60:	2b04      	cmp	r3, #4
 8011a62:	d10e      	bne.n	8011a82 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8011a64:	f7fe fc1c 	bl	80102a0 <enq_lock>
 8011a68:	4603      	mov	r3, r0
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	d006      	beq.n	8011a7c <f_open+0xc8>
 8011a6e:	f107 0314 	add.w	r3, r7, #20
 8011a72:	4618      	mov	r0, r3
 8011a74:	f7ff fb03 	bl	801107e <dir_register>
 8011a78:	4603      	mov	r3, r0
 8011a7a:	e000      	b.n	8011a7e <f_open+0xca>
 8011a7c:	2312      	movs	r3, #18
 8011a7e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8011a82:	79fb      	ldrb	r3, [r7, #7]
 8011a84:	f043 0308 	orr.w	r3, r3, #8
 8011a88:	71fb      	strb	r3, [r7, #7]
 8011a8a:	e010      	b.n	8011aae <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8011a8c:	7ebb      	ldrb	r3, [r7, #26]
 8011a8e:	f003 0311 	and.w	r3, r3, #17
 8011a92:	2b00      	cmp	r3, #0
 8011a94:	d003      	beq.n	8011a9e <f_open+0xea>
					res = FR_DENIED;
 8011a96:	2307      	movs	r3, #7
 8011a98:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8011a9c:	e007      	b.n	8011aae <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8011a9e:	79fb      	ldrb	r3, [r7, #7]
 8011aa0:	f003 0304 	and.w	r3, r3, #4
 8011aa4:	2b00      	cmp	r3, #0
 8011aa6:	d002      	beq.n	8011aae <f_open+0xfa>
 8011aa8:	2308      	movs	r3, #8
 8011aaa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8011aae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011ab2:	2b00      	cmp	r3, #0
 8011ab4:	d168      	bne.n	8011b88 <f_open+0x1d4>
 8011ab6:	79fb      	ldrb	r3, [r7, #7]
 8011ab8:	f003 0308 	and.w	r3, r3, #8
 8011abc:	2b00      	cmp	r3, #0
 8011abe:	d063      	beq.n	8011b88 <f_open+0x1d4>
				dw = GET_FATTIME();
 8011ac0:	f7fc f822 	bl	800db08 <get_fattime>
 8011ac4:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8011ac6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011ac8:	330e      	adds	r3, #14
 8011aca:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8011acc:	4618      	mov	r0, r3
 8011ace:	f7fe fae1 	bl	8010094 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8011ad2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011ad4:	3316      	adds	r3, #22
 8011ad6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8011ad8:	4618      	mov	r0, r3
 8011ada:	f7fe fadb 	bl	8010094 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8011ade:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011ae0:	330b      	adds	r3, #11
 8011ae2:	2220      	movs	r2, #32
 8011ae4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8011ae6:	693b      	ldr	r3, [r7, #16]
 8011ae8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011aea:	4611      	mov	r1, r2
 8011aec:	4618      	mov	r0, r3
 8011aee:	f7ff fa32 	bl	8010f56 <ld_clust>
 8011af2:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8011af4:	693b      	ldr	r3, [r7, #16]
 8011af6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8011af8:	2200      	movs	r2, #0
 8011afa:	4618      	mov	r0, r3
 8011afc:	f7ff fa4a 	bl	8010f94 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8011b00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011b02:	331c      	adds	r3, #28
 8011b04:	2100      	movs	r1, #0
 8011b06:	4618      	mov	r0, r3
 8011b08:	f7fe fac4 	bl	8010094 <st_dword>
					fs->wflag = 1;
 8011b0c:	693b      	ldr	r3, [r7, #16]
 8011b0e:	2201      	movs	r2, #1
 8011b10:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8011b12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011b14:	2b00      	cmp	r3, #0
 8011b16:	d037      	beq.n	8011b88 <f_open+0x1d4>
						dw = fs->winsect;
 8011b18:	693b      	ldr	r3, [r7, #16]
 8011b1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b1c:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8011b1e:	f107 0314 	add.w	r3, r7, #20
 8011b22:	2200      	movs	r2, #0
 8011b24:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8011b26:	4618      	mov	r0, r3
 8011b28:	f7fe ff5d 	bl	80109e6 <remove_chain>
 8011b2c:	4603      	mov	r3, r0
 8011b2e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8011b32:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011b36:	2b00      	cmp	r3, #0
 8011b38:	d126      	bne.n	8011b88 <f_open+0x1d4>
							res = move_window(fs, dw);
 8011b3a:	693b      	ldr	r3, [r7, #16]
 8011b3c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8011b3e:	4618      	mov	r0, r3
 8011b40:	f7fe fd02 	bl	8010548 <move_window>
 8011b44:	4603      	mov	r3, r0
 8011b46:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8011b4a:	693b      	ldr	r3, [r7, #16]
 8011b4c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011b4e:	3a01      	subs	r2, #1
 8011b50:	60da      	str	r2, [r3, #12]
 8011b52:	e019      	b.n	8011b88 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8011b54:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011b58:	2b00      	cmp	r3, #0
 8011b5a:	d115      	bne.n	8011b88 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8011b5c:	7ebb      	ldrb	r3, [r7, #26]
 8011b5e:	f003 0310 	and.w	r3, r3, #16
 8011b62:	2b00      	cmp	r3, #0
 8011b64:	d003      	beq.n	8011b6e <f_open+0x1ba>
					res = FR_NO_FILE;
 8011b66:	2304      	movs	r3, #4
 8011b68:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8011b6c:	e00c      	b.n	8011b88 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8011b6e:	79fb      	ldrb	r3, [r7, #7]
 8011b70:	f003 0302 	and.w	r3, r3, #2
 8011b74:	2b00      	cmp	r3, #0
 8011b76:	d007      	beq.n	8011b88 <f_open+0x1d4>
 8011b78:	7ebb      	ldrb	r3, [r7, #26]
 8011b7a:	f003 0301 	and.w	r3, r3, #1
 8011b7e:	2b00      	cmp	r3, #0
 8011b80:	d002      	beq.n	8011b88 <f_open+0x1d4>
						res = FR_DENIED;
 8011b82:	2307      	movs	r3, #7
 8011b84:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8011b88:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011b8c:	2b00      	cmp	r3, #0
 8011b8e:	d128      	bne.n	8011be2 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8011b90:	79fb      	ldrb	r3, [r7, #7]
 8011b92:	f003 0308 	and.w	r3, r3, #8
 8011b96:	2b00      	cmp	r3, #0
 8011b98:	d003      	beq.n	8011ba2 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8011b9a:	79fb      	ldrb	r3, [r7, #7]
 8011b9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011ba0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8011ba2:	693b      	ldr	r3, [r7, #16]
 8011ba4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011ba6:	68fb      	ldr	r3, [r7, #12]
 8011ba8:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8011baa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011bac:	68fb      	ldr	r3, [r7, #12]
 8011bae:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8011bb0:	79fb      	ldrb	r3, [r7, #7]
 8011bb2:	f023 0301 	bic.w	r3, r3, #1
 8011bb6:	2b00      	cmp	r3, #0
 8011bb8:	bf14      	ite	ne
 8011bba:	2301      	movne	r3, #1
 8011bbc:	2300      	moveq	r3, #0
 8011bbe:	b2db      	uxtb	r3, r3
 8011bc0:	461a      	mov	r2, r3
 8011bc2:	f107 0314 	add.w	r3, r7, #20
 8011bc6:	4611      	mov	r1, r2
 8011bc8:	4618      	mov	r0, r3
 8011bca:	f7fe fb8b 	bl	80102e4 <inc_lock>
 8011bce:	4602      	mov	r2, r0
 8011bd0:	68fb      	ldr	r3, [r7, #12]
 8011bd2:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8011bd4:	68fb      	ldr	r3, [r7, #12]
 8011bd6:	691b      	ldr	r3, [r3, #16]
 8011bd8:	2b00      	cmp	r3, #0
 8011bda:	d102      	bne.n	8011be2 <f_open+0x22e>
 8011bdc:	2302      	movs	r3, #2
 8011bde:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8011be2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011be6:	2b00      	cmp	r3, #0
 8011be8:	f040 8095 	bne.w	8011d16 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8011bec:	693b      	ldr	r3, [r7, #16]
 8011bee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011bf0:	4611      	mov	r1, r2
 8011bf2:	4618      	mov	r0, r3
 8011bf4:	f7ff f9af 	bl	8010f56 <ld_clust>
 8011bf8:	4602      	mov	r2, r0
 8011bfa:	68fb      	ldr	r3, [r7, #12]
 8011bfc:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8011bfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011c00:	331c      	adds	r3, #28
 8011c02:	4618      	mov	r0, r3
 8011c04:	f7fe fa08 	bl	8010018 <ld_dword>
 8011c08:	4602      	mov	r2, r0
 8011c0a:	68fb      	ldr	r3, [r7, #12]
 8011c0c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8011c0e:	68fb      	ldr	r3, [r7, #12]
 8011c10:	2200      	movs	r2, #0
 8011c12:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8011c14:	693a      	ldr	r2, [r7, #16]
 8011c16:	68fb      	ldr	r3, [r7, #12]
 8011c18:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8011c1a:	693b      	ldr	r3, [r7, #16]
 8011c1c:	88da      	ldrh	r2, [r3, #6]
 8011c1e:	68fb      	ldr	r3, [r7, #12]
 8011c20:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8011c22:	68fb      	ldr	r3, [r7, #12]
 8011c24:	79fa      	ldrb	r2, [r7, #7]
 8011c26:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8011c28:	68fb      	ldr	r3, [r7, #12]
 8011c2a:	2200      	movs	r2, #0
 8011c2c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8011c2e:	68fb      	ldr	r3, [r7, #12]
 8011c30:	2200      	movs	r2, #0
 8011c32:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8011c34:	68fb      	ldr	r3, [r7, #12]
 8011c36:	2200      	movs	r2, #0
 8011c38:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8011c3a:	68fb      	ldr	r3, [r7, #12]
 8011c3c:	3330      	adds	r3, #48	; 0x30
 8011c3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011c42:	2100      	movs	r1, #0
 8011c44:	4618      	mov	r0, r3
 8011c46:	f7fe fa72 	bl	801012e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8011c4a:	79fb      	ldrb	r3, [r7, #7]
 8011c4c:	f003 0320 	and.w	r3, r3, #32
 8011c50:	2b00      	cmp	r3, #0
 8011c52:	d060      	beq.n	8011d16 <f_open+0x362>
 8011c54:	68fb      	ldr	r3, [r7, #12]
 8011c56:	68db      	ldr	r3, [r3, #12]
 8011c58:	2b00      	cmp	r3, #0
 8011c5a:	d05c      	beq.n	8011d16 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8011c5c:	68fb      	ldr	r3, [r7, #12]
 8011c5e:	68da      	ldr	r2, [r3, #12]
 8011c60:	68fb      	ldr	r3, [r7, #12]
 8011c62:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8011c64:	693b      	ldr	r3, [r7, #16]
 8011c66:	895b      	ldrh	r3, [r3, #10]
 8011c68:	025b      	lsls	r3, r3, #9
 8011c6a:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8011c6c:	68fb      	ldr	r3, [r7, #12]
 8011c6e:	689b      	ldr	r3, [r3, #8]
 8011c70:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8011c72:	68fb      	ldr	r3, [r7, #12]
 8011c74:	68db      	ldr	r3, [r3, #12]
 8011c76:	657b      	str	r3, [r7, #84]	; 0x54
 8011c78:	e016      	b.n	8011ca8 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8011c7a:	68fb      	ldr	r3, [r7, #12]
 8011c7c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8011c7e:	4618      	mov	r0, r3
 8011c80:	f7fe fd1d 	bl	80106be <get_fat>
 8011c84:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8011c86:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011c88:	2b01      	cmp	r3, #1
 8011c8a:	d802      	bhi.n	8011c92 <f_open+0x2de>
 8011c8c:	2302      	movs	r3, #2
 8011c8e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8011c92:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c98:	d102      	bne.n	8011ca0 <f_open+0x2ec>
 8011c9a:	2301      	movs	r3, #1
 8011c9c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8011ca0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011ca2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011ca4:	1ad3      	subs	r3, r2, r3
 8011ca6:	657b      	str	r3, [r7, #84]	; 0x54
 8011ca8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011cac:	2b00      	cmp	r3, #0
 8011cae:	d103      	bne.n	8011cb8 <f_open+0x304>
 8011cb0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011cb2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011cb4:	429a      	cmp	r2, r3
 8011cb6:	d8e0      	bhi.n	8011c7a <f_open+0x2c6>
				}
				fp->clust = clst;
 8011cb8:	68fb      	ldr	r3, [r7, #12]
 8011cba:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8011cbc:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8011cbe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011cc2:	2b00      	cmp	r3, #0
 8011cc4:	d127      	bne.n	8011d16 <f_open+0x362>
 8011cc6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011cc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011ccc:	2b00      	cmp	r3, #0
 8011cce:	d022      	beq.n	8011d16 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8011cd0:	693b      	ldr	r3, [r7, #16]
 8011cd2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8011cd4:	4618      	mov	r0, r3
 8011cd6:	f7fe fcd3 	bl	8010680 <clust2sect>
 8011cda:	6478      	str	r0, [r7, #68]	; 0x44
 8011cdc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	d103      	bne.n	8011cea <f_open+0x336>
						res = FR_INT_ERR;
 8011ce2:	2302      	movs	r3, #2
 8011ce4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8011ce8:	e015      	b.n	8011d16 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8011cea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011cec:	0a5a      	lsrs	r2, r3, #9
 8011cee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011cf0:	441a      	add	r2, r3
 8011cf2:	68fb      	ldr	r3, [r7, #12]
 8011cf4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8011cf6:	693b      	ldr	r3, [r7, #16]
 8011cf8:	7858      	ldrb	r0, [r3, #1]
 8011cfa:	68fb      	ldr	r3, [r7, #12]
 8011cfc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011d00:	68fb      	ldr	r3, [r7, #12]
 8011d02:	6a1a      	ldr	r2, [r3, #32]
 8011d04:	2301      	movs	r3, #1
 8011d06:	f7fe f911 	bl	800ff2c <disk_read>
 8011d0a:	4603      	mov	r3, r0
 8011d0c:	2b00      	cmp	r3, #0
 8011d0e:	d002      	beq.n	8011d16 <f_open+0x362>
 8011d10:	2301      	movs	r3, #1
 8011d12:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8011d16:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011d1a:	2b00      	cmp	r3, #0
 8011d1c:	d002      	beq.n	8011d24 <f_open+0x370>
 8011d1e:	68fb      	ldr	r3, [r7, #12]
 8011d20:	2200      	movs	r2, #0
 8011d22:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8011d24:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8011d28:	4618      	mov	r0, r3
 8011d2a:	3760      	adds	r7, #96	; 0x60
 8011d2c:	46bd      	mov	sp, r7
 8011d2e:	bd80      	pop	{r7, pc}

08011d30 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8011d30:	b580      	push	{r7, lr}
 8011d32:	b08e      	sub	sp, #56	; 0x38
 8011d34:	af00      	add	r7, sp, #0
 8011d36:	60f8      	str	r0, [r7, #12]
 8011d38:	60b9      	str	r1, [r7, #8]
 8011d3a:	607a      	str	r2, [r7, #4]
 8011d3c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8011d3e:	68bb      	ldr	r3, [r7, #8]
 8011d40:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8011d42:	683b      	ldr	r3, [r7, #0]
 8011d44:	2200      	movs	r2, #0
 8011d46:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8011d48:	68fb      	ldr	r3, [r7, #12]
 8011d4a:	f107 0214 	add.w	r2, r7, #20
 8011d4e:	4611      	mov	r1, r2
 8011d50:	4618      	mov	r0, r3
 8011d52:	f7ff fdb3 	bl	80118bc <validate>
 8011d56:	4603      	mov	r3, r0
 8011d58:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8011d5c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011d60:	2b00      	cmp	r3, #0
 8011d62:	d107      	bne.n	8011d74 <f_read+0x44>
 8011d64:	68fb      	ldr	r3, [r7, #12]
 8011d66:	7d5b      	ldrb	r3, [r3, #21]
 8011d68:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8011d6c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011d70:	2b00      	cmp	r3, #0
 8011d72:	d002      	beq.n	8011d7a <f_read+0x4a>
 8011d74:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011d78:	e115      	b.n	8011fa6 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8011d7a:	68fb      	ldr	r3, [r7, #12]
 8011d7c:	7d1b      	ldrb	r3, [r3, #20]
 8011d7e:	f003 0301 	and.w	r3, r3, #1
 8011d82:	2b00      	cmp	r3, #0
 8011d84:	d101      	bne.n	8011d8a <f_read+0x5a>
 8011d86:	2307      	movs	r3, #7
 8011d88:	e10d      	b.n	8011fa6 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8011d8a:	68fb      	ldr	r3, [r7, #12]
 8011d8c:	68da      	ldr	r2, [r3, #12]
 8011d8e:	68fb      	ldr	r3, [r7, #12]
 8011d90:	699b      	ldr	r3, [r3, #24]
 8011d92:	1ad3      	subs	r3, r2, r3
 8011d94:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8011d96:	687a      	ldr	r2, [r7, #4]
 8011d98:	6a3b      	ldr	r3, [r7, #32]
 8011d9a:	429a      	cmp	r2, r3
 8011d9c:	f240 80fe 	bls.w	8011f9c <f_read+0x26c>
 8011da0:	6a3b      	ldr	r3, [r7, #32]
 8011da2:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8011da4:	e0fa      	b.n	8011f9c <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8011da6:	68fb      	ldr	r3, [r7, #12]
 8011da8:	699b      	ldr	r3, [r3, #24]
 8011daa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011dae:	2b00      	cmp	r3, #0
 8011db0:	f040 80c6 	bne.w	8011f40 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8011db4:	68fb      	ldr	r3, [r7, #12]
 8011db6:	699b      	ldr	r3, [r3, #24]
 8011db8:	0a5b      	lsrs	r3, r3, #9
 8011dba:	697a      	ldr	r2, [r7, #20]
 8011dbc:	8952      	ldrh	r2, [r2, #10]
 8011dbe:	3a01      	subs	r2, #1
 8011dc0:	4013      	ands	r3, r2
 8011dc2:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8011dc4:	69fb      	ldr	r3, [r7, #28]
 8011dc6:	2b00      	cmp	r3, #0
 8011dc8:	d12f      	bne.n	8011e2a <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8011dca:	68fb      	ldr	r3, [r7, #12]
 8011dcc:	699b      	ldr	r3, [r3, #24]
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d103      	bne.n	8011dda <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8011dd2:	68fb      	ldr	r3, [r7, #12]
 8011dd4:	689b      	ldr	r3, [r3, #8]
 8011dd6:	633b      	str	r3, [r7, #48]	; 0x30
 8011dd8:	e013      	b.n	8011e02 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8011dda:	68fb      	ldr	r3, [r7, #12]
 8011ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011dde:	2b00      	cmp	r3, #0
 8011de0:	d007      	beq.n	8011df2 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8011de2:	68fb      	ldr	r3, [r7, #12]
 8011de4:	699b      	ldr	r3, [r3, #24]
 8011de6:	4619      	mov	r1, r3
 8011de8:	68f8      	ldr	r0, [r7, #12]
 8011dea:	f7fe fef9 	bl	8010be0 <clmt_clust>
 8011dee:	6338      	str	r0, [r7, #48]	; 0x30
 8011df0:	e007      	b.n	8011e02 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8011df2:	68fa      	ldr	r2, [r7, #12]
 8011df4:	68fb      	ldr	r3, [r7, #12]
 8011df6:	69db      	ldr	r3, [r3, #28]
 8011df8:	4619      	mov	r1, r3
 8011dfa:	4610      	mov	r0, r2
 8011dfc:	f7fe fc5f 	bl	80106be <get_fat>
 8011e00:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8011e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e04:	2b01      	cmp	r3, #1
 8011e06:	d804      	bhi.n	8011e12 <f_read+0xe2>
 8011e08:	68fb      	ldr	r3, [r7, #12]
 8011e0a:	2202      	movs	r2, #2
 8011e0c:	755a      	strb	r2, [r3, #21]
 8011e0e:	2302      	movs	r3, #2
 8011e10:	e0c9      	b.n	8011fa6 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011e18:	d104      	bne.n	8011e24 <f_read+0xf4>
 8011e1a:	68fb      	ldr	r3, [r7, #12]
 8011e1c:	2201      	movs	r2, #1
 8011e1e:	755a      	strb	r2, [r3, #21]
 8011e20:	2301      	movs	r3, #1
 8011e22:	e0c0      	b.n	8011fa6 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 8011e24:	68fb      	ldr	r3, [r7, #12]
 8011e26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011e28:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8011e2a:	697a      	ldr	r2, [r7, #20]
 8011e2c:	68fb      	ldr	r3, [r7, #12]
 8011e2e:	69db      	ldr	r3, [r3, #28]
 8011e30:	4619      	mov	r1, r3
 8011e32:	4610      	mov	r0, r2
 8011e34:	f7fe fc24 	bl	8010680 <clust2sect>
 8011e38:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8011e3a:	69bb      	ldr	r3, [r7, #24]
 8011e3c:	2b00      	cmp	r3, #0
 8011e3e:	d104      	bne.n	8011e4a <f_read+0x11a>
 8011e40:	68fb      	ldr	r3, [r7, #12]
 8011e42:	2202      	movs	r2, #2
 8011e44:	755a      	strb	r2, [r3, #21]
 8011e46:	2302      	movs	r3, #2
 8011e48:	e0ad      	b.n	8011fa6 <f_read+0x276>
			sect += csect;
 8011e4a:	69ba      	ldr	r2, [r7, #24]
 8011e4c:	69fb      	ldr	r3, [r7, #28]
 8011e4e:	4413      	add	r3, r2
 8011e50:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8011e52:	687b      	ldr	r3, [r7, #4]
 8011e54:	0a5b      	lsrs	r3, r3, #9
 8011e56:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8011e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e5a:	2b00      	cmp	r3, #0
 8011e5c:	d039      	beq.n	8011ed2 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8011e5e:	69fa      	ldr	r2, [r7, #28]
 8011e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e62:	4413      	add	r3, r2
 8011e64:	697a      	ldr	r2, [r7, #20]
 8011e66:	8952      	ldrh	r2, [r2, #10]
 8011e68:	4293      	cmp	r3, r2
 8011e6a:	d905      	bls.n	8011e78 <f_read+0x148>
					cc = fs->csize - csect;
 8011e6c:	697b      	ldr	r3, [r7, #20]
 8011e6e:	895b      	ldrh	r3, [r3, #10]
 8011e70:	461a      	mov	r2, r3
 8011e72:	69fb      	ldr	r3, [r7, #28]
 8011e74:	1ad3      	subs	r3, r2, r3
 8011e76:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011e78:	697b      	ldr	r3, [r7, #20]
 8011e7a:	7858      	ldrb	r0, [r3, #1]
 8011e7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e7e:	69ba      	ldr	r2, [r7, #24]
 8011e80:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8011e82:	f7fe f853 	bl	800ff2c <disk_read>
 8011e86:	4603      	mov	r3, r0
 8011e88:	2b00      	cmp	r3, #0
 8011e8a:	d004      	beq.n	8011e96 <f_read+0x166>
 8011e8c:	68fb      	ldr	r3, [r7, #12]
 8011e8e:	2201      	movs	r2, #1
 8011e90:	755a      	strb	r2, [r3, #21]
 8011e92:	2301      	movs	r3, #1
 8011e94:	e087      	b.n	8011fa6 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8011e96:	68fb      	ldr	r3, [r7, #12]
 8011e98:	7d1b      	ldrb	r3, [r3, #20]
 8011e9a:	b25b      	sxtb	r3, r3
 8011e9c:	2b00      	cmp	r3, #0
 8011e9e:	da14      	bge.n	8011eca <f_read+0x19a>
 8011ea0:	68fb      	ldr	r3, [r7, #12]
 8011ea2:	6a1a      	ldr	r2, [r3, #32]
 8011ea4:	69bb      	ldr	r3, [r7, #24]
 8011ea6:	1ad3      	subs	r3, r2, r3
 8011ea8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011eaa:	429a      	cmp	r2, r3
 8011eac:	d90d      	bls.n	8011eca <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8011eae:	68fb      	ldr	r3, [r7, #12]
 8011eb0:	6a1a      	ldr	r2, [r3, #32]
 8011eb2:	69bb      	ldr	r3, [r7, #24]
 8011eb4:	1ad3      	subs	r3, r2, r3
 8011eb6:	025b      	lsls	r3, r3, #9
 8011eb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011eba:	18d0      	adds	r0, r2, r3
 8011ebc:	68fb      	ldr	r3, [r7, #12]
 8011ebe:	3330      	adds	r3, #48	; 0x30
 8011ec0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011ec4:	4619      	mov	r1, r3
 8011ec6:	f7fe f911 	bl	80100ec <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8011eca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ecc:	025b      	lsls	r3, r3, #9
 8011ece:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8011ed0:	e050      	b.n	8011f74 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8011ed2:	68fb      	ldr	r3, [r7, #12]
 8011ed4:	6a1b      	ldr	r3, [r3, #32]
 8011ed6:	69ba      	ldr	r2, [r7, #24]
 8011ed8:	429a      	cmp	r2, r3
 8011eda:	d02e      	beq.n	8011f3a <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8011edc:	68fb      	ldr	r3, [r7, #12]
 8011ede:	7d1b      	ldrb	r3, [r3, #20]
 8011ee0:	b25b      	sxtb	r3, r3
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	da18      	bge.n	8011f18 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011ee6:	697b      	ldr	r3, [r7, #20]
 8011ee8:	7858      	ldrb	r0, [r3, #1]
 8011eea:	68fb      	ldr	r3, [r7, #12]
 8011eec:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011ef0:	68fb      	ldr	r3, [r7, #12]
 8011ef2:	6a1a      	ldr	r2, [r3, #32]
 8011ef4:	2301      	movs	r3, #1
 8011ef6:	f7fe f839 	bl	800ff6c <disk_write>
 8011efa:	4603      	mov	r3, r0
 8011efc:	2b00      	cmp	r3, #0
 8011efe:	d004      	beq.n	8011f0a <f_read+0x1da>
 8011f00:	68fb      	ldr	r3, [r7, #12]
 8011f02:	2201      	movs	r2, #1
 8011f04:	755a      	strb	r2, [r3, #21]
 8011f06:	2301      	movs	r3, #1
 8011f08:	e04d      	b.n	8011fa6 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8011f0a:	68fb      	ldr	r3, [r7, #12]
 8011f0c:	7d1b      	ldrb	r3, [r3, #20]
 8011f0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011f12:	b2da      	uxtb	r2, r3
 8011f14:	68fb      	ldr	r3, [r7, #12]
 8011f16:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8011f18:	697b      	ldr	r3, [r7, #20]
 8011f1a:	7858      	ldrb	r0, [r3, #1]
 8011f1c:	68fb      	ldr	r3, [r7, #12]
 8011f1e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011f22:	2301      	movs	r3, #1
 8011f24:	69ba      	ldr	r2, [r7, #24]
 8011f26:	f7fe f801 	bl	800ff2c <disk_read>
 8011f2a:	4603      	mov	r3, r0
 8011f2c:	2b00      	cmp	r3, #0
 8011f2e:	d004      	beq.n	8011f3a <f_read+0x20a>
 8011f30:	68fb      	ldr	r3, [r7, #12]
 8011f32:	2201      	movs	r2, #1
 8011f34:	755a      	strb	r2, [r3, #21]
 8011f36:	2301      	movs	r3, #1
 8011f38:	e035      	b.n	8011fa6 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8011f3a:	68fb      	ldr	r3, [r7, #12]
 8011f3c:	69ba      	ldr	r2, [r7, #24]
 8011f3e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8011f40:	68fb      	ldr	r3, [r7, #12]
 8011f42:	699b      	ldr	r3, [r3, #24]
 8011f44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011f48:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8011f4c:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8011f4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011f50:	687b      	ldr	r3, [r7, #4]
 8011f52:	429a      	cmp	r2, r3
 8011f54:	d901      	bls.n	8011f5a <f_read+0x22a>
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8011f5a:	68fb      	ldr	r3, [r7, #12]
 8011f5c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8011f60:	68fb      	ldr	r3, [r7, #12]
 8011f62:	699b      	ldr	r3, [r3, #24]
 8011f64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011f68:	4413      	add	r3, r2
 8011f6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011f6c:	4619      	mov	r1, r3
 8011f6e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011f70:	f7fe f8bc 	bl	80100ec <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8011f74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011f76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f78:	4413      	add	r3, r2
 8011f7a:	627b      	str	r3, [r7, #36]	; 0x24
 8011f7c:	68fb      	ldr	r3, [r7, #12]
 8011f7e:	699a      	ldr	r2, [r3, #24]
 8011f80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f82:	441a      	add	r2, r3
 8011f84:	68fb      	ldr	r3, [r7, #12]
 8011f86:	619a      	str	r2, [r3, #24]
 8011f88:	683b      	ldr	r3, [r7, #0]
 8011f8a:	681a      	ldr	r2, [r3, #0]
 8011f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f8e:	441a      	add	r2, r3
 8011f90:	683b      	ldr	r3, [r7, #0]
 8011f92:	601a      	str	r2, [r3, #0]
 8011f94:	687a      	ldr	r2, [r7, #4]
 8011f96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f98:	1ad3      	subs	r3, r2, r3
 8011f9a:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8011f9c:	687b      	ldr	r3, [r7, #4]
 8011f9e:	2b00      	cmp	r3, #0
 8011fa0:	f47f af01 	bne.w	8011da6 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8011fa4:	2300      	movs	r3, #0
}
 8011fa6:	4618      	mov	r0, r3
 8011fa8:	3738      	adds	r7, #56	; 0x38
 8011faa:	46bd      	mov	sp, r7
 8011fac:	bd80      	pop	{r7, pc}

08011fae <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8011fae:	b580      	push	{r7, lr}
 8011fb0:	b08c      	sub	sp, #48	; 0x30
 8011fb2:	af00      	add	r7, sp, #0
 8011fb4:	60f8      	str	r0, [r7, #12]
 8011fb6:	60b9      	str	r1, [r7, #8]
 8011fb8:	607a      	str	r2, [r7, #4]
 8011fba:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8011fbc:	68bb      	ldr	r3, [r7, #8]
 8011fbe:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8011fc0:	683b      	ldr	r3, [r7, #0]
 8011fc2:	2200      	movs	r2, #0
 8011fc4:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8011fc6:	68fb      	ldr	r3, [r7, #12]
 8011fc8:	f107 0210 	add.w	r2, r7, #16
 8011fcc:	4611      	mov	r1, r2
 8011fce:	4618      	mov	r0, r3
 8011fd0:	f7ff fc74 	bl	80118bc <validate>
 8011fd4:	4603      	mov	r3, r0
 8011fd6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8011fda:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d107      	bne.n	8011ff2 <f_write+0x44>
 8011fe2:	68fb      	ldr	r3, [r7, #12]
 8011fe4:	7d5b      	ldrb	r3, [r3, #21]
 8011fe6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8011fea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d002      	beq.n	8011ff8 <f_write+0x4a>
 8011ff2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011ff6:	e14b      	b.n	8012290 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8011ff8:	68fb      	ldr	r3, [r7, #12]
 8011ffa:	7d1b      	ldrb	r3, [r3, #20]
 8011ffc:	f003 0302 	and.w	r3, r3, #2
 8012000:	2b00      	cmp	r3, #0
 8012002:	d101      	bne.n	8012008 <f_write+0x5a>
 8012004:	2307      	movs	r3, #7
 8012006:	e143      	b.n	8012290 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8012008:	68fb      	ldr	r3, [r7, #12]
 801200a:	699a      	ldr	r2, [r3, #24]
 801200c:	687b      	ldr	r3, [r7, #4]
 801200e:	441a      	add	r2, r3
 8012010:	68fb      	ldr	r3, [r7, #12]
 8012012:	699b      	ldr	r3, [r3, #24]
 8012014:	429a      	cmp	r2, r3
 8012016:	f080 812d 	bcs.w	8012274 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 801201a:	68fb      	ldr	r3, [r7, #12]
 801201c:	699b      	ldr	r3, [r3, #24]
 801201e:	43db      	mvns	r3, r3
 8012020:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8012022:	e127      	b.n	8012274 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8012024:	68fb      	ldr	r3, [r7, #12]
 8012026:	699b      	ldr	r3, [r3, #24]
 8012028:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801202c:	2b00      	cmp	r3, #0
 801202e:	f040 80e3 	bne.w	80121f8 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8012032:	68fb      	ldr	r3, [r7, #12]
 8012034:	699b      	ldr	r3, [r3, #24]
 8012036:	0a5b      	lsrs	r3, r3, #9
 8012038:	693a      	ldr	r2, [r7, #16]
 801203a:	8952      	ldrh	r2, [r2, #10]
 801203c:	3a01      	subs	r2, #1
 801203e:	4013      	ands	r3, r2
 8012040:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8012042:	69bb      	ldr	r3, [r7, #24]
 8012044:	2b00      	cmp	r3, #0
 8012046:	d143      	bne.n	80120d0 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8012048:	68fb      	ldr	r3, [r7, #12]
 801204a:	699b      	ldr	r3, [r3, #24]
 801204c:	2b00      	cmp	r3, #0
 801204e:	d10c      	bne.n	801206a <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8012050:	68fb      	ldr	r3, [r7, #12]
 8012052:	689b      	ldr	r3, [r3, #8]
 8012054:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8012056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012058:	2b00      	cmp	r3, #0
 801205a:	d11a      	bne.n	8012092 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 801205c:	68fb      	ldr	r3, [r7, #12]
 801205e:	2100      	movs	r1, #0
 8012060:	4618      	mov	r0, r3
 8012062:	f7fe fd25 	bl	8010ab0 <create_chain>
 8012066:	62b8      	str	r0, [r7, #40]	; 0x28
 8012068:	e013      	b.n	8012092 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801206a:	68fb      	ldr	r3, [r7, #12]
 801206c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801206e:	2b00      	cmp	r3, #0
 8012070:	d007      	beq.n	8012082 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8012072:	68fb      	ldr	r3, [r7, #12]
 8012074:	699b      	ldr	r3, [r3, #24]
 8012076:	4619      	mov	r1, r3
 8012078:	68f8      	ldr	r0, [r7, #12]
 801207a:	f7fe fdb1 	bl	8010be0 <clmt_clust>
 801207e:	62b8      	str	r0, [r7, #40]	; 0x28
 8012080:	e007      	b.n	8012092 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8012082:	68fa      	ldr	r2, [r7, #12]
 8012084:	68fb      	ldr	r3, [r7, #12]
 8012086:	69db      	ldr	r3, [r3, #28]
 8012088:	4619      	mov	r1, r3
 801208a:	4610      	mov	r0, r2
 801208c:	f7fe fd10 	bl	8010ab0 <create_chain>
 8012090:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8012092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012094:	2b00      	cmp	r3, #0
 8012096:	f000 80f2 	beq.w	801227e <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 801209a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801209c:	2b01      	cmp	r3, #1
 801209e:	d104      	bne.n	80120aa <f_write+0xfc>
 80120a0:	68fb      	ldr	r3, [r7, #12]
 80120a2:	2202      	movs	r2, #2
 80120a4:	755a      	strb	r2, [r3, #21]
 80120a6:	2302      	movs	r3, #2
 80120a8:	e0f2      	b.n	8012290 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80120aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80120b0:	d104      	bne.n	80120bc <f_write+0x10e>
 80120b2:	68fb      	ldr	r3, [r7, #12]
 80120b4:	2201      	movs	r2, #1
 80120b6:	755a      	strb	r2, [r3, #21]
 80120b8:	2301      	movs	r3, #1
 80120ba:	e0e9      	b.n	8012290 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 80120bc:	68fb      	ldr	r3, [r7, #12]
 80120be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80120c0:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80120c2:	68fb      	ldr	r3, [r7, #12]
 80120c4:	689b      	ldr	r3, [r3, #8]
 80120c6:	2b00      	cmp	r3, #0
 80120c8:	d102      	bne.n	80120d0 <f_write+0x122>
 80120ca:	68fb      	ldr	r3, [r7, #12]
 80120cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80120ce:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80120d0:	68fb      	ldr	r3, [r7, #12]
 80120d2:	7d1b      	ldrb	r3, [r3, #20]
 80120d4:	b25b      	sxtb	r3, r3
 80120d6:	2b00      	cmp	r3, #0
 80120d8:	da18      	bge.n	801210c <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80120da:	693b      	ldr	r3, [r7, #16]
 80120dc:	7858      	ldrb	r0, [r3, #1]
 80120de:	68fb      	ldr	r3, [r7, #12]
 80120e0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80120e4:	68fb      	ldr	r3, [r7, #12]
 80120e6:	6a1a      	ldr	r2, [r3, #32]
 80120e8:	2301      	movs	r3, #1
 80120ea:	f7fd ff3f 	bl	800ff6c <disk_write>
 80120ee:	4603      	mov	r3, r0
 80120f0:	2b00      	cmp	r3, #0
 80120f2:	d004      	beq.n	80120fe <f_write+0x150>
 80120f4:	68fb      	ldr	r3, [r7, #12]
 80120f6:	2201      	movs	r2, #1
 80120f8:	755a      	strb	r2, [r3, #21]
 80120fa:	2301      	movs	r3, #1
 80120fc:	e0c8      	b.n	8012290 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 80120fe:	68fb      	ldr	r3, [r7, #12]
 8012100:	7d1b      	ldrb	r3, [r3, #20]
 8012102:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012106:	b2da      	uxtb	r2, r3
 8012108:	68fb      	ldr	r3, [r7, #12]
 801210a:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801210c:	693a      	ldr	r2, [r7, #16]
 801210e:	68fb      	ldr	r3, [r7, #12]
 8012110:	69db      	ldr	r3, [r3, #28]
 8012112:	4619      	mov	r1, r3
 8012114:	4610      	mov	r0, r2
 8012116:	f7fe fab3 	bl	8010680 <clust2sect>
 801211a:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801211c:	697b      	ldr	r3, [r7, #20]
 801211e:	2b00      	cmp	r3, #0
 8012120:	d104      	bne.n	801212c <f_write+0x17e>
 8012122:	68fb      	ldr	r3, [r7, #12]
 8012124:	2202      	movs	r2, #2
 8012126:	755a      	strb	r2, [r3, #21]
 8012128:	2302      	movs	r3, #2
 801212a:	e0b1      	b.n	8012290 <f_write+0x2e2>
			sect += csect;
 801212c:	697a      	ldr	r2, [r7, #20]
 801212e:	69bb      	ldr	r3, [r7, #24]
 8012130:	4413      	add	r3, r2
 8012132:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	0a5b      	lsrs	r3, r3, #9
 8012138:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 801213a:	6a3b      	ldr	r3, [r7, #32]
 801213c:	2b00      	cmp	r3, #0
 801213e:	d03c      	beq.n	80121ba <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8012140:	69ba      	ldr	r2, [r7, #24]
 8012142:	6a3b      	ldr	r3, [r7, #32]
 8012144:	4413      	add	r3, r2
 8012146:	693a      	ldr	r2, [r7, #16]
 8012148:	8952      	ldrh	r2, [r2, #10]
 801214a:	4293      	cmp	r3, r2
 801214c:	d905      	bls.n	801215a <f_write+0x1ac>
					cc = fs->csize - csect;
 801214e:	693b      	ldr	r3, [r7, #16]
 8012150:	895b      	ldrh	r3, [r3, #10]
 8012152:	461a      	mov	r2, r3
 8012154:	69bb      	ldr	r3, [r7, #24]
 8012156:	1ad3      	subs	r3, r2, r3
 8012158:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801215a:	693b      	ldr	r3, [r7, #16]
 801215c:	7858      	ldrb	r0, [r3, #1]
 801215e:	6a3b      	ldr	r3, [r7, #32]
 8012160:	697a      	ldr	r2, [r7, #20]
 8012162:	69f9      	ldr	r1, [r7, #28]
 8012164:	f7fd ff02 	bl	800ff6c <disk_write>
 8012168:	4603      	mov	r3, r0
 801216a:	2b00      	cmp	r3, #0
 801216c:	d004      	beq.n	8012178 <f_write+0x1ca>
 801216e:	68fb      	ldr	r3, [r7, #12]
 8012170:	2201      	movs	r2, #1
 8012172:	755a      	strb	r2, [r3, #21]
 8012174:	2301      	movs	r3, #1
 8012176:	e08b      	b.n	8012290 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8012178:	68fb      	ldr	r3, [r7, #12]
 801217a:	6a1a      	ldr	r2, [r3, #32]
 801217c:	697b      	ldr	r3, [r7, #20]
 801217e:	1ad3      	subs	r3, r2, r3
 8012180:	6a3a      	ldr	r2, [r7, #32]
 8012182:	429a      	cmp	r2, r3
 8012184:	d915      	bls.n	80121b2 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8012186:	68fb      	ldr	r3, [r7, #12]
 8012188:	f103 0030 	add.w	r0, r3, #48	; 0x30
 801218c:	68fb      	ldr	r3, [r7, #12]
 801218e:	6a1a      	ldr	r2, [r3, #32]
 8012190:	697b      	ldr	r3, [r7, #20]
 8012192:	1ad3      	subs	r3, r2, r3
 8012194:	025b      	lsls	r3, r3, #9
 8012196:	69fa      	ldr	r2, [r7, #28]
 8012198:	4413      	add	r3, r2
 801219a:	f44f 7200 	mov.w	r2, #512	; 0x200
 801219e:	4619      	mov	r1, r3
 80121a0:	f7fd ffa4 	bl	80100ec <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80121a4:	68fb      	ldr	r3, [r7, #12]
 80121a6:	7d1b      	ldrb	r3, [r3, #20]
 80121a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80121ac:	b2da      	uxtb	r2, r3
 80121ae:	68fb      	ldr	r3, [r7, #12]
 80121b0:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80121b2:	6a3b      	ldr	r3, [r7, #32]
 80121b4:	025b      	lsls	r3, r3, #9
 80121b6:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 80121b8:	e03f      	b.n	801223a <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80121ba:	68fb      	ldr	r3, [r7, #12]
 80121bc:	6a1b      	ldr	r3, [r3, #32]
 80121be:	697a      	ldr	r2, [r7, #20]
 80121c0:	429a      	cmp	r2, r3
 80121c2:	d016      	beq.n	80121f2 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 80121c4:	68fb      	ldr	r3, [r7, #12]
 80121c6:	699a      	ldr	r2, [r3, #24]
 80121c8:	68fb      	ldr	r3, [r7, #12]
 80121ca:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80121cc:	429a      	cmp	r2, r3
 80121ce:	d210      	bcs.n	80121f2 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80121d0:	693b      	ldr	r3, [r7, #16]
 80121d2:	7858      	ldrb	r0, [r3, #1]
 80121d4:	68fb      	ldr	r3, [r7, #12]
 80121d6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80121da:	2301      	movs	r3, #1
 80121dc:	697a      	ldr	r2, [r7, #20]
 80121de:	f7fd fea5 	bl	800ff2c <disk_read>
 80121e2:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80121e4:	2b00      	cmp	r3, #0
 80121e6:	d004      	beq.n	80121f2 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 80121e8:	68fb      	ldr	r3, [r7, #12]
 80121ea:	2201      	movs	r2, #1
 80121ec:	755a      	strb	r2, [r3, #21]
 80121ee:	2301      	movs	r3, #1
 80121f0:	e04e      	b.n	8012290 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 80121f2:	68fb      	ldr	r3, [r7, #12]
 80121f4:	697a      	ldr	r2, [r7, #20]
 80121f6:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80121f8:	68fb      	ldr	r3, [r7, #12]
 80121fa:	699b      	ldr	r3, [r3, #24]
 80121fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012200:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8012204:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8012206:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012208:	687b      	ldr	r3, [r7, #4]
 801220a:	429a      	cmp	r2, r3
 801220c:	d901      	bls.n	8012212 <f_write+0x264>
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8012212:	68fb      	ldr	r3, [r7, #12]
 8012214:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8012218:	68fb      	ldr	r3, [r7, #12]
 801221a:	699b      	ldr	r3, [r3, #24]
 801221c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012220:	4413      	add	r3, r2
 8012222:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012224:	69f9      	ldr	r1, [r7, #28]
 8012226:	4618      	mov	r0, r3
 8012228:	f7fd ff60 	bl	80100ec <mem_cpy>
		fp->flag |= FA_DIRTY;
 801222c:	68fb      	ldr	r3, [r7, #12]
 801222e:	7d1b      	ldrb	r3, [r3, #20]
 8012230:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8012234:	b2da      	uxtb	r2, r3
 8012236:	68fb      	ldr	r3, [r7, #12]
 8012238:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 801223a:	69fa      	ldr	r2, [r7, #28]
 801223c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801223e:	4413      	add	r3, r2
 8012240:	61fb      	str	r3, [r7, #28]
 8012242:	68fb      	ldr	r3, [r7, #12]
 8012244:	699a      	ldr	r2, [r3, #24]
 8012246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012248:	441a      	add	r2, r3
 801224a:	68fb      	ldr	r3, [r7, #12]
 801224c:	619a      	str	r2, [r3, #24]
 801224e:	68fb      	ldr	r3, [r7, #12]
 8012250:	68da      	ldr	r2, [r3, #12]
 8012252:	68fb      	ldr	r3, [r7, #12]
 8012254:	699b      	ldr	r3, [r3, #24]
 8012256:	429a      	cmp	r2, r3
 8012258:	bf38      	it	cc
 801225a:	461a      	movcc	r2, r3
 801225c:	68fb      	ldr	r3, [r7, #12]
 801225e:	60da      	str	r2, [r3, #12]
 8012260:	683b      	ldr	r3, [r7, #0]
 8012262:	681a      	ldr	r2, [r3, #0]
 8012264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012266:	441a      	add	r2, r3
 8012268:	683b      	ldr	r3, [r7, #0]
 801226a:	601a      	str	r2, [r3, #0]
 801226c:	687a      	ldr	r2, [r7, #4]
 801226e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012270:	1ad3      	subs	r3, r2, r3
 8012272:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	2b00      	cmp	r3, #0
 8012278:	f47f aed4 	bne.w	8012024 <f_write+0x76>
 801227c:	e000      	b.n	8012280 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801227e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8012280:	68fb      	ldr	r3, [r7, #12]
 8012282:	7d1b      	ldrb	r3, [r3, #20]
 8012284:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012288:	b2da      	uxtb	r2, r3
 801228a:	68fb      	ldr	r3, [r7, #12]
 801228c:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 801228e:	2300      	movs	r3, #0
}
 8012290:	4618      	mov	r0, r3
 8012292:	3730      	adds	r7, #48	; 0x30
 8012294:	46bd      	mov	sp, r7
 8012296:	bd80      	pop	{r7, pc}

08012298 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8012298:	b580      	push	{r7, lr}
 801229a:	b086      	sub	sp, #24
 801229c:	af00      	add	r7, sp, #0
 801229e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80122a0:	687b      	ldr	r3, [r7, #4]
 80122a2:	f107 0208 	add.w	r2, r7, #8
 80122a6:	4611      	mov	r1, r2
 80122a8:	4618      	mov	r0, r3
 80122aa:	f7ff fb07 	bl	80118bc <validate>
 80122ae:	4603      	mov	r3, r0
 80122b0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80122b2:	7dfb      	ldrb	r3, [r7, #23]
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	d168      	bne.n	801238a <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	7d1b      	ldrb	r3, [r3, #20]
 80122bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80122c0:	2b00      	cmp	r3, #0
 80122c2:	d062      	beq.n	801238a <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	7d1b      	ldrb	r3, [r3, #20]
 80122c8:	b25b      	sxtb	r3, r3
 80122ca:	2b00      	cmp	r3, #0
 80122cc:	da15      	bge.n	80122fa <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80122ce:	68bb      	ldr	r3, [r7, #8]
 80122d0:	7858      	ldrb	r0, [r3, #1]
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	6a1a      	ldr	r2, [r3, #32]
 80122dc:	2301      	movs	r3, #1
 80122de:	f7fd fe45 	bl	800ff6c <disk_write>
 80122e2:	4603      	mov	r3, r0
 80122e4:	2b00      	cmp	r3, #0
 80122e6:	d001      	beq.n	80122ec <f_sync+0x54>
 80122e8:	2301      	movs	r3, #1
 80122ea:	e04f      	b.n	801238c <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80122ec:	687b      	ldr	r3, [r7, #4]
 80122ee:	7d1b      	ldrb	r3, [r3, #20]
 80122f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80122f4:	b2da      	uxtb	r2, r3
 80122f6:	687b      	ldr	r3, [r7, #4]
 80122f8:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80122fa:	f7fb fc05 	bl	800db08 <get_fattime>
 80122fe:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8012300:	68ba      	ldr	r2, [r7, #8]
 8012302:	687b      	ldr	r3, [r7, #4]
 8012304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012306:	4619      	mov	r1, r3
 8012308:	4610      	mov	r0, r2
 801230a:	f7fe f91d 	bl	8010548 <move_window>
 801230e:	4603      	mov	r3, r0
 8012310:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8012312:	7dfb      	ldrb	r3, [r7, #23]
 8012314:	2b00      	cmp	r3, #0
 8012316:	d138      	bne.n	801238a <f_sync+0xf2>
					dir = fp->dir_ptr;
 8012318:	687b      	ldr	r3, [r7, #4]
 801231a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801231c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 801231e:	68fb      	ldr	r3, [r7, #12]
 8012320:	330b      	adds	r3, #11
 8012322:	781a      	ldrb	r2, [r3, #0]
 8012324:	68fb      	ldr	r3, [r7, #12]
 8012326:	330b      	adds	r3, #11
 8012328:	f042 0220 	orr.w	r2, r2, #32
 801232c:	b2d2      	uxtb	r2, r2
 801232e:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8012330:	687b      	ldr	r3, [r7, #4]
 8012332:	6818      	ldr	r0, [r3, #0]
 8012334:	687b      	ldr	r3, [r7, #4]
 8012336:	689b      	ldr	r3, [r3, #8]
 8012338:	461a      	mov	r2, r3
 801233a:	68f9      	ldr	r1, [r7, #12]
 801233c:	f7fe fe2a 	bl	8010f94 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8012340:	68fb      	ldr	r3, [r7, #12]
 8012342:	f103 021c 	add.w	r2, r3, #28
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	68db      	ldr	r3, [r3, #12]
 801234a:	4619      	mov	r1, r3
 801234c:	4610      	mov	r0, r2
 801234e:	f7fd fea1 	bl	8010094 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8012352:	68fb      	ldr	r3, [r7, #12]
 8012354:	3316      	adds	r3, #22
 8012356:	6939      	ldr	r1, [r7, #16]
 8012358:	4618      	mov	r0, r3
 801235a:	f7fd fe9b 	bl	8010094 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 801235e:	68fb      	ldr	r3, [r7, #12]
 8012360:	3312      	adds	r3, #18
 8012362:	2100      	movs	r1, #0
 8012364:	4618      	mov	r0, r3
 8012366:	f7fd fe7a 	bl	801005e <st_word>
					fs->wflag = 1;
 801236a:	68bb      	ldr	r3, [r7, #8]
 801236c:	2201      	movs	r2, #1
 801236e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8012370:	68bb      	ldr	r3, [r7, #8]
 8012372:	4618      	mov	r0, r3
 8012374:	f7fe f916 	bl	80105a4 <sync_fs>
 8012378:	4603      	mov	r3, r0
 801237a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	7d1b      	ldrb	r3, [r3, #20]
 8012380:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8012384:	b2da      	uxtb	r2, r3
 8012386:	687b      	ldr	r3, [r7, #4]
 8012388:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 801238a:	7dfb      	ldrb	r3, [r7, #23]
}
 801238c:	4618      	mov	r0, r3
 801238e:	3718      	adds	r7, #24
 8012390:	46bd      	mov	sp, r7
 8012392:	bd80      	pop	{r7, pc}

08012394 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8012394:	b580      	push	{r7, lr}
 8012396:	b084      	sub	sp, #16
 8012398:	af00      	add	r7, sp, #0
 801239a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801239c:	6878      	ldr	r0, [r7, #4]
 801239e:	f7ff ff7b 	bl	8012298 <f_sync>
 80123a2:	4603      	mov	r3, r0
 80123a4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80123a6:	7bfb      	ldrb	r3, [r7, #15]
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d118      	bne.n	80123de <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80123ac:	687b      	ldr	r3, [r7, #4]
 80123ae:	f107 0208 	add.w	r2, r7, #8
 80123b2:	4611      	mov	r1, r2
 80123b4:	4618      	mov	r0, r3
 80123b6:	f7ff fa81 	bl	80118bc <validate>
 80123ba:	4603      	mov	r3, r0
 80123bc:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80123be:	7bfb      	ldrb	r3, [r7, #15]
 80123c0:	2b00      	cmp	r3, #0
 80123c2:	d10c      	bne.n	80123de <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80123c4:	687b      	ldr	r3, [r7, #4]
 80123c6:	691b      	ldr	r3, [r3, #16]
 80123c8:	4618      	mov	r0, r3
 80123ca:	f7fe f819 	bl	8010400 <dec_lock>
 80123ce:	4603      	mov	r3, r0
 80123d0:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80123d2:	7bfb      	ldrb	r3, [r7, #15]
 80123d4:	2b00      	cmp	r3, #0
 80123d6:	d102      	bne.n	80123de <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	2200      	movs	r2, #0
 80123dc:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80123de:	7bfb      	ldrb	r3, [r7, #15]
}
 80123e0:	4618      	mov	r0, r3
 80123e2:	3710      	adds	r7, #16
 80123e4:	46bd      	mov	sp, r7
 80123e6:	bd80      	pop	{r7, pc}

080123e8 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 80123e8:	b580      	push	{r7, lr}
 80123ea:	b088      	sub	sp, #32
 80123ec:	af00      	add	r7, sp, #0
 80123ee:	60f8      	str	r0, [r7, #12]
 80123f0:	60b9      	str	r1, [r7, #8]
 80123f2:	607a      	str	r2, [r7, #4]
	int n = 0;
 80123f4:	2300      	movs	r3, #0
 80123f6:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 80123f8:	68fb      	ldr	r3, [r7, #12]
 80123fa:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80123fc:	e01b      	b.n	8012436 <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 80123fe:	f107 0310 	add.w	r3, r7, #16
 8012402:	f107 0114 	add.w	r1, r7, #20
 8012406:	2201      	movs	r2, #1
 8012408:	6878      	ldr	r0, [r7, #4]
 801240a:	f7ff fc91 	bl	8011d30 <f_read>
		if (rc != 1) break;
 801240e:	693b      	ldr	r3, [r7, #16]
 8012410:	2b01      	cmp	r3, #1
 8012412:	d116      	bne.n	8012442 <f_gets+0x5a>
		c = s[0];
 8012414:	7d3b      	ldrb	r3, [r7, #20]
 8012416:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8012418:	7dfb      	ldrb	r3, [r7, #23]
 801241a:	2b0d      	cmp	r3, #13
 801241c:	d100      	bne.n	8012420 <f_gets+0x38>
 801241e:	e00a      	b.n	8012436 <f_gets+0x4e>
		*p++ = c;
 8012420:	69bb      	ldr	r3, [r7, #24]
 8012422:	1c5a      	adds	r2, r3, #1
 8012424:	61ba      	str	r2, [r7, #24]
 8012426:	7dfa      	ldrb	r2, [r7, #23]
 8012428:	701a      	strb	r2, [r3, #0]
		n++;
 801242a:	69fb      	ldr	r3, [r7, #28]
 801242c:	3301      	adds	r3, #1
 801242e:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8012430:	7dfb      	ldrb	r3, [r7, #23]
 8012432:	2b0a      	cmp	r3, #10
 8012434:	d007      	beq.n	8012446 <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8012436:	68bb      	ldr	r3, [r7, #8]
 8012438:	3b01      	subs	r3, #1
 801243a:	69fa      	ldr	r2, [r7, #28]
 801243c:	429a      	cmp	r2, r3
 801243e:	dbde      	blt.n	80123fe <f_gets+0x16>
 8012440:	e002      	b.n	8012448 <f_gets+0x60>
		if (rc != 1) break;
 8012442:	bf00      	nop
 8012444:	e000      	b.n	8012448 <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 8012446:	bf00      	nop
	}
	*p = 0;
 8012448:	69bb      	ldr	r3, [r7, #24]
 801244a:	2200      	movs	r2, #0
 801244c:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 801244e:	69fb      	ldr	r3, [r7, #28]
 8012450:	2b00      	cmp	r3, #0
 8012452:	d001      	beq.n	8012458 <f_gets+0x70>
 8012454:	68fb      	ldr	r3, [r7, #12]
 8012456:	e000      	b.n	801245a <f_gets+0x72>
 8012458:	2300      	movs	r3, #0
}
 801245a:	4618      	mov	r0, r3
 801245c:	3720      	adds	r7, #32
 801245e:	46bd      	mov	sp, r7
 8012460:	bd80      	pop	{r7, pc}
	...

08012464 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8012464:	b480      	push	{r7}
 8012466:	b087      	sub	sp, #28
 8012468:	af00      	add	r7, sp, #0
 801246a:	60f8      	str	r0, [r7, #12]
 801246c:	60b9      	str	r1, [r7, #8]
 801246e:	4613      	mov	r3, r2
 8012470:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8012472:	2301      	movs	r3, #1
 8012474:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8012476:	2300      	movs	r3, #0
 8012478:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801247a:	4b1f      	ldr	r3, [pc, #124]	; (80124f8 <FATFS_LinkDriverEx+0x94>)
 801247c:	7a5b      	ldrb	r3, [r3, #9]
 801247e:	b2db      	uxtb	r3, r3
 8012480:	2b00      	cmp	r3, #0
 8012482:	d131      	bne.n	80124e8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8012484:	4b1c      	ldr	r3, [pc, #112]	; (80124f8 <FATFS_LinkDriverEx+0x94>)
 8012486:	7a5b      	ldrb	r3, [r3, #9]
 8012488:	b2db      	uxtb	r3, r3
 801248a:	461a      	mov	r2, r3
 801248c:	4b1a      	ldr	r3, [pc, #104]	; (80124f8 <FATFS_LinkDriverEx+0x94>)
 801248e:	2100      	movs	r1, #0
 8012490:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8012492:	4b19      	ldr	r3, [pc, #100]	; (80124f8 <FATFS_LinkDriverEx+0x94>)
 8012494:	7a5b      	ldrb	r3, [r3, #9]
 8012496:	b2db      	uxtb	r3, r3
 8012498:	4a17      	ldr	r2, [pc, #92]	; (80124f8 <FATFS_LinkDriverEx+0x94>)
 801249a:	009b      	lsls	r3, r3, #2
 801249c:	4413      	add	r3, r2
 801249e:	68fa      	ldr	r2, [r7, #12]
 80124a0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80124a2:	4b15      	ldr	r3, [pc, #84]	; (80124f8 <FATFS_LinkDriverEx+0x94>)
 80124a4:	7a5b      	ldrb	r3, [r3, #9]
 80124a6:	b2db      	uxtb	r3, r3
 80124a8:	461a      	mov	r2, r3
 80124aa:	4b13      	ldr	r3, [pc, #76]	; (80124f8 <FATFS_LinkDriverEx+0x94>)
 80124ac:	4413      	add	r3, r2
 80124ae:	79fa      	ldrb	r2, [r7, #7]
 80124b0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80124b2:	4b11      	ldr	r3, [pc, #68]	; (80124f8 <FATFS_LinkDriverEx+0x94>)
 80124b4:	7a5b      	ldrb	r3, [r3, #9]
 80124b6:	b2db      	uxtb	r3, r3
 80124b8:	1c5a      	adds	r2, r3, #1
 80124ba:	b2d1      	uxtb	r1, r2
 80124bc:	4a0e      	ldr	r2, [pc, #56]	; (80124f8 <FATFS_LinkDriverEx+0x94>)
 80124be:	7251      	strb	r1, [r2, #9]
 80124c0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80124c2:	7dbb      	ldrb	r3, [r7, #22]
 80124c4:	3330      	adds	r3, #48	; 0x30
 80124c6:	b2da      	uxtb	r2, r3
 80124c8:	68bb      	ldr	r3, [r7, #8]
 80124ca:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80124cc:	68bb      	ldr	r3, [r7, #8]
 80124ce:	3301      	adds	r3, #1
 80124d0:	223a      	movs	r2, #58	; 0x3a
 80124d2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80124d4:	68bb      	ldr	r3, [r7, #8]
 80124d6:	3302      	adds	r3, #2
 80124d8:	222f      	movs	r2, #47	; 0x2f
 80124da:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80124dc:	68bb      	ldr	r3, [r7, #8]
 80124de:	3303      	adds	r3, #3
 80124e0:	2200      	movs	r2, #0
 80124e2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80124e4:	2300      	movs	r3, #0
 80124e6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80124e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80124ea:	4618      	mov	r0, r3
 80124ec:	371c      	adds	r7, #28
 80124ee:	46bd      	mov	sp, r7
 80124f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124f4:	4770      	bx	lr
 80124f6:	bf00      	nop
 80124f8:	20000678 	.word	0x20000678

080124fc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80124fc:	b580      	push	{r7, lr}
 80124fe:	b082      	sub	sp, #8
 8012500:	af00      	add	r7, sp, #0
 8012502:	6078      	str	r0, [r7, #4]
 8012504:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8012506:	2200      	movs	r2, #0
 8012508:	6839      	ldr	r1, [r7, #0]
 801250a:	6878      	ldr	r0, [r7, #4]
 801250c:	f7ff ffaa 	bl	8012464 <FATFS_LinkDriverEx>
 8012510:	4603      	mov	r3, r0
}
 8012512:	4618      	mov	r0, r3
 8012514:	3708      	adds	r7, #8
 8012516:	46bd      	mov	sp, r7
 8012518:	bd80      	pop	{r7, pc}
	...

0801251c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801251c:	b580      	push	{r7, lr}
 801251e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8012520:	2200      	movs	r2, #0
 8012522:	4912      	ldr	r1, [pc, #72]	; (801256c <MX_USB_DEVICE_Init+0x50>)
 8012524:	4812      	ldr	r0, [pc, #72]	; (8012570 <MX_USB_DEVICE_Init+0x54>)
 8012526:	f7fc fb57 	bl	800ebd8 <USBD_Init>
 801252a:	4603      	mov	r3, r0
 801252c:	2b00      	cmp	r3, #0
 801252e:	d001      	beq.n	8012534 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8012530:	f7f0 fdac 	bl	800308c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8012534:	490f      	ldr	r1, [pc, #60]	; (8012574 <MX_USB_DEVICE_Init+0x58>)
 8012536:	480e      	ldr	r0, [pc, #56]	; (8012570 <MX_USB_DEVICE_Init+0x54>)
 8012538:	f7fc fb7e 	bl	800ec38 <USBD_RegisterClass>
 801253c:	4603      	mov	r3, r0
 801253e:	2b00      	cmp	r3, #0
 8012540:	d001      	beq.n	8012546 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8012542:	f7f0 fda3 	bl	800308c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8012546:	490c      	ldr	r1, [pc, #48]	; (8012578 <MX_USB_DEVICE_Init+0x5c>)
 8012548:	4809      	ldr	r0, [pc, #36]	; (8012570 <MX_USB_DEVICE_Init+0x54>)
 801254a:	f7fc fa9f 	bl	800ea8c <USBD_CDC_RegisterInterface>
 801254e:	4603      	mov	r3, r0
 8012550:	2b00      	cmp	r3, #0
 8012552:	d001      	beq.n	8012558 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8012554:	f7f0 fd9a 	bl	800308c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8012558:	4805      	ldr	r0, [pc, #20]	; (8012570 <MX_USB_DEVICE_Init+0x54>)
 801255a:	f7fc fb94 	bl	800ec86 <USBD_Start>
 801255e:	4603      	mov	r3, r0
 8012560:	2b00      	cmp	r3, #0
 8012562:	d001      	beq.n	8012568 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8012564:	f7f0 fd92 	bl	800308c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8012568:	bf00      	nop
 801256a:	bd80      	pop	{r7, pc}
 801256c:	2000014c 	.word	0x2000014c
 8012570:	20001a98 	.word	0x20001a98
 8012574:	20000034 	.word	0x20000034
 8012578:	20000138 	.word	0x20000138

0801257c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801257c:	b580      	push	{r7, lr}
 801257e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8012580:	2200      	movs	r2, #0
 8012582:	4905      	ldr	r1, [pc, #20]	; (8012598 <CDC_Init_FS+0x1c>)
 8012584:	4805      	ldr	r0, [pc, #20]	; (801259c <CDC_Init_FS+0x20>)
 8012586:	f7fc fa96 	bl	800eab6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801258a:	4905      	ldr	r1, [pc, #20]	; (80125a0 <CDC_Init_FS+0x24>)
 801258c:	4803      	ldr	r0, [pc, #12]	; (801259c <CDC_Init_FS+0x20>)
 801258e:	f7fc fab0 	bl	800eaf2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8012592:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8012594:	4618      	mov	r0, r3
 8012596:	bd80      	pop	{r7, pc}
 8012598:	20001d68 	.word	0x20001d68
 801259c:	20001a98 	.word	0x20001a98
 80125a0:	20002568 	.word	0x20002568

080125a4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80125a4:	b480      	push	{r7}
 80125a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80125a8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80125aa:	4618      	mov	r0, r3
 80125ac:	46bd      	mov	sp, r7
 80125ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125b2:	4770      	bx	lr

080125b4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80125b4:	b480      	push	{r7}
 80125b6:	b083      	sub	sp, #12
 80125b8:	af00      	add	r7, sp, #0
 80125ba:	4603      	mov	r3, r0
 80125bc:	6039      	str	r1, [r7, #0]
 80125be:	71fb      	strb	r3, [r7, #7]
 80125c0:	4613      	mov	r3, r2
 80125c2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80125c4:	79fb      	ldrb	r3, [r7, #7]
 80125c6:	2b23      	cmp	r3, #35	; 0x23
 80125c8:	d84a      	bhi.n	8012660 <CDC_Control_FS+0xac>
 80125ca:	a201      	add	r2, pc, #4	; (adr r2, 80125d0 <CDC_Control_FS+0x1c>)
 80125cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80125d0:	08012661 	.word	0x08012661
 80125d4:	08012661 	.word	0x08012661
 80125d8:	08012661 	.word	0x08012661
 80125dc:	08012661 	.word	0x08012661
 80125e0:	08012661 	.word	0x08012661
 80125e4:	08012661 	.word	0x08012661
 80125e8:	08012661 	.word	0x08012661
 80125ec:	08012661 	.word	0x08012661
 80125f0:	08012661 	.word	0x08012661
 80125f4:	08012661 	.word	0x08012661
 80125f8:	08012661 	.word	0x08012661
 80125fc:	08012661 	.word	0x08012661
 8012600:	08012661 	.word	0x08012661
 8012604:	08012661 	.word	0x08012661
 8012608:	08012661 	.word	0x08012661
 801260c:	08012661 	.word	0x08012661
 8012610:	08012661 	.word	0x08012661
 8012614:	08012661 	.word	0x08012661
 8012618:	08012661 	.word	0x08012661
 801261c:	08012661 	.word	0x08012661
 8012620:	08012661 	.word	0x08012661
 8012624:	08012661 	.word	0x08012661
 8012628:	08012661 	.word	0x08012661
 801262c:	08012661 	.word	0x08012661
 8012630:	08012661 	.word	0x08012661
 8012634:	08012661 	.word	0x08012661
 8012638:	08012661 	.word	0x08012661
 801263c:	08012661 	.word	0x08012661
 8012640:	08012661 	.word	0x08012661
 8012644:	08012661 	.word	0x08012661
 8012648:	08012661 	.word	0x08012661
 801264c:	08012661 	.word	0x08012661
 8012650:	08012661 	.word	0x08012661
 8012654:	08012661 	.word	0x08012661
 8012658:	08012661 	.word	0x08012661
 801265c:	08012661 	.word	0x08012661
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8012660:	bf00      	nop
  }

  return (USBD_OK);
 8012662:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8012664:	4618      	mov	r0, r3
 8012666:	370c      	adds	r7, #12
 8012668:	46bd      	mov	sp, r7
 801266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801266e:	4770      	bx	lr

08012670 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8012670:	b580      	push	{r7, lr}
 8012672:	b082      	sub	sp, #8
 8012674:	af00      	add	r7, sp, #0
 8012676:	6078      	str	r0, [r7, #4]
 8012678:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801267a:	6879      	ldr	r1, [r7, #4]
 801267c:	4805      	ldr	r0, [pc, #20]	; (8012694 <CDC_Receive_FS+0x24>)
 801267e:	f7fc fa38 	bl	800eaf2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8012682:	4804      	ldr	r0, [pc, #16]	; (8012694 <CDC_Receive_FS+0x24>)
 8012684:	f7fc fa7e 	bl	800eb84 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8012688:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801268a:	4618      	mov	r0, r3
 801268c:	3708      	adds	r7, #8
 801268e:	46bd      	mov	sp, r7
 8012690:	bd80      	pop	{r7, pc}
 8012692:	bf00      	nop
 8012694:	20001a98 	.word	0x20001a98

08012698 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8012698:	b580      	push	{r7, lr}
 801269a:	b084      	sub	sp, #16
 801269c:	af00      	add	r7, sp, #0
 801269e:	6078      	str	r0, [r7, #4]
 80126a0:	460b      	mov	r3, r1
 80126a2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80126a4:	2300      	movs	r3, #0
 80126a6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80126a8:	4b0d      	ldr	r3, [pc, #52]	; (80126e0 <CDC_Transmit_FS+0x48>)
 80126aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80126ae:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80126b0:	68bb      	ldr	r3, [r7, #8]
 80126b2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80126b6:	2b00      	cmp	r3, #0
 80126b8:	d001      	beq.n	80126be <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80126ba:	2301      	movs	r3, #1
 80126bc:	e00b      	b.n	80126d6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80126be:	887b      	ldrh	r3, [r7, #2]
 80126c0:	461a      	mov	r2, r3
 80126c2:	6879      	ldr	r1, [r7, #4]
 80126c4:	4806      	ldr	r0, [pc, #24]	; (80126e0 <CDC_Transmit_FS+0x48>)
 80126c6:	f7fc f9f6 	bl	800eab6 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80126ca:	4805      	ldr	r0, [pc, #20]	; (80126e0 <CDC_Transmit_FS+0x48>)
 80126cc:	f7fc fa2a 	bl	800eb24 <USBD_CDC_TransmitPacket>
 80126d0:	4603      	mov	r3, r0
 80126d2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80126d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80126d6:	4618      	mov	r0, r3
 80126d8:	3710      	adds	r7, #16
 80126da:	46bd      	mov	sp, r7
 80126dc:	bd80      	pop	{r7, pc}
 80126de:	bf00      	nop
 80126e0:	20001a98 	.word	0x20001a98

080126e4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80126e4:	b480      	push	{r7}
 80126e6:	b087      	sub	sp, #28
 80126e8:	af00      	add	r7, sp, #0
 80126ea:	60f8      	str	r0, [r7, #12]
 80126ec:	60b9      	str	r1, [r7, #8]
 80126ee:	4613      	mov	r3, r2
 80126f0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80126f2:	2300      	movs	r3, #0
 80126f4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80126f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80126fa:	4618      	mov	r0, r3
 80126fc:	371c      	adds	r7, #28
 80126fe:	46bd      	mov	sp, r7
 8012700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012704:	4770      	bx	lr
	...

08012708 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012708:	b480      	push	{r7}
 801270a:	b083      	sub	sp, #12
 801270c:	af00      	add	r7, sp, #0
 801270e:	4603      	mov	r3, r0
 8012710:	6039      	str	r1, [r7, #0]
 8012712:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8012714:	683b      	ldr	r3, [r7, #0]
 8012716:	2212      	movs	r2, #18
 8012718:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801271a:	4b03      	ldr	r3, [pc, #12]	; (8012728 <USBD_FS_DeviceDescriptor+0x20>)
}
 801271c:	4618      	mov	r0, r3
 801271e:	370c      	adds	r7, #12
 8012720:	46bd      	mov	sp, r7
 8012722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012726:	4770      	bx	lr
 8012728:	20000168 	.word	0x20000168

0801272c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801272c:	b480      	push	{r7}
 801272e:	b083      	sub	sp, #12
 8012730:	af00      	add	r7, sp, #0
 8012732:	4603      	mov	r3, r0
 8012734:	6039      	str	r1, [r7, #0]
 8012736:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8012738:	683b      	ldr	r3, [r7, #0]
 801273a:	2204      	movs	r2, #4
 801273c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801273e:	4b03      	ldr	r3, [pc, #12]	; (801274c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8012740:	4618      	mov	r0, r3
 8012742:	370c      	adds	r7, #12
 8012744:	46bd      	mov	sp, r7
 8012746:	f85d 7b04 	ldr.w	r7, [sp], #4
 801274a:	4770      	bx	lr
 801274c:	2000017c 	.word	0x2000017c

08012750 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012750:	b580      	push	{r7, lr}
 8012752:	b082      	sub	sp, #8
 8012754:	af00      	add	r7, sp, #0
 8012756:	4603      	mov	r3, r0
 8012758:	6039      	str	r1, [r7, #0]
 801275a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801275c:	79fb      	ldrb	r3, [r7, #7]
 801275e:	2b00      	cmp	r3, #0
 8012760:	d105      	bne.n	801276e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012762:	683a      	ldr	r2, [r7, #0]
 8012764:	4907      	ldr	r1, [pc, #28]	; (8012784 <USBD_FS_ProductStrDescriptor+0x34>)
 8012766:	4808      	ldr	r0, [pc, #32]	; (8012788 <USBD_FS_ProductStrDescriptor+0x38>)
 8012768:	f7fd fabf 	bl	800fcea <USBD_GetString>
 801276c:	e004      	b.n	8012778 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801276e:	683a      	ldr	r2, [r7, #0]
 8012770:	4904      	ldr	r1, [pc, #16]	; (8012784 <USBD_FS_ProductStrDescriptor+0x34>)
 8012772:	4805      	ldr	r0, [pc, #20]	; (8012788 <USBD_FS_ProductStrDescriptor+0x38>)
 8012774:	f7fd fab9 	bl	800fcea <USBD_GetString>
  }
  return USBD_StrDesc;
 8012778:	4b02      	ldr	r3, [pc, #8]	; (8012784 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801277a:	4618      	mov	r0, r3
 801277c:	3708      	adds	r7, #8
 801277e:	46bd      	mov	sp, r7
 8012780:	bd80      	pop	{r7, pc}
 8012782:	bf00      	nop
 8012784:	20002d68 	.word	0x20002d68
 8012788:	08018ad4 	.word	0x08018ad4

0801278c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801278c:	b580      	push	{r7, lr}
 801278e:	b082      	sub	sp, #8
 8012790:	af00      	add	r7, sp, #0
 8012792:	4603      	mov	r3, r0
 8012794:	6039      	str	r1, [r7, #0]
 8012796:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8012798:	683a      	ldr	r2, [r7, #0]
 801279a:	4904      	ldr	r1, [pc, #16]	; (80127ac <USBD_FS_ManufacturerStrDescriptor+0x20>)
 801279c:	4804      	ldr	r0, [pc, #16]	; (80127b0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801279e:	f7fd faa4 	bl	800fcea <USBD_GetString>
  return USBD_StrDesc;
 80127a2:	4b02      	ldr	r3, [pc, #8]	; (80127ac <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80127a4:	4618      	mov	r0, r3
 80127a6:	3708      	adds	r7, #8
 80127a8:	46bd      	mov	sp, r7
 80127aa:	bd80      	pop	{r7, pc}
 80127ac:	20002d68 	.word	0x20002d68
 80127b0:	08018aec 	.word	0x08018aec

080127b4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80127b4:	b580      	push	{r7, lr}
 80127b6:	b082      	sub	sp, #8
 80127b8:	af00      	add	r7, sp, #0
 80127ba:	4603      	mov	r3, r0
 80127bc:	6039      	str	r1, [r7, #0]
 80127be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80127c0:	683b      	ldr	r3, [r7, #0]
 80127c2:	221a      	movs	r2, #26
 80127c4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80127c6:	f000 f843 	bl	8012850 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80127ca:	4b02      	ldr	r3, [pc, #8]	; (80127d4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80127cc:	4618      	mov	r0, r3
 80127ce:	3708      	adds	r7, #8
 80127d0:	46bd      	mov	sp, r7
 80127d2:	bd80      	pop	{r7, pc}
 80127d4:	20000180 	.word	0x20000180

080127d8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80127d8:	b580      	push	{r7, lr}
 80127da:	b082      	sub	sp, #8
 80127dc:	af00      	add	r7, sp, #0
 80127de:	4603      	mov	r3, r0
 80127e0:	6039      	str	r1, [r7, #0]
 80127e2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80127e4:	79fb      	ldrb	r3, [r7, #7]
 80127e6:	2b00      	cmp	r3, #0
 80127e8:	d105      	bne.n	80127f6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80127ea:	683a      	ldr	r2, [r7, #0]
 80127ec:	4907      	ldr	r1, [pc, #28]	; (801280c <USBD_FS_ConfigStrDescriptor+0x34>)
 80127ee:	4808      	ldr	r0, [pc, #32]	; (8012810 <USBD_FS_ConfigStrDescriptor+0x38>)
 80127f0:	f7fd fa7b 	bl	800fcea <USBD_GetString>
 80127f4:	e004      	b.n	8012800 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80127f6:	683a      	ldr	r2, [r7, #0]
 80127f8:	4904      	ldr	r1, [pc, #16]	; (801280c <USBD_FS_ConfigStrDescriptor+0x34>)
 80127fa:	4805      	ldr	r0, [pc, #20]	; (8012810 <USBD_FS_ConfigStrDescriptor+0x38>)
 80127fc:	f7fd fa75 	bl	800fcea <USBD_GetString>
  }
  return USBD_StrDesc;
 8012800:	4b02      	ldr	r3, [pc, #8]	; (801280c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8012802:	4618      	mov	r0, r3
 8012804:	3708      	adds	r7, #8
 8012806:	46bd      	mov	sp, r7
 8012808:	bd80      	pop	{r7, pc}
 801280a:	bf00      	nop
 801280c:	20002d68 	.word	0x20002d68
 8012810:	08018b00 	.word	0x08018b00

08012814 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012814:	b580      	push	{r7, lr}
 8012816:	b082      	sub	sp, #8
 8012818:	af00      	add	r7, sp, #0
 801281a:	4603      	mov	r3, r0
 801281c:	6039      	str	r1, [r7, #0]
 801281e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012820:	79fb      	ldrb	r3, [r7, #7]
 8012822:	2b00      	cmp	r3, #0
 8012824:	d105      	bne.n	8012832 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012826:	683a      	ldr	r2, [r7, #0]
 8012828:	4907      	ldr	r1, [pc, #28]	; (8012848 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801282a:	4808      	ldr	r0, [pc, #32]	; (801284c <USBD_FS_InterfaceStrDescriptor+0x38>)
 801282c:	f7fd fa5d 	bl	800fcea <USBD_GetString>
 8012830:	e004      	b.n	801283c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012832:	683a      	ldr	r2, [r7, #0]
 8012834:	4904      	ldr	r1, [pc, #16]	; (8012848 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012836:	4805      	ldr	r0, [pc, #20]	; (801284c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012838:	f7fd fa57 	bl	800fcea <USBD_GetString>
  }
  return USBD_StrDesc;
 801283c:	4b02      	ldr	r3, [pc, #8]	; (8012848 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801283e:	4618      	mov	r0, r3
 8012840:	3708      	adds	r7, #8
 8012842:	46bd      	mov	sp, r7
 8012844:	bd80      	pop	{r7, pc}
 8012846:	bf00      	nop
 8012848:	20002d68 	.word	0x20002d68
 801284c:	08018b0c 	.word	0x08018b0c

08012850 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8012850:	b580      	push	{r7, lr}
 8012852:	b084      	sub	sp, #16
 8012854:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8012856:	4b0f      	ldr	r3, [pc, #60]	; (8012894 <Get_SerialNum+0x44>)
 8012858:	681b      	ldr	r3, [r3, #0]
 801285a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801285c:	4b0e      	ldr	r3, [pc, #56]	; (8012898 <Get_SerialNum+0x48>)
 801285e:	681b      	ldr	r3, [r3, #0]
 8012860:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8012862:	4b0e      	ldr	r3, [pc, #56]	; (801289c <Get_SerialNum+0x4c>)
 8012864:	681b      	ldr	r3, [r3, #0]
 8012866:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8012868:	68fa      	ldr	r2, [r7, #12]
 801286a:	687b      	ldr	r3, [r7, #4]
 801286c:	4413      	add	r3, r2
 801286e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8012870:	68fb      	ldr	r3, [r7, #12]
 8012872:	2b00      	cmp	r3, #0
 8012874:	d009      	beq.n	801288a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8012876:	2208      	movs	r2, #8
 8012878:	4909      	ldr	r1, [pc, #36]	; (80128a0 <Get_SerialNum+0x50>)
 801287a:	68f8      	ldr	r0, [r7, #12]
 801287c:	f000 f814 	bl	80128a8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8012880:	2204      	movs	r2, #4
 8012882:	4908      	ldr	r1, [pc, #32]	; (80128a4 <Get_SerialNum+0x54>)
 8012884:	68b8      	ldr	r0, [r7, #8]
 8012886:	f000 f80f 	bl	80128a8 <IntToUnicode>
  }
}
 801288a:	bf00      	nop
 801288c:	3710      	adds	r7, #16
 801288e:	46bd      	mov	sp, r7
 8012890:	bd80      	pop	{r7, pc}
 8012892:	bf00      	nop
 8012894:	1fff7a10 	.word	0x1fff7a10
 8012898:	1fff7a14 	.word	0x1fff7a14
 801289c:	1fff7a18 	.word	0x1fff7a18
 80128a0:	20000182 	.word	0x20000182
 80128a4:	20000192 	.word	0x20000192

080128a8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80128a8:	b480      	push	{r7}
 80128aa:	b087      	sub	sp, #28
 80128ac:	af00      	add	r7, sp, #0
 80128ae:	60f8      	str	r0, [r7, #12]
 80128b0:	60b9      	str	r1, [r7, #8]
 80128b2:	4613      	mov	r3, r2
 80128b4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80128b6:	2300      	movs	r3, #0
 80128b8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80128ba:	2300      	movs	r3, #0
 80128bc:	75fb      	strb	r3, [r7, #23]
 80128be:	e027      	b.n	8012910 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80128c0:	68fb      	ldr	r3, [r7, #12]
 80128c2:	0f1b      	lsrs	r3, r3, #28
 80128c4:	2b09      	cmp	r3, #9
 80128c6:	d80b      	bhi.n	80128e0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80128c8:	68fb      	ldr	r3, [r7, #12]
 80128ca:	0f1b      	lsrs	r3, r3, #28
 80128cc:	b2da      	uxtb	r2, r3
 80128ce:	7dfb      	ldrb	r3, [r7, #23]
 80128d0:	005b      	lsls	r3, r3, #1
 80128d2:	4619      	mov	r1, r3
 80128d4:	68bb      	ldr	r3, [r7, #8]
 80128d6:	440b      	add	r3, r1
 80128d8:	3230      	adds	r2, #48	; 0x30
 80128da:	b2d2      	uxtb	r2, r2
 80128dc:	701a      	strb	r2, [r3, #0]
 80128de:	e00a      	b.n	80128f6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80128e0:	68fb      	ldr	r3, [r7, #12]
 80128e2:	0f1b      	lsrs	r3, r3, #28
 80128e4:	b2da      	uxtb	r2, r3
 80128e6:	7dfb      	ldrb	r3, [r7, #23]
 80128e8:	005b      	lsls	r3, r3, #1
 80128ea:	4619      	mov	r1, r3
 80128ec:	68bb      	ldr	r3, [r7, #8]
 80128ee:	440b      	add	r3, r1
 80128f0:	3237      	adds	r2, #55	; 0x37
 80128f2:	b2d2      	uxtb	r2, r2
 80128f4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80128f6:	68fb      	ldr	r3, [r7, #12]
 80128f8:	011b      	lsls	r3, r3, #4
 80128fa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80128fc:	7dfb      	ldrb	r3, [r7, #23]
 80128fe:	005b      	lsls	r3, r3, #1
 8012900:	3301      	adds	r3, #1
 8012902:	68ba      	ldr	r2, [r7, #8]
 8012904:	4413      	add	r3, r2
 8012906:	2200      	movs	r2, #0
 8012908:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801290a:	7dfb      	ldrb	r3, [r7, #23]
 801290c:	3301      	adds	r3, #1
 801290e:	75fb      	strb	r3, [r7, #23]
 8012910:	7dfa      	ldrb	r2, [r7, #23]
 8012912:	79fb      	ldrb	r3, [r7, #7]
 8012914:	429a      	cmp	r2, r3
 8012916:	d3d3      	bcc.n	80128c0 <IntToUnicode+0x18>
  }
}
 8012918:	bf00      	nop
 801291a:	bf00      	nop
 801291c:	371c      	adds	r7, #28
 801291e:	46bd      	mov	sp, r7
 8012920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012924:	4770      	bx	lr
	...

08012928 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8012928:	b580      	push	{r7, lr}
 801292a:	b08a      	sub	sp, #40	; 0x28
 801292c:	af00      	add	r7, sp, #0
 801292e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012930:	f107 0314 	add.w	r3, r7, #20
 8012934:	2200      	movs	r2, #0
 8012936:	601a      	str	r2, [r3, #0]
 8012938:	605a      	str	r2, [r3, #4]
 801293a:	609a      	str	r2, [r3, #8]
 801293c:	60da      	str	r2, [r3, #12]
 801293e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8012940:	687b      	ldr	r3, [r7, #4]
 8012942:	681b      	ldr	r3, [r3, #0]
 8012944:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8012948:	d13a      	bne.n	80129c0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801294a:	2300      	movs	r3, #0
 801294c:	613b      	str	r3, [r7, #16]
 801294e:	4b1e      	ldr	r3, [pc, #120]	; (80129c8 <HAL_PCD_MspInit+0xa0>)
 8012950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012952:	4a1d      	ldr	r2, [pc, #116]	; (80129c8 <HAL_PCD_MspInit+0xa0>)
 8012954:	f043 0301 	orr.w	r3, r3, #1
 8012958:	6313      	str	r3, [r2, #48]	; 0x30
 801295a:	4b1b      	ldr	r3, [pc, #108]	; (80129c8 <HAL_PCD_MspInit+0xa0>)
 801295c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801295e:	f003 0301 	and.w	r3, r3, #1
 8012962:	613b      	str	r3, [r7, #16]
 8012964:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8012966:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 801296a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801296c:	2302      	movs	r3, #2
 801296e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012970:	2300      	movs	r3, #0
 8012972:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012974:	2303      	movs	r3, #3
 8012976:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8012978:	230a      	movs	r3, #10
 801297a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801297c:	f107 0314 	add.w	r3, r7, #20
 8012980:	4619      	mov	r1, r3
 8012982:	4812      	ldr	r0, [pc, #72]	; (80129cc <HAL_PCD_MspInit+0xa4>)
 8012984:	f7f4 fd12 	bl	80073ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8012988:	4b0f      	ldr	r3, [pc, #60]	; (80129c8 <HAL_PCD_MspInit+0xa0>)
 801298a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801298c:	4a0e      	ldr	r2, [pc, #56]	; (80129c8 <HAL_PCD_MspInit+0xa0>)
 801298e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012992:	6353      	str	r3, [r2, #52]	; 0x34
 8012994:	2300      	movs	r3, #0
 8012996:	60fb      	str	r3, [r7, #12]
 8012998:	4b0b      	ldr	r3, [pc, #44]	; (80129c8 <HAL_PCD_MspInit+0xa0>)
 801299a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801299c:	4a0a      	ldr	r2, [pc, #40]	; (80129c8 <HAL_PCD_MspInit+0xa0>)
 801299e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80129a2:	6453      	str	r3, [r2, #68]	; 0x44
 80129a4:	4b08      	ldr	r3, [pc, #32]	; (80129c8 <HAL_PCD_MspInit+0xa0>)
 80129a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80129a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80129ac:	60fb      	str	r3, [r7, #12]
 80129ae:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80129b0:	2200      	movs	r2, #0
 80129b2:	2100      	movs	r1, #0
 80129b4:	2043      	movs	r0, #67	; 0x43
 80129b6:	f7f4 f8c0 	bl	8006b3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80129ba:	2043      	movs	r0, #67	; 0x43
 80129bc:	f7f4 f8d9 	bl	8006b72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80129c0:	bf00      	nop
 80129c2:	3728      	adds	r7, #40	; 0x28
 80129c4:	46bd      	mov	sp, r7
 80129c6:	bd80      	pop	{r7, pc}
 80129c8:	40023800 	.word	0x40023800
 80129cc:	40020000 	.word	0x40020000

080129d0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80129d0:	b580      	push	{r7, lr}
 80129d2:	b082      	sub	sp, #8
 80129d4:	af00      	add	r7, sp, #0
 80129d6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80129d8:	687b      	ldr	r3, [r7, #4]
 80129da:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80129de:	687b      	ldr	r3, [r7, #4]
 80129e0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80129e4:	4619      	mov	r1, r3
 80129e6:	4610      	mov	r0, r2
 80129e8:	f7fc f998 	bl	800ed1c <USBD_LL_SetupStage>
}
 80129ec:	bf00      	nop
 80129ee:	3708      	adds	r7, #8
 80129f0:	46bd      	mov	sp, r7
 80129f2:	bd80      	pop	{r7, pc}

080129f4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80129f4:	b580      	push	{r7, lr}
 80129f6:	b082      	sub	sp, #8
 80129f8:	af00      	add	r7, sp, #0
 80129fa:	6078      	str	r0, [r7, #4]
 80129fc:	460b      	mov	r3, r1
 80129fe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8012a00:	687b      	ldr	r3, [r7, #4]
 8012a02:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8012a06:	78fa      	ldrb	r2, [r7, #3]
 8012a08:	6879      	ldr	r1, [r7, #4]
 8012a0a:	4613      	mov	r3, r2
 8012a0c:	00db      	lsls	r3, r3, #3
 8012a0e:	1a9b      	subs	r3, r3, r2
 8012a10:	009b      	lsls	r3, r3, #2
 8012a12:	440b      	add	r3, r1
 8012a14:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8012a18:	681a      	ldr	r2, [r3, #0]
 8012a1a:	78fb      	ldrb	r3, [r7, #3]
 8012a1c:	4619      	mov	r1, r3
 8012a1e:	f7fc f9d2 	bl	800edc6 <USBD_LL_DataOutStage>
}
 8012a22:	bf00      	nop
 8012a24:	3708      	adds	r7, #8
 8012a26:	46bd      	mov	sp, r7
 8012a28:	bd80      	pop	{r7, pc}

08012a2a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012a2a:	b580      	push	{r7, lr}
 8012a2c:	b082      	sub	sp, #8
 8012a2e:	af00      	add	r7, sp, #0
 8012a30:	6078      	str	r0, [r7, #4]
 8012a32:	460b      	mov	r3, r1
 8012a34:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8012a36:	687b      	ldr	r3, [r7, #4]
 8012a38:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8012a3c:	78fa      	ldrb	r2, [r7, #3]
 8012a3e:	6879      	ldr	r1, [r7, #4]
 8012a40:	4613      	mov	r3, r2
 8012a42:	00db      	lsls	r3, r3, #3
 8012a44:	1a9b      	subs	r3, r3, r2
 8012a46:	009b      	lsls	r3, r3, #2
 8012a48:	440b      	add	r3, r1
 8012a4a:	3348      	adds	r3, #72	; 0x48
 8012a4c:	681a      	ldr	r2, [r3, #0]
 8012a4e:	78fb      	ldrb	r3, [r7, #3]
 8012a50:	4619      	mov	r1, r3
 8012a52:	f7fc fa1b 	bl	800ee8c <USBD_LL_DataInStage>
}
 8012a56:	bf00      	nop
 8012a58:	3708      	adds	r7, #8
 8012a5a:	46bd      	mov	sp, r7
 8012a5c:	bd80      	pop	{r7, pc}

08012a5e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012a5e:	b580      	push	{r7, lr}
 8012a60:	b082      	sub	sp, #8
 8012a62:	af00      	add	r7, sp, #0
 8012a64:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8012a66:	687b      	ldr	r3, [r7, #4]
 8012a68:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012a6c:	4618      	mov	r0, r3
 8012a6e:	f7fc fb2f 	bl	800f0d0 <USBD_LL_SOF>
}
 8012a72:	bf00      	nop
 8012a74:	3708      	adds	r7, #8
 8012a76:	46bd      	mov	sp, r7
 8012a78:	bd80      	pop	{r7, pc}

08012a7a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012a7a:	b580      	push	{r7, lr}
 8012a7c:	b084      	sub	sp, #16
 8012a7e:	af00      	add	r7, sp, #0
 8012a80:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8012a82:	2301      	movs	r3, #1
 8012a84:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	68db      	ldr	r3, [r3, #12]
 8012a8a:	2b00      	cmp	r3, #0
 8012a8c:	d102      	bne.n	8012a94 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8012a8e:	2300      	movs	r3, #0
 8012a90:	73fb      	strb	r3, [r7, #15]
 8012a92:	e008      	b.n	8012aa6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8012a94:	687b      	ldr	r3, [r7, #4]
 8012a96:	68db      	ldr	r3, [r3, #12]
 8012a98:	2b02      	cmp	r3, #2
 8012a9a:	d102      	bne.n	8012aa2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8012a9c:	2301      	movs	r3, #1
 8012a9e:	73fb      	strb	r3, [r7, #15]
 8012aa0:	e001      	b.n	8012aa6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8012aa2:	f7f0 faf3 	bl	800308c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8012aa6:	687b      	ldr	r3, [r7, #4]
 8012aa8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012aac:	7bfa      	ldrb	r2, [r7, #15]
 8012aae:	4611      	mov	r1, r2
 8012ab0:	4618      	mov	r0, r3
 8012ab2:	f7fc facf 	bl	800f054 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012abc:	4618      	mov	r0, r3
 8012abe:	f7fc fa7b 	bl	800efb8 <USBD_LL_Reset>
}
 8012ac2:	bf00      	nop
 8012ac4:	3710      	adds	r7, #16
 8012ac6:	46bd      	mov	sp, r7
 8012ac8:	bd80      	pop	{r7, pc}
	...

08012acc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012acc:	b580      	push	{r7, lr}
 8012ace:	b082      	sub	sp, #8
 8012ad0:	af00      	add	r7, sp, #0
 8012ad2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8012ad4:	687b      	ldr	r3, [r7, #4]
 8012ad6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012ada:	4618      	mov	r0, r3
 8012adc:	f7fc faca 	bl	800f074 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	681b      	ldr	r3, [r3, #0]
 8012ae4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012ae8:	681b      	ldr	r3, [r3, #0]
 8012aea:	687a      	ldr	r2, [r7, #4]
 8012aec:	6812      	ldr	r2, [r2, #0]
 8012aee:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8012af2:	f043 0301 	orr.w	r3, r3, #1
 8012af6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	6a1b      	ldr	r3, [r3, #32]
 8012afc:	2b00      	cmp	r3, #0
 8012afe:	d005      	beq.n	8012b0c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012b00:	4b04      	ldr	r3, [pc, #16]	; (8012b14 <HAL_PCD_SuspendCallback+0x48>)
 8012b02:	691b      	ldr	r3, [r3, #16]
 8012b04:	4a03      	ldr	r2, [pc, #12]	; (8012b14 <HAL_PCD_SuspendCallback+0x48>)
 8012b06:	f043 0306 	orr.w	r3, r3, #6
 8012b0a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8012b0c:	bf00      	nop
 8012b0e:	3708      	adds	r7, #8
 8012b10:	46bd      	mov	sp, r7
 8012b12:	bd80      	pop	{r7, pc}
 8012b14:	e000ed00 	.word	0xe000ed00

08012b18 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012b18:	b580      	push	{r7, lr}
 8012b1a:	b082      	sub	sp, #8
 8012b1c:	af00      	add	r7, sp, #0
 8012b1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8012b20:	687b      	ldr	r3, [r7, #4]
 8012b22:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012b26:	4618      	mov	r0, r3
 8012b28:	f7fc faba 	bl	800f0a0 <USBD_LL_Resume>
}
 8012b2c:	bf00      	nop
 8012b2e:	3708      	adds	r7, #8
 8012b30:	46bd      	mov	sp, r7
 8012b32:	bd80      	pop	{r7, pc}

08012b34 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012b34:	b580      	push	{r7, lr}
 8012b36:	b082      	sub	sp, #8
 8012b38:	af00      	add	r7, sp, #0
 8012b3a:	6078      	str	r0, [r7, #4]
 8012b3c:	460b      	mov	r3, r1
 8012b3e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8012b40:	687b      	ldr	r3, [r7, #4]
 8012b42:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012b46:	78fa      	ldrb	r2, [r7, #3]
 8012b48:	4611      	mov	r1, r2
 8012b4a:	4618      	mov	r0, r3
 8012b4c:	f7fc fb08 	bl	800f160 <USBD_LL_IsoOUTIncomplete>
}
 8012b50:	bf00      	nop
 8012b52:	3708      	adds	r7, #8
 8012b54:	46bd      	mov	sp, r7
 8012b56:	bd80      	pop	{r7, pc}

08012b58 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012b58:	b580      	push	{r7, lr}
 8012b5a:	b082      	sub	sp, #8
 8012b5c:	af00      	add	r7, sp, #0
 8012b5e:	6078      	str	r0, [r7, #4]
 8012b60:	460b      	mov	r3, r1
 8012b62:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012b6a:	78fa      	ldrb	r2, [r7, #3]
 8012b6c:	4611      	mov	r1, r2
 8012b6e:	4618      	mov	r0, r3
 8012b70:	f7fc fad0 	bl	800f114 <USBD_LL_IsoINIncomplete>
}
 8012b74:	bf00      	nop
 8012b76:	3708      	adds	r7, #8
 8012b78:	46bd      	mov	sp, r7
 8012b7a:	bd80      	pop	{r7, pc}

08012b7c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012b7c:	b580      	push	{r7, lr}
 8012b7e:	b082      	sub	sp, #8
 8012b80:	af00      	add	r7, sp, #0
 8012b82:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8012b84:	687b      	ldr	r3, [r7, #4]
 8012b86:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012b8a:	4618      	mov	r0, r3
 8012b8c:	f7fc fb0e 	bl	800f1ac <USBD_LL_DevConnected>
}
 8012b90:	bf00      	nop
 8012b92:	3708      	adds	r7, #8
 8012b94:	46bd      	mov	sp, r7
 8012b96:	bd80      	pop	{r7, pc}

08012b98 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012b98:	b580      	push	{r7, lr}
 8012b9a:	b082      	sub	sp, #8
 8012b9c:	af00      	add	r7, sp, #0
 8012b9e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8012ba0:	687b      	ldr	r3, [r7, #4]
 8012ba2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012ba6:	4618      	mov	r0, r3
 8012ba8:	f7fc fb0b 	bl	800f1c2 <USBD_LL_DevDisconnected>
}
 8012bac:	bf00      	nop
 8012bae:	3708      	adds	r7, #8
 8012bb0:	46bd      	mov	sp, r7
 8012bb2:	bd80      	pop	{r7, pc}

08012bb4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8012bb4:	b580      	push	{r7, lr}
 8012bb6:	b082      	sub	sp, #8
 8012bb8:	af00      	add	r7, sp, #0
 8012bba:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8012bbc:	687b      	ldr	r3, [r7, #4]
 8012bbe:	781b      	ldrb	r3, [r3, #0]
 8012bc0:	2b00      	cmp	r3, #0
 8012bc2:	d13c      	bne.n	8012c3e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8012bc4:	4a20      	ldr	r2, [pc, #128]	; (8012c48 <USBD_LL_Init+0x94>)
 8012bc6:	687b      	ldr	r3, [r7, #4]
 8012bc8:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8012bcc:	687b      	ldr	r3, [r7, #4]
 8012bce:	4a1e      	ldr	r2, [pc, #120]	; (8012c48 <USBD_LL_Init+0x94>)
 8012bd0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8012bd4:	4b1c      	ldr	r3, [pc, #112]	; (8012c48 <USBD_LL_Init+0x94>)
 8012bd6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8012bda:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8012bdc:	4b1a      	ldr	r3, [pc, #104]	; (8012c48 <USBD_LL_Init+0x94>)
 8012bde:	2204      	movs	r2, #4
 8012be0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8012be2:	4b19      	ldr	r3, [pc, #100]	; (8012c48 <USBD_LL_Init+0x94>)
 8012be4:	2202      	movs	r2, #2
 8012be6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8012be8:	4b17      	ldr	r3, [pc, #92]	; (8012c48 <USBD_LL_Init+0x94>)
 8012bea:	2200      	movs	r2, #0
 8012bec:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8012bee:	4b16      	ldr	r3, [pc, #88]	; (8012c48 <USBD_LL_Init+0x94>)
 8012bf0:	2202      	movs	r2, #2
 8012bf2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8012bf4:	4b14      	ldr	r3, [pc, #80]	; (8012c48 <USBD_LL_Init+0x94>)
 8012bf6:	2200      	movs	r2, #0
 8012bf8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8012bfa:	4b13      	ldr	r3, [pc, #76]	; (8012c48 <USBD_LL_Init+0x94>)
 8012bfc:	2200      	movs	r2, #0
 8012bfe:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8012c00:	4b11      	ldr	r3, [pc, #68]	; (8012c48 <USBD_LL_Init+0x94>)
 8012c02:	2200      	movs	r2, #0
 8012c04:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8012c06:	4b10      	ldr	r3, [pc, #64]	; (8012c48 <USBD_LL_Init+0x94>)
 8012c08:	2200      	movs	r2, #0
 8012c0a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8012c0c:	4b0e      	ldr	r3, [pc, #56]	; (8012c48 <USBD_LL_Init+0x94>)
 8012c0e:	2200      	movs	r2, #0
 8012c10:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8012c12:	480d      	ldr	r0, [pc, #52]	; (8012c48 <USBD_LL_Init+0x94>)
 8012c14:	f7f5 fd15 	bl	8008642 <HAL_PCD_Init>
 8012c18:	4603      	mov	r3, r0
 8012c1a:	2b00      	cmp	r3, #0
 8012c1c:	d001      	beq.n	8012c22 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8012c1e:	f7f0 fa35 	bl	800308c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8012c22:	2180      	movs	r1, #128	; 0x80
 8012c24:	4808      	ldr	r0, [pc, #32]	; (8012c48 <USBD_LL_Init+0x94>)
 8012c26:	f7f6 fe72 	bl	800990e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8012c2a:	2240      	movs	r2, #64	; 0x40
 8012c2c:	2100      	movs	r1, #0
 8012c2e:	4806      	ldr	r0, [pc, #24]	; (8012c48 <USBD_LL_Init+0x94>)
 8012c30:	f7f6 fe26 	bl	8009880 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8012c34:	2280      	movs	r2, #128	; 0x80
 8012c36:	2101      	movs	r1, #1
 8012c38:	4803      	ldr	r0, [pc, #12]	; (8012c48 <USBD_LL_Init+0x94>)
 8012c3a:	f7f6 fe21 	bl	8009880 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8012c3e:	2300      	movs	r3, #0
}
 8012c40:	4618      	mov	r0, r3
 8012c42:	3708      	adds	r7, #8
 8012c44:	46bd      	mov	sp, r7
 8012c46:	bd80      	pop	{r7, pc}
 8012c48:	20002f68 	.word	0x20002f68

08012c4c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8012c4c:	b580      	push	{r7, lr}
 8012c4e:	b084      	sub	sp, #16
 8012c50:	af00      	add	r7, sp, #0
 8012c52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012c54:	2300      	movs	r3, #0
 8012c56:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012c58:	2300      	movs	r3, #0
 8012c5a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8012c62:	4618      	mov	r0, r3
 8012c64:	f7f5 fe0a 	bl	800887c <HAL_PCD_Start>
 8012c68:	4603      	mov	r3, r0
 8012c6a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012c6c:	7bfb      	ldrb	r3, [r7, #15]
 8012c6e:	4618      	mov	r0, r3
 8012c70:	f000 f942 	bl	8012ef8 <USBD_Get_USB_Status>
 8012c74:	4603      	mov	r3, r0
 8012c76:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012c78:	7bbb      	ldrb	r3, [r7, #14]
}
 8012c7a:	4618      	mov	r0, r3
 8012c7c:	3710      	adds	r7, #16
 8012c7e:	46bd      	mov	sp, r7
 8012c80:	bd80      	pop	{r7, pc}

08012c82 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8012c82:	b580      	push	{r7, lr}
 8012c84:	b084      	sub	sp, #16
 8012c86:	af00      	add	r7, sp, #0
 8012c88:	6078      	str	r0, [r7, #4]
 8012c8a:	4608      	mov	r0, r1
 8012c8c:	4611      	mov	r1, r2
 8012c8e:	461a      	mov	r2, r3
 8012c90:	4603      	mov	r3, r0
 8012c92:	70fb      	strb	r3, [r7, #3]
 8012c94:	460b      	mov	r3, r1
 8012c96:	70bb      	strb	r3, [r7, #2]
 8012c98:	4613      	mov	r3, r2
 8012c9a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012c9c:	2300      	movs	r3, #0
 8012c9e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012ca0:	2300      	movs	r3, #0
 8012ca2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8012ca4:	687b      	ldr	r3, [r7, #4]
 8012ca6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8012caa:	78bb      	ldrb	r3, [r7, #2]
 8012cac:	883a      	ldrh	r2, [r7, #0]
 8012cae:	78f9      	ldrb	r1, [r7, #3]
 8012cb0:	f7f6 f9ee 	bl	8009090 <HAL_PCD_EP_Open>
 8012cb4:	4603      	mov	r3, r0
 8012cb6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012cb8:	7bfb      	ldrb	r3, [r7, #15]
 8012cba:	4618      	mov	r0, r3
 8012cbc:	f000 f91c 	bl	8012ef8 <USBD_Get_USB_Status>
 8012cc0:	4603      	mov	r3, r0
 8012cc2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012cc4:	7bbb      	ldrb	r3, [r7, #14]
}
 8012cc6:	4618      	mov	r0, r3
 8012cc8:	3710      	adds	r7, #16
 8012cca:	46bd      	mov	sp, r7
 8012ccc:	bd80      	pop	{r7, pc}

08012cce <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012cce:	b580      	push	{r7, lr}
 8012cd0:	b084      	sub	sp, #16
 8012cd2:	af00      	add	r7, sp, #0
 8012cd4:	6078      	str	r0, [r7, #4]
 8012cd6:	460b      	mov	r3, r1
 8012cd8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012cda:	2300      	movs	r3, #0
 8012cdc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012cde:	2300      	movs	r3, #0
 8012ce0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8012ce2:	687b      	ldr	r3, [r7, #4]
 8012ce4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8012ce8:	78fa      	ldrb	r2, [r7, #3]
 8012cea:	4611      	mov	r1, r2
 8012cec:	4618      	mov	r0, r3
 8012cee:	f7f6 fa37 	bl	8009160 <HAL_PCD_EP_Close>
 8012cf2:	4603      	mov	r3, r0
 8012cf4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012cf6:	7bfb      	ldrb	r3, [r7, #15]
 8012cf8:	4618      	mov	r0, r3
 8012cfa:	f000 f8fd 	bl	8012ef8 <USBD_Get_USB_Status>
 8012cfe:	4603      	mov	r3, r0
 8012d00:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012d02:	7bbb      	ldrb	r3, [r7, #14]
}
 8012d04:	4618      	mov	r0, r3
 8012d06:	3710      	adds	r7, #16
 8012d08:	46bd      	mov	sp, r7
 8012d0a:	bd80      	pop	{r7, pc}

08012d0c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012d0c:	b580      	push	{r7, lr}
 8012d0e:	b084      	sub	sp, #16
 8012d10:	af00      	add	r7, sp, #0
 8012d12:	6078      	str	r0, [r7, #4]
 8012d14:	460b      	mov	r3, r1
 8012d16:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012d18:	2300      	movs	r3, #0
 8012d1a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012d1c:	2300      	movs	r3, #0
 8012d1e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8012d20:	687b      	ldr	r3, [r7, #4]
 8012d22:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8012d26:	78fa      	ldrb	r2, [r7, #3]
 8012d28:	4611      	mov	r1, r2
 8012d2a:	4618      	mov	r0, r3
 8012d2c:	f7f6 fb0f 	bl	800934e <HAL_PCD_EP_SetStall>
 8012d30:	4603      	mov	r3, r0
 8012d32:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012d34:	7bfb      	ldrb	r3, [r7, #15]
 8012d36:	4618      	mov	r0, r3
 8012d38:	f000 f8de 	bl	8012ef8 <USBD_Get_USB_Status>
 8012d3c:	4603      	mov	r3, r0
 8012d3e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012d40:	7bbb      	ldrb	r3, [r7, #14]
}
 8012d42:	4618      	mov	r0, r3
 8012d44:	3710      	adds	r7, #16
 8012d46:	46bd      	mov	sp, r7
 8012d48:	bd80      	pop	{r7, pc}

08012d4a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012d4a:	b580      	push	{r7, lr}
 8012d4c:	b084      	sub	sp, #16
 8012d4e:	af00      	add	r7, sp, #0
 8012d50:	6078      	str	r0, [r7, #4]
 8012d52:	460b      	mov	r3, r1
 8012d54:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012d56:	2300      	movs	r3, #0
 8012d58:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012d5a:	2300      	movs	r3, #0
 8012d5c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8012d64:	78fa      	ldrb	r2, [r7, #3]
 8012d66:	4611      	mov	r1, r2
 8012d68:	4618      	mov	r0, r3
 8012d6a:	f7f6 fb54 	bl	8009416 <HAL_PCD_EP_ClrStall>
 8012d6e:	4603      	mov	r3, r0
 8012d70:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012d72:	7bfb      	ldrb	r3, [r7, #15]
 8012d74:	4618      	mov	r0, r3
 8012d76:	f000 f8bf 	bl	8012ef8 <USBD_Get_USB_Status>
 8012d7a:	4603      	mov	r3, r0
 8012d7c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012d7e:	7bbb      	ldrb	r3, [r7, #14]
}
 8012d80:	4618      	mov	r0, r3
 8012d82:	3710      	adds	r7, #16
 8012d84:	46bd      	mov	sp, r7
 8012d86:	bd80      	pop	{r7, pc}

08012d88 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012d88:	b480      	push	{r7}
 8012d8a:	b085      	sub	sp, #20
 8012d8c:	af00      	add	r7, sp, #0
 8012d8e:	6078      	str	r0, [r7, #4]
 8012d90:	460b      	mov	r3, r1
 8012d92:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8012d94:	687b      	ldr	r3, [r7, #4]
 8012d96:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8012d9a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8012d9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012da0:	2b00      	cmp	r3, #0
 8012da2:	da0b      	bge.n	8012dbc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8012da4:	78fb      	ldrb	r3, [r7, #3]
 8012da6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012daa:	68f9      	ldr	r1, [r7, #12]
 8012dac:	4613      	mov	r3, r2
 8012dae:	00db      	lsls	r3, r3, #3
 8012db0:	1a9b      	subs	r3, r3, r2
 8012db2:	009b      	lsls	r3, r3, #2
 8012db4:	440b      	add	r3, r1
 8012db6:	333e      	adds	r3, #62	; 0x3e
 8012db8:	781b      	ldrb	r3, [r3, #0]
 8012dba:	e00b      	b.n	8012dd4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8012dbc:	78fb      	ldrb	r3, [r7, #3]
 8012dbe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012dc2:	68f9      	ldr	r1, [r7, #12]
 8012dc4:	4613      	mov	r3, r2
 8012dc6:	00db      	lsls	r3, r3, #3
 8012dc8:	1a9b      	subs	r3, r3, r2
 8012dca:	009b      	lsls	r3, r3, #2
 8012dcc:	440b      	add	r3, r1
 8012dce:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8012dd2:	781b      	ldrb	r3, [r3, #0]
  }
}
 8012dd4:	4618      	mov	r0, r3
 8012dd6:	3714      	adds	r7, #20
 8012dd8:	46bd      	mov	sp, r7
 8012dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dde:	4770      	bx	lr

08012de0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8012de0:	b580      	push	{r7, lr}
 8012de2:	b084      	sub	sp, #16
 8012de4:	af00      	add	r7, sp, #0
 8012de6:	6078      	str	r0, [r7, #4]
 8012de8:	460b      	mov	r3, r1
 8012dea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012dec:	2300      	movs	r3, #0
 8012dee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012df0:	2300      	movs	r3, #0
 8012df2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8012df4:	687b      	ldr	r3, [r7, #4]
 8012df6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8012dfa:	78fa      	ldrb	r2, [r7, #3]
 8012dfc:	4611      	mov	r1, r2
 8012dfe:	4618      	mov	r0, r3
 8012e00:	f7f6 f921 	bl	8009046 <HAL_PCD_SetAddress>
 8012e04:	4603      	mov	r3, r0
 8012e06:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012e08:	7bfb      	ldrb	r3, [r7, #15]
 8012e0a:	4618      	mov	r0, r3
 8012e0c:	f000 f874 	bl	8012ef8 <USBD_Get_USB_Status>
 8012e10:	4603      	mov	r3, r0
 8012e12:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012e14:	7bbb      	ldrb	r3, [r7, #14]
}
 8012e16:	4618      	mov	r0, r3
 8012e18:	3710      	adds	r7, #16
 8012e1a:	46bd      	mov	sp, r7
 8012e1c:	bd80      	pop	{r7, pc}

08012e1e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8012e1e:	b580      	push	{r7, lr}
 8012e20:	b086      	sub	sp, #24
 8012e22:	af00      	add	r7, sp, #0
 8012e24:	60f8      	str	r0, [r7, #12]
 8012e26:	607a      	str	r2, [r7, #4]
 8012e28:	603b      	str	r3, [r7, #0]
 8012e2a:	460b      	mov	r3, r1
 8012e2c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012e2e:	2300      	movs	r3, #0
 8012e30:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012e32:	2300      	movs	r3, #0
 8012e34:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8012e36:	68fb      	ldr	r3, [r7, #12]
 8012e38:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8012e3c:	7af9      	ldrb	r1, [r7, #11]
 8012e3e:	683b      	ldr	r3, [r7, #0]
 8012e40:	687a      	ldr	r2, [r7, #4]
 8012e42:	f7f6 fa3a 	bl	80092ba <HAL_PCD_EP_Transmit>
 8012e46:	4603      	mov	r3, r0
 8012e48:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012e4a:	7dfb      	ldrb	r3, [r7, #23]
 8012e4c:	4618      	mov	r0, r3
 8012e4e:	f000 f853 	bl	8012ef8 <USBD_Get_USB_Status>
 8012e52:	4603      	mov	r3, r0
 8012e54:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8012e56:	7dbb      	ldrb	r3, [r7, #22]
}
 8012e58:	4618      	mov	r0, r3
 8012e5a:	3718      	adds	r7, #24
 8012e5c:	46bd      	mov	sp, r7
 8012e5e:	bd80      	pop	{r7, pc}

08012e60 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8012e60:	b580      	push	{r7, lr}
 8012e62:	b086      	sub	sp, #24
 8012e64:	af00      	add	r7, sp, #0
 8012e66:	60f8      	str	r0, [r7, #12]
 8012e68:	607a      	str	r2, [r7, #4]
 8012e6a:	603b      	str	r3, [r7, #0]
 8012e6c:	460b      	mov	r3, r1
 8012e6e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012e70:	2300      	movs	r3, #0
 8012e72:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012e74:	2300      	movs	r3, #0
 8012e76:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8012e78:	68fb      	ldr	r3, [r7, #12]
 8012e7a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8012e7e:	7af9      	ldrb	r1, [r7, #11]
 8012e80:	683b      	ldr	r3, [r7, #0]
 8012e82:	687a      	ldr	r2, [r7, #4]
 8012e84:	f7f6 f9b6 	bl	80091f4 <HAL_PCD_EP_Receive>
 8012e88:	4603      	mov	r3, r0
 8012e8a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012e8c:	7dfb      	ldrb	r3, [r7, #23]
 8012e8e:	4618      	mov	r0, r3
 8012e90:	f000 f832 	bl	8012ef8 <USBD_Get_USB_Status>
 8012e94:	4603      	mov	r3, r0
 8012e96:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8012e98:	7dbb      	ldrb	r3, [r7, #22]
}
 8012e9a:	4618      	mov	r0, r3
 8012e9c:	3718      	adds	r7, #24
 8012e9e:	46bd      	mov	sp, r7
 8012ea0:	bd80      	pop	{r7, pc}

08012ea2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012ea2:	b580      	push	{r7, lr}
 8012ea4:	b082      	sub	sp, #8
 8012ea6:	af00      	add	r7, sp, #0
 8012ea8:	6078      	str	r0, [r7, #4]
 8012eaa:	460b      	mov	r3, r1
 8012eac:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8012eae:	687b      	ldr	r3, [r7, #4]
 8012eb0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8012eb4:	78fa      	ldrb	r2, [r7, #3]
 8012eb6:	4611      	mov	r1, r2
 8012eb8:	4618      	mov	r0, r3
 8012eba:	f7f6 f9e6 	bl	800928a <HAL_PCD_EP_GetRxCount>
 8012ebe:	4603      	mov	r3, r0
}
 8012ec0:	4618      	mov	r0, r3
 8012ec2:	3708      	adds	r7, #8
 8012ec4:	46bd      	mov	sp, r7
 8012ec6:	bd80      	pop	{r7, pc}

08012ec8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8012ec8:	b480      	push	{r7}
 8012eca:	b083      	sub	sp, #12
 8012ecc:	af00      	add	r7, sp, #0
 8012ece:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8012ed0:	4b03      	ldr	r3, [pc, #12]	; (8012ee0 <USBD_static_malloc+0x18>)
}
 8012ed2:	4618      	mov	r0, r3
 8012ed4:	370c      	adds	r7, #12
 8012ed6:	46bd      	mov	sp, r7
 8012ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012edc:	4770      	bx	lr
 8012ede:	bf00      	nop
 8012ee0:	20000684 	.word	0x20000684

08012ee4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8012ee4:	b480      	push	{r7}
 8012ee6:	b083      	sub	sp, #12
 8012ee8:	af00      	add	r7, sp, #0
 8012eea:	6078      	str	r0, [r7, #4]

}
 8012eec:	bf00      	nop
 8012eee:	370c      	adds	r7, #12
 8012ef0:	46bd      	mov	sp, r7
 8012ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ef6:	4770      	bx	lr

08012ef8 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8012ef8:	b480      	push	{r7}
 8012efa:	b085      	sub	sp, #20
 8012efc:	af00      	add	r7, sp, #0
 8012efe:	4603      	mov	r3, r0
 8012f00:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012f02:	2300      	movs	r3, #0
 8012f04:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8012f06:	79fb      	ldrb	r3, [r7, #7]
 8012f08:	2b03      	cmp	r3, #3
 8012f0a:	d817      	bhi.n	8012f3c <USBD_Get_USB_Status+0x44>
 8012f0c:	a201      	add	r2, pc, #4	; (adr r2, 8012f14 <USBD_Get_USB_Status+0x1c>)
 8012f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012f12:	bf00      	nop
 8012f14:	08012f25 	.word	0x08012f25
 8012f18:	08012f2b 	.word	0x08012f2b
 8012f1c:	08012f31 	.word	0x08012f31
 8012f20:	08012f37 	.word	0x08012f37
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8012f24:	2300      	movs	r3, #0
 8012f26:	73fb      	strb	r3, [r7, #15]
    break;
 8012f28:	e00b      	b.n	8012f42 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012f2a:	2303      	movs	r3, #3
 8012f2c:	73fb      	strb	r3, [r7, #15]
    break;
 8012f2e:	e008      	b.n	8012f42 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012f30:	2301      	movs	r3, #1
 8012f32:	73fb      	strb	r3, [r7, #15]
    break;
 8012f34:	e005      	b.n	8012f42 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012f36:	2303      	movs	r3, #3
 8012f38:	73fb      	strb	r3, [r7, #15]
    break;
 8012f3a:	e002      	b.n	8012f42 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8012f3c:	2303      	movs	r3, #3
 8012f3e:	73fb      	strb	r3, [r7, #15]
    break;
 8012f40:	bf00      	nop
  }
  return usb_status;
 8012f42:	7bfb      	ldrb	r3, [r7, #15]
}
 8012f44:	4618      	mov	r0, r3
 8012f46:	3714      	adds	r7, #20
 8012f48:	46bd      	mov	sp, r7
 8012f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f4e:	4770      	bx	lr

08012f50 <atof>:
 8012f50:	2100      	movs	r1, #0
 8012f52:	f001 bd99 	b.w	8014a88 <strtod>
	...

08012f58 <__errno>:
 8012f58:	4b01      	ldr	r3, [pc, #4]	; (8012f60 <__errno+0x8>)
 8012f5a:	6818      	ldr	r0, [r3, #0]
 8012f5c:	4770      	bx	lr
 8012f5e:	bf00      	nop
 8012f60:	2000019c 	.word	0x2000019c

08012f64 <__libc_init_array>:
 8012f64:	b570      	push	{r4, r5, r6, lr}
 8012f66:	4d0d      	ldr	r5, [pc, #52]	; (8012f9c <__libc_init_array+0x38>)
 8012f68:	4c0d      	ldr	r4, [pc, #52]	; (8012fa0 <__libc_init_array+0x3c>)
 8012f6a:	1b64      	subs	r4, r4, r5
 8012f6c:	10a4      	asrs	r4, r4, #2
 8012f6e:	2600      	movs	r6, #0
 8012f70:	42a6      	cmp	r6, r4
 8012f72:	d109      	bne.n	8012f88 <__libc_init_array+0x24>
 8012f74:	4d0b      	ldr	r5, [pc, #44]	; (8012fa4 <__libc_init_array+0x40>)
 8012f76:	4c0c      	ldr	r4, [pc, #48]	; (8012fa8 <__libc_init_array+0x44>)
 8012f78:	f005 fc22 	bl	80187c0 <_init>
 8012f7c:	1b64      	subs	r4, r4, r5
 8012f7e:	10a4      	asrs	r4, r4, #2
 8012f80:	2600      	movs	r6, #0
 8012f82:	42a6      	cmp	r6, r4
 8012f84:	d105      	bne.n	8012f92 <__libc_init_array+0x2e>
 8012f86:	bd70      	pop	{r4, r5, r6, pc}
 8012f88:	f855 3b04 	ldr.w	r3, [r5], #4
 8012f8c:	4798      	blx	r3
 8012f8e:	3601      	adds	r6, #1
 8012f90:	e7ee      	b.n	8012f70 <__libc_init_array+0xc>
 8012f92:	f855 3b04 	ldr.w	r3, [r5], #4
 8012f96:	4798      	blx	r3
 8012f98:	3601      	adds	r6, #1
 8012f9a:	e7f2      	b.n	8012f82 <__libc_init_array+0x1e>
 8012f9c:	0801aa08 	.word	0x0801aa08
 8012fa0:	0801aa08 	.word	0x0801aa08
 8012fa4:	0801aa08 	.word	0x0801aa08
 8012fa8:	0801aa0c 	.word	0x0801aa0c

08012fac <memset>:
 8012fac:	4402      	add	r2, r0
 8012fae:	4603      	mov	r3, r0
 8012fb0:	4293      	cmp	r3, r2
 8012fb2:	d100      	bne.n	8012fb6 <memset+0xa>
 8012fb4:	4770      	bx	lr
 8012fb6:	f803 1b01 	strb.w	r1, [r3], #1
 8012fba:	e7f9      	b.n	8012fb0 <memset+0x4>

08012fbc <__cvt>:
 8012fbc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012fc0:	ec55 4b10 	vmov	r4, r5, d0
 8012fc4:	2d00      	cmp	r5, #0
 8012fc6:	460e      	mov	r6, r1
 8012fc8:	4619      	mov	r1, r3
 8012fca:	462b      	mov	r3, r5
 8012fcc:	bfbb      	ittet	lt
 8012fce:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8012fd2:	461d      	movlt	r5, r3
 8012fd4:	2300      	movge	r3, #0
 8012fd6:	232d      	movlt	r3, #45	; 0x2d
 8012fd8:	700b      	strb	r3, [r1, #0]
 8012fda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012fdc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8012fe0:	4691      	mov	r9, r2
 8012fe2:	f023 0820 	bic.w	r8, r3, #32
 8012fe6:	bfbc      	itt	lt
 8012fe8:	4622      	movlt	r2, r4
 8012fea:	4614      	movlt	r4, r2
 8012fec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8012ff0:	d005      	beq.n	8012ffe <__cvt+0x42>
 8012ff2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8012ff6:	d100      	bne.n	8012ffa <__cvt+0x3e>
 8012ff8:	3601      	adds	r6, #1
 8012ffa:	2102      	movs	r1, #2
 8012ffc:	e000      	b.n	8013000 <__cvt+0x44>
 8012ffe:	2103      	movs	r1, #3
 8013000:	ab03      	add	r3, sp, #12
 8013002:	9301      	str	r3, [sp, #4]
 8013004:	ab02      	add	r3, sp, #8
 8013006:	9300      	str	r3, [sp, #0]
 8013008:	ec45 4b10 	vmov	d0, r4, r5
 801300c:	4653      	mov	r3, sl
 801300e:	4632      	mov	r2, r6
 8013010:	f001 fe7a 	bl	8014d08 <_dtoa_r>
 8013014:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8013018:	4607      	mov	r7, r0
 801301a:	d102      	bne.n	8013022 <__cvt+0x66>
 801301c:	f019 0f01 	tst.w	r9, #1
 8013020:	d022      	beq.n	8013068 <__cvt+0xac>
 8013022:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8013026:	eb07 0906 	add.w	r9, r7, r6
 801302a:	d110      	bne.n	801304e <__cvt+0x92>
 801302c:	783b      	ldrb	r3, [r7, #0]
 801302e:	2b30      	cmp	r3, #48	; 0x30
 8013030:	d10a      	bne.n	8013048 <__cvt+0x8c>
 8013032:	2200      	movs	r2, #0
 8013034:	2300      	movs	r3, #0
 8013036:	4620      	mov	r0, r4
 8013038:	4629      	mov	r1, r5
 801303a:	f7ed fd45 	bl	8000ac8 <__aeabi_dcmpeq>
 801303e:	b918      	cbnz	r0, 8013048 <__cvt+0x8c>
 8013040:	f1c6 0601 	rsb	r6, r6, #1
 8013044:	f8ca 6000 	str.w	r6, [sl]
 8013048:	f8da 3000 	ldr.w	r3, [sl]
 801304c:	4499      	add	r9, r3
 801304e:	2200      	movs	r2, #0
 8013050:	2300      	movs	r3, #0
 8013052:	4620      	mov	r0, r4
 8013054:	4629      	mov	r1, r5
 8013056:	f7ed fd37 	bl	8000ac8 <__aeabi_dcmpeq>
 801305a:	b108      	cbz	r0, 8013060 <__cvt+0xa4>
 801305c:	f8cd 900c 	str.w	r9, [sp, #12]
 8013060:	2230      	movs	r2, #48	; 0x30
 8013062:	9b03      	ldr	r3, [sp, #12]
 8013064:	454b      	cmp	r3, r9
 8013066:	d307      	bcc.n	8013078 <__cvt+0xbc>
 8013068:	9b03      	ldr	r3, [sp, #12]
 801306a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801306c:	1bdb      	subs	r3, r3, r7
 801306e:	4638      	mov	r0, r7
 8013070:	6013      	str	r3, [r2, #0]
 8013072:	b004      	add	sp, #16
 8013074:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013078:	1c59      	adds	r1, r3, #1
 801307a:	9103      	str	r1, [sp, #12]
 801307c:	701a      	strb	r2, [r3, #0]
 801307e:	e7f0      	b.n	8013062 <__cvt+0xa6>

08013080 <__exponent>:
 8013080:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013082:	4603      	mov	r3, r0
 8013084:	2900      	cmp	r1, #0
 8013086:	bfb8      	it	lt
 8013088:	4249      	neglt	r1, r1
 801308a:	f803 2b02 	strb.w	r2, [r3], #2
 801308e:	bfb4      	ite	lt
 8013090:	222d      	movlt	r2, #45	; 0x2d
 8013092:	222b      	movge	r2, #43	; 0x2b
 8013094:	2909      	cmp	r1, #9
 8013096:	7042      	strb	r2, [r0, #1]
 8013098:	dd2a      	ble.n	80130f0 <__exponent+0x70>
 801309a:	f10d 0407 	add.w	r4, sp, #7
 801309e:	46a4      	mov	ip, r4
 80130a0:	270a      	movs	r7, #10
 80130a2:	46a6      	mov	lr, r4
 80130a4:	460a      	mov	r2, r1
 80130a6:	fb91 f6f7 	sdiv	r6, r1, r7
 80130aa:	fb07 1516 	mls	r5, r7, r6, r1
 80130ae:	3530      	adds	r5, #48	; 0x30
 80130b0:	2a63      	cmp	r2, #99	; 0x63
 80130b2:	f104 34ff 	add.w	r4, r4, #4294967295
 80130b6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80130ba:	4631      	mov	r1, r6
 80130bc:	dcf1      	bgt.n	80130a2 <__exponent+0x22>
 80130be:	3130      	adds	r1, #48	; 0x30
 80130c0:	f1ae 0502 	sub.w	r5, lr, #2
 80130c4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80130c8:	1c44      	adds	r4, r0, #1
 80130ca:	4629      	mov	r1, r5
 80130cc:	4561      	cmp	r1, ip
 80130ce:	d30a      	bcc.n	80130e6 <__exponent+0x66>
 80130d0:	f10d 0209 	add.w	r2, sp, #9
 80130d4:	eba2 020e 	sub.w	r2, r2, lr
 80130d8:	4565      	cmp	r5, ip
 80130da:	bf88      	it	hi
 80130dc:	2200      	movhi	r2, #0
 80130de:	4413      	add	r3, r2
 80130e0:	1a18      	subs	r0, r3, r0
 80130e2:	b003      	add	sp, #12
 80130e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80130e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80130ea:	f804 2f01 	strb.w	r2, [r4, #1]!
 80130ee:	e7ed      	b.n	80130cc <__exponent+0x4c>
 80130f0:	2330      	movs	r3, #48	; 0x30
 80130f2:	3130      	adds	r1, #48	; 0x30
 80130f4:	7083      	strb	r3, [r0, #2]
 80130f6:	70c1      	strb	r1, [r0, #3]
 80130f8:	1d03      	adds	r3, r0, #4
 80130fa:	e7f1      	b.n	80130e0 <__exponent+0x60>

080130fc <_printf_float>:
 80130fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013100:	ed2d 8b02 	vpush	{d8}
 8013104:	b08d      	sub	sp, #52	; 0x34
 8013106:	460c      	mov	r4, r1
 8013108:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 801310c:	4616      	mov	r6, r2
 801310e:	461f      	mov	r7, r3
 8013110:	4605      	mov	r5, r0
 8013112:	f003 f849 	bl	80161a8 <_localeconv_r>
 8013116:	f8d0 a000 	ldr.w	sl, [r0]
 801311a:	4650      	mov	r0, sl
 801311c:	f7ed f858 	bl	80001d0 <strlen>
 8013120:	2300      	movs	r3, #0
 8013122:	930a      	str	r3, [sp, #40]	; 0x28
 8013124:	6823      	ldr	r3, [r4, #0]
 8013126:	9305      	str	r3, [sp, #20]
 8013128:	f8d8 3000 	ldr.w	r3, [r8]
 801312c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8013130:	3307      	adds	r3, #7
 8013132:	f023 0307 	bic.w	r3, r3, #7
 8013136:	f103 0208 	add.w	r2, r3, #8
 801313a:	f8c8 2000 	str.w	r2, [r8]
 801313e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013142:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8013146:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 801314a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801314e:	9307      	str	r3, [sp, #28]
 8013150:	f8cd 8018 	str.w	r8, [sp, #24]
 8013154:	ee08 0a10 	vmov	s16, r0
 8013158:	4b9f      	ldr	r3, [pc, #636]	; (80133d8 <_printf_float+0x2dc>)
 801315a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801315e:	f04f 32ff 	mov.w	r2, #4294967295
 8013162:	f7ed fce3 	bl	8000b2c <__aeabi_dcmpun>
 8013166:	bb88      	cbnz	r0, 80131cc <_printf_float+0xd0>
 8013168:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801316c:	4b9a      	ldr	r3, [pc, #616]	; (80133d8 <_printf_float+0x2dc>)
 801316e:	f04f 32ff 	mov.w	r2, #4294967295
 8013172:	f7ed fcbd 	bl	8000af0 <__aeabi_dcmple>
 8013176:	bb48      	cbnz	r0, 80131cc <_printf_float+0xd0>
 8013178:	2200      	movs	r2, #0
 801317a:	2300      	movs	r3, #0
 801317c:	4640      	mov	r0, r8
 801317e:	4649      	mov	r1, r9
 8013180:	f7ed fcac 	bl	8000adc <__aeabi_dcmplt>
 8013184:	b110      	cbz	r0, 801318c <_printf_float+0x90>
 8013186:	232d      	movs	r3, #45	; 0x2d
 8013188:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801318c:	4b93      	ldr	r3, [pc, #588]	; (80133dc <_printf_float+0x2e0>)
 801318e:	4894      	ldr	r0, [pc, #592]	; (80133e0 <_printf_float+0x2e4>)
 8013190:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8013194:	bf94      	ite	ls
 8013196:	4698      	movls	r8, r3
 8013198:	4680      	movhi	r8, r0
 801319a:	2303      	movs	r3, #3
 801319c:	6123      	str	r3, [r4, #16]
 801319e:	9b05      	ldr	r3, [sp, #20]
 80131a0:	f023 0204 	bic.w	r2, r3, #4
 80131a4:	6022      	str	r2, [r4, #0]
 80131a6:	f04f 0900 	mov.w	r9, #0
 80131aa:	9700      	str	r7, [sp, #0]
 80131ac:	4633      	mov	r3, r6
 80131ae:	aa0b      	add	r2, sp, #44	; 0x2c
 80131b0:	4621      	mov	r1, r4
 80131b2:	4628      	mov	r0, r5
 80131b4:	f000 f9d8 	bl	8013568 <_printf_common>
 80131b8:	3001      	adds	r0, #1
 80131ba:	f040 8090 	bne.w	80132de <_printf_float+0x1e2>
 80131be:	f04f 30ff 	mov.w	r0, #4294967295
 80131c2:	b00d      	add	sp, #52	; 0x34
 80131c4:	ecbd 8b02 	vpop	{d8}
 80131c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131cc:	4642      	mov	r2, r8
 80131ce:	464b      	mov	r3, r9
 80131d0:	4640      	mov	r0, r8
 80131d2:	4649      	mov	r1, r9
 80131d4:	f7ed fcaa 	bl	8000b2c <__aeabi_dcmpun>
 80131d8:	b140      	cbz	r0, 80131ec <_printf_float+0xf0>
 80131da:	464b      	mov	r3, r9
 80131dc:	2b00      	cmp	r3, #0
 80131de:	bfbc      	itt	lt
 80131e0:	232d      	movlt	r3, #45	; 0x2d
 80131e2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80131e6:	487f      	ldr	r0, [pc, #508]	; (80133e4 <_printf_float+0x2e8>)
 80131e8:	4b7f      	ldr	r3, [pc, #508]	; (80133e8 <_printf_float+0x2ec>)
 80131ea:	e7d1      	b.n	8013190 <_printf_float+0x94>
 80131ec:	6863      	ldr	r3, [r4, #4]
 80131ee:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80131f2:	9206      	str	r2, [sp, #24]
 80131f4:	1c5a      	adds	r2, r3, #1
 80131f6:	d13f      	bne.n	8013278 <_printf_float+0x17c>
 80131f8:	2306      	movs	r3, #6
 80131fa:	6063      	str	r3, [r4, #4]
 80131fc:	9b05      	ldr	r3, [sp, #20]
 80131fe:	6861      	ldr	r1, [r4, #4]
 8013200:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8013204:	2300      	movs	r3, #0
 8013206:	9303      	str	r3, [sp, #12]
 8013208:	ab0a      	add	r3, sp, #40	; 0x28
 801320a:	e9cd b301 	strd	fp, r3, [sp, #4]
 801320e:	ab09      	add	r3, sp, #36	; 0x24
 8013210:	ec49 8b10 	vmov	d0, r8, r9
 8013214:	9300      	str	r3, [sp, #0]
 8013216:	6022      	str	r2, [r4, #0]
 8013218:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801321c:	4628      	mov	r0, r5
 801321e:	f7ff fecd 	bl	8012fbc <__cvt>
 8013222:	9b06      	ldr	r3, [sp, #24]
 8013224:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013226:	2b47      	cmp	r3, #71	; 0x47
 8013228:	4680      	mov	r8, r0
 801322a:	d108      	bne.n	801323e <_printf_float+0x142>
 801322c:	1cc8      	adds	r0, r1, #3
 801322e:	db02      	blt.n	8013236 <_printf_float+0x13a>
 8013230:	6863      	ldr	r3, [r4, #4]
 8013232:	4299      	cmp	r1, r3
 8013234:	dd41      	ble.n	80132ba <_printf_float+0x1be>
 8013236:	f1ab 0b02 	sub.w	fp, fp, #2
 801323a:	fa5f fb8b 	uxtb.w	fp, fp
 801323e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8013242:	d820      	bhi.n	8013286 <_printf_float+0x18a>
 8013244:	3901      	subs	r1, #1
 8013246:	465a      	mov	r2, fp
 8013248:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801324c:	9109      	str	r1, [sp, #36]	; 0x24
 801324e:	f7ff ff17 	bl	8013080 <__exponent>
 8013252:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013254:	1813      	adds	r3, r2, r0
 8013256:	2a01      	cmp	r2, #1
 8013258:	4681      	mov	r9, r0
 801325a:	6123      	str	r3, [r4, #16]
 801325c:	dc02      	bgt.n	8013264 <_printf_float+0x168>
 801325e:	6822      	ldr	r2, [r4, #0]
 8013260:	07d2      	lsls	r2, r2, #31
 8013262:	d501      	bpl.n	8013268 <_printf_float+0x16c>
 8013264:	3301      	adds	r3, #1
 8013266:	6123      	str	r3, [r4, #16]
 8013268:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801326c:	2b00      	cmp	r3, #0
 801326e:	d09c      	beq.n	80131aa <_printf_float+0xae>
 8013270:	232d      	movs	r3, #45	; 0x2d
 8013272:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013276:	e798      	b.n	80131aa <_printf_float+0xae>
 8013278:	9a06      	ldr	r2, [sp, #24]
 801327a:	2a47      	cmp	r2, #71	; 0x47
 801327c:	d1be      	bne.n	80131fc <_printf_float+0x100>
 801327e:	2b00      	cmp	r3, #0
 8013280:	d1bc      	bne.n	80131fc <_printf_float+0x100>
 8013282:	2301      	movs	r3, #1
 8013284:	e7b9      	b.n	80131fa <_printf_float+0xfe>
 8013286:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 801328a:	d118      	bne.n	80132be <_printf_float+0x1c2>
 801328c:	2900      	cmp	r1, #0
 801328e:	6863      	ldr	r3, [r4, #4]
 8013290:	dd0b      	ble.n	80132aa <_printf_float+0x1ae>
 8013292:	6121      	str	r1, [r4, #16]
 8013294:	b913      	cbnz	r3, 801329c <_printf_float+0x1a0>
 8013296:	6822      	ldr	r2, [r4, #0]
 8013298:	07d0      	lsls	r0, r2, #31
 801329a:	d502      	bpl.n	80132a2 <_printf_float+0x1a6>
 801329c:	3301      	adds	r3, #1
 801329e:	440b      	add	r3, r1
 80132a0:	6123      	str	r3, [r4, #16]
 80132a2:	65a1      	str	r1, [r4, #88]	; 0x58
 80132a4:	f04f 0900 	mov.w	r9, #0
 80132a8:	e7de      	b.n	8013268 <_printf_float+0x16c>
 80132aa:	b913      	cbnz	r3, 80132b2 <_printf_float+0x1b6>
 80132ac:	6822      	ldr	r2, [r4, #0]
 80132ae:	07d2      	lsls	r2, r2, #31
 80132b0:	d501      	bpl.n	80132b6 <_printf_float+0x1ba>
 80132b2:	3302      	adds	r3, #2
 80132b4:	e7f4      	b.n	80132a0 <_printf_float+0x1a4>
 80132b6:	2301      	movs	r3, #1
 80132b8:	e7f2      	b.n	80132a0 <_printf_float+0x1a4>
 80132ba:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80132be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80132c0:	4299      	cmp	r1, r3
 80132c2:	db05      	blt.n	80132d0 <_printf_float+0x1d4>
 80132c4:	6823      	ldr	r3, [r4, #0]
 80132c6:	6121      	str	r1, [r4, #16]
 80132c8:	07d8      	lsls	r0, r3, #31
 80132ca:	d5ea      	bpl.n	80132a2 <_printf_float+0x1a6>
 80132cc:	1c4b      	adds	r3, r1, #1
 80132ce:	e7e7      	b.n	80132a0 <_printf_float+0x1a4>
 80132d0:	2900      	cmp	r1, #0
 80132d2:	bfd4      	ite	le
 80132d4:	f1c1 0202 	rsble	r2, r1, #2
 80132d8:	2201      	movgt	r2, #1
 80132da:	4413      	add	r3, r2
 80132dc:	e7e0      	b.n	80132a0 <_printf_float+0x1a4>
 80132de:	6823      	ldr	r3, [r4, #0]
 80132e0:	055a      	lsls	r2, r3, #21
 80132e2:	d407      	bmi.n	80132f4 <_printf_float+0x1f8>
 80132e4:	6923      	ldr	r3, [r4, #16]
 80132e6:	4642      	mov	r2, r8
 80132e8:	4631      	mov	r1, r6
 80132ea:	4628      	mov	r0, r5
 80132ec:	47b8      	blx	r7
 80132ee:	3001      	adds	r0, #1
 80132f0:	d12c      	bne.n	801334c <_printf_float+0x250>
 80132f2:	e764      	b.n	80131be <_printf_float+0xc2>
 80132f4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80132f8:	f240 80e0 	bls.w	80134bc <_printf_float+0x3c0>
 80132fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013300:	2200      	movs	r2, #0
 8013302:	2300      	movs	r3, #0
 8013304:	f7ed fbe0 	bl	8000ac8 <__aeabi_dcmpeq>
 8013308:	2800      	cmp	r0, #0
 801330a:	d034      	beq.n	8013376 <_printf_float+0x27a>
 801330c:	4a37      	ldr	r2, [pc, #220]	; (80133ec <_printf_float+0x2f0>)
 801330e:	2301      	movs	r3, #1
 8013310:	4631      	mov	r1, r6
 8013312:	4628      	mov	r0, r5
 8013314:	47b8      	blx	r7
 8013316:	3001      	adds	r0, #1
 8013318:	f43f af51 	beq.w	80131be <_printf_float+0xc2>
 801331c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013320:	429a      	cmp	r2, r3
 8013322:	db02      	blt.n	801332a <_printf_float+0x22e>
 8013324:	6823      	ldr	r3, [r4, #0]
 8013326:	07d8      	lsls	r0, r3, #31
 8013328:	d510      	bpl.n	801334c <_printf_float+0x250>
 801332a:	ee18 3a10 	vmov	r3, s16
 801332e:	4652      	mov	r2, sl
 8013330:	4631      	mov	r1, r6
 8013332:	4628      	mov	r0, r5
 8013334:	47b8      	blx	r7
 8013336:	3001      	adds	r0, #1
 8013338:	f43f af41 	beq.w	80131be <_printf_float+0xc2>
 801333c:	f04f 0800 	mov.w	r8, #0
 8013340:	f104 091a 	add.w	r9, r4, #26
 8013344:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013346:	3b01      	subs	r3, #1
 8013348:	4543      	cmp	r3, r8
 801334a:	dc09      	bgt.n	8013360 <_printf_float+0x264>
 801334c:	6823      	ldr	r3, [r4, #0]
 801334e:	079b      	lsls	r3, r3, #30
 8013350:	f100 8105 	bmi.w	801355e <_printf_float+0x462>
 8013354:	68e0      	ldr	r0, [r4, #12]
 8013356:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013358:	4298      	cmp	r0, r3
 801335a:	bfb8      	it	lt
 801335c:	4618      	movlt	r0, r3
 801335e:	e730      	b.n	80131c2 <_printf_float+0xc6>
 8013360:	2301      	movs	r3, #1
 8013362:	464a      	mov	r2, r9
 8013364:	4631      	mov	r1, r6
 8013366:	4628      	mov	r0, r5
 8013368:	47b8      	blx	r7
 801336a:	3001      	adds	r0, #1
 801336c:	f43f af27 	beq.w	80131be <_printf_float+0xc2>
 8013370:	f108 0801 	add.w	r8, r8, #1
 8013374:	e7e6      	b.n	8013344 <_printf_float+0x248>
 8013376:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013378:	2b00      	cmp	r3, #0
 801337a:	dc39      	bgt.n	80133f0 <_printf_float+0x2f4>
 801337c:	4a1b      	ldr	r2, [pc, #108]	; (80133ec <_printf_float+0x2f0>)
 801337e:	2301      	movs	r3, #1
 8013380:	4631      	mov	r1, r6
 8013382:	4628      	mov	r0, r5
 8013384:	47b8      	blx	r7
 8013386:	3001      	adds	r0, #1
 8013388:	f43f af19 	beq.w	80131be <_printf_float+0xc2>
 801338c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013390:	4313      	orrs	r3, r2
 8013392:	d102      	bne.n	801339a <_printf_float+0x29e>
 8013394:	6823      	ldr	r3, [r4, #0]
 8013396:	07d9      	lsls	r1, r3, #31
 8013398:	d5d8      	bpl.n	801334c <_printf_float+0x250>
 801339a:	ee18 3a10 	vmov	r3, s16
 801339e:	4652      	mov	r2, sl
 80133a0:	4631      	mov	r1, r6
 80133a2:	4628      	mov	r0, r5
 80133a4:	47b8      	blx	r7
 80133a6:	3001      	adds	r0, #1
 80133a8:	f43f af09 	beq.w	80131be <_printf_float+0xc2>
 80133ac:	f04f 0900 	mov.w	r9, #0
 80133b0:	f104 0a1a 	add.w	sl, r4, #26
 80133b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80133b6:	425b      	negs	r3, r3
 80133b8:	454b      	cmp	r3, r9
 80133ba:	dc01      	bgt.n	80133c0 <_printf_float+0x2c4>
 80133bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80133be:	e792      	b.n	80132e6 <_printf_float+0x1ea>
 80133c0:	2301      	movs	r3, #1
 80133c2:	4652      	mov	r2, sl
 80133c4:	4631      	mov	r1, r6
 80133c6:	4628      	mov	r0, r5
 80133c8:	47b8      	blx	r7
 80133ca:	3001      	adds	r0, #1
 80133cc:	f43f aef7 	beq.w	80131be <_printf_float+0xc2>
 80133d0:	f109 0901 	add.w	r9, r9, #1
 80133d4:	e7ee      	b.n	80133b4 <_printf_float+0x2b8>
 80133d6:	bf00      	nop
 80133d8:	7fefffff 	.word	0x7fefffff
 80133dc:	0801a4f8 	.word	0x0801a4f8
 80133e0:	0801a4fc 	.word	0x0801a4fc
 80133e4:	0801a504 	.word	0x0801a504
 80133e8:	0801a500 	.word	0x0801a500
 80133ec:	0801a969 	.word	0x0801a969
 80133f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80133f2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80133f4:	429a      	cmp	r2, r3
 80133f6:	bfa8      	it	ge
 80133f8:	461a      	movge	r2, r3
 80133fa:	2a00      	cmp	r2, #0
 80133fc:	4691      	mov	r9, r2
 80133fe:	dc37      	bgt.n	8013470 <_printf_float+0x374>
 8013400:	f04f 0b00 	mov.w	fp, #0
 8013404:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013408:	f104 021a 	add.w	r2, r4, #26
 801340c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801340e:	9305      	str	r3, [sp, #20]
 8013410:	eba3 0309 	sub.w	r3, r3, r9
 8013414:	455b      	cmp	r3, fp
 8013416:	dc33      	bgt.n	8013480 <_printf_float+0x384>
 8013418:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801341c:	429a      	cmp	r2, r3
 801341e:	db3b      	blt.n	8013498 <_printf_float+0x39c>
 8013420:	6823      	ldr	r3, [r4, #0]
 8013422:	07da      	lsls	r2, r3, #31
 8013424:	d438      	bmi.n	8013498 <_printf_float+0x39c>
 8013426:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013428:	9b05      	ldr	r3, [sp, #20]
 801342a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801342c:	1ad3      	subs	r3, r2, r3
 801342e:	eba2 0901 	sub.w	r9, r2, r1
 8013432:	4599      	cmp	r9, r3
 8013434:	bfa8      	it	ge
 8013436:	4699      	movge	r9, r3
 8013438:	f1b9 0f00 	cmp.w	r9, #0
 801343c:	dc35      	bgt.n	80134aa <_printf_float+0x3ae>
 801343e:	f04f 0800 	mov.w	r8, #0
 8013442:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013446:	f104 0a1a 	add.w	sl, r4, #26
 801344a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801344e:	1a9b      	subs	r3, r3, r2
 8013450:	eba3 0309 	sub.w	r3, r3, r9
 8013454:	4543      	cmp	r3, r8
 8013456:	f77f af79 	ble.w	801334c <_printf_float+0x250>
 801345a:	2301      	movs	r3, #1
 801345c:	4652      	mov	r2, sl
 801345e:	4631      	mov	r1, r6
 8013460:	4628      	mov	r0, r5
 8013462:	47b8      	blx	r7
 8013464:	3001      	adds	r0, #1
 8013466:	f43f aeaa 	beq.w	80131be <_printf_float+0xc2>
 801346a:	f108 0801 	add.w	r8, r8, #1
 801346e:	e7ec      	b.n	801344a <_printf_float+0x34e>
 8013470:	4613      	mov	r3, r2
 8013472:	4631      	mov	r1, r6
 8013474:	4642      	mov	r2, r8
 8013476:	4628      	mov	r0, r5
 8013478:	47b8      	blx	r7
 801347a:	3001      	adds	r0, #1
 801347c:	d1c0      	bne.n	8013400 <_printf_float+0x304>
 801347e:	e69e      	b.n	80131be <_printf_float+0xc2>
 8013480:	2301      	movs	r3, #1
 8013482:	4631      	mov	r1, r6
 8013484:	4628      	mov	r0, r5
 8013486:	9205      	str	r2, [sp, #20]
 8013488:	47b8      	blx	r7
 801348a:	3001      	adds	r0, #1
 801348c:	f43f ae97 	beq.w	80131be <_printf_float+0xc2>
 8013490:	9a05      	ldr	r2, [sp, #20]
 8013492:	f10b 0b01 	add.w	fp, fp, #1
 8013496:	e7b9      	b.n	801340c <_printf_float+0x310>
 8013498:	ee18 3a10 	vmov	r3, s16
 801349c:	4652      	mov	r2, sl
 801349e:	4631      	mov	r1, r6
 80134a0:	4628      	mov	r0, r5
 80134a2:	47b8      	blx	r7
 80134a4:	3001      	adds	r0, #1
 80134a6:	d1be      	bne.n	8013426 <_printf_float+0x32a>
 80134a8:	e689      	b.n	80131be <_printf_float+0xc2>
 80134aa:	9a05      	ldr	r2, [sp, #20]
 80134ac:	464b      	mov	r3, r9
 80134ae:	4442      	add	r2, r8
 80134b0:	4631      	mov	r1, r6
 80134b2:	4628      	mov	r0, r5
 80134b4:	47b8      	blx	r7
 80134b6:	3001      	adds	r0, #1
 80134b8:	d1c1      	bne.n	801343e <_printf_float+0x342>
 80134ba:	e680      	b.n	80131be <_printf_float+0xc2>
 80134bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80134be:	2a01      	cmp	r2, #1
 80134c0:	dc01      	bgt.n	80134c6 <_printf_float+0x3ca>
 80134c2:	07db      	lsls	r3, r3, #31
 80134c4:	d538      	bpl.n	8013538 <_printf_float+0x43c>
 80134c6:	2301      	movs	r3, #1
 80134c8:	4642      	mov	r2, r8
 80134ca:	4631      	mov	r1, r6
 80134cc:	4628      	mov	r0, r5
 80134ce:	47b8      	blx	r7
 80134d0:	3001      	adds	r0, #1
 80134d2:	f43f ae74 	beq.w	80131be <_printf_float+0xc2>
 80134d6:	ee18 3a10 	vmov	r3, s16
 80134da:	4652      	mov	r2, sl
 80134dc:	4631      	mov	r1, r6
 80134de:	4628      	mov	r0, r5
 80134e0:	47b8      	blx	r7
 80134e2:	3001      	adds	r0, #1
 80134e4:	f43f ae6b 	beq.w	80131be <_printf_float+0xc2>
 80134e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80134ec:	2200      	movs	r2, #0
 80134ee:	2300      	movs	r3, #0
 80134f0:	f7ed faea 	bl	8000ac8 <__aeabi_dcmpeq>
 80134f4:	b9d8      	cbnz	r0, 801352e <_printf_float+0x432>
 80134f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80134f8:	f108 0201 	add.w	r2, r8, #1
 80134fc:	3b01      	subs	r3, #1
 80134fe:	4631      	mov	r1, r6
 8013500:	4628      	mov	r0, r5
 8013502:	47b8      	blx	r7
 8013504:	3001      	adds	r0, #1
 8013506:	d10e      	bne.n	8013526 <_printf_float+0x42a>
 8013508:	e659      	b.n	80131be <_printf_float+0xc2>
 801350a:	2301      	movs	r3, #1
 801350c:	4652      	mov	r2, sl
 801350e:	4631      	mov	r1, r6
 8013510:	4628      	mov	r0, r5
 8013512:	47b8      	blx	r7
 8013514:	3001      	adds	r0, #1
 8013516:	f43f ae52 	beq.w	80131be <_printf_float+0xc2>
 801351a:	f108 0801 	add.w	r8, r8, #1
 801351e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013520:	3b01      	subs	r3, #1
 8013522:	4543      	cmp	r3, r8
 8013524:	dcf1      	bgt.n	801350a <_printf_float+0x40e>
 8013526:	464b      	mov	r3, r9
 8013528:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801352c:	e6dc      	b.n	80132e8 <_printf_float+0x1ec>
 801352e:	f04f 0800 	mov.w	r8, #0
 8013532:	f104 0a1a 	add.w	sl, r4, #26
 8013536:	e7f2      	b.n	801351e <_printf_float+0x422>
 8013538:	2301      	movs	r3, #1
 801353a:	4642      	mov	r2, r8
 801353c:	e7df      	b.n	80134fe <_printf_float+0x402>
 801353e:	2301      	movs	r3, #1
 8013540:	464a      	mov	r2, r9
 8013542:	4631      	mov	r1, r6
 8013544:	4628      	mov	r0, r5
 8013546:	47b8      	blx	r7
 8013548:	3001      	adds	r0, #1
 801354a:	f43f ae38 	beq.w	80131be <_printf_float+0xc2>
 801354e:	f108 0801 	add.w	r8, r8, #1
 8013552:	68e3      	ldr	r3, [r4, #12]
 8013554:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8013556:	1a5b      	subs	r3, r3, r1
 8013558:	4543      	cmp	r3, r8
 801355a:	dcf0      	bgt.n	801353e <_printf_float+0x442>
 801355c:	e6fa      	b.n	8013354 <_printf_float+0x258>
 801355e:	f04f 0800 	mov.w	r8, #0
 8013562:	f104 0919 	add.w	r9, r4, #25
 8013566:	e7f4      	b.n	8013552 <_printf_float+0x456>

08013568 <_printf_common>:
 8013568:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801356c:	4616      	mov	r6, r2
 801356e:	4699      	mov	r9, r3
 8013570:	688a      	ldr	r2, [r1, #8]
 8013572:	690b      	ldr	r3, [r1, #16]
 8013574:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013578:	4293      	cmp	r3, r2
 801357a:	bfb8      	it	lt
 801357c:	4613      	movlt	r3, r2
 801357e:	6033      	str	r3, [r6, #0]
 8013580:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8013584:	4607      	mov	r7, r0
 8013586:	460c      	mov	r4, r1
 8013588:	b10a      	cbz	r2, 801358e <_printf_common+0x26>
 801358a:	3301      	adds	r3, #1
 801358c:	6033      	str	r3, [r6, #0]
 801358e:	6823      	ldr	r3, [r4, #0]
 8013590:	0699      	lsls	r1, r3, #26
 8013592:	bf42      	ittt	mi
 8013594:	6833      	ldrmi	r3, [r6, #0]
 8013596:	3302      	addmi	r3, #2
 8013598:	6033      	strmi	r3, [r6, #0]
 801359a:	6825      	ldr	r5, [r4, #0]
 801359c:	f015 0506 	ands.w	r5, r5, #6
 80135a0:	d106      	bne.n	80135b0 <_printf_common+0x48>
 80135a2:	f104 0a19 	add.w	sl, r4, #25
 80135a6:	68e3      	ldr	r3, [r4, #12]
 80135a8:	6832      	ldr	r2, [r6, #0]
 80135aa:	1a9b      	subs	r3, r3, r2
 80135ac:	42ab      	cmp	r3, r5
 80135ae:	dc26      	bgt.n	80135fe <_printf_common+0x96>
 80135b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80135b4:	1e13      	subs	r3, r2, #0
 80135b6:	6822      	ldr	r2, [r4, #0]
 80135b8:	bf18      	it	ne
 80135ba:	2301      	movne	r3, #1
 80135bc:	0692      	lsls	r2, r2, #26
 80135be:	d42b      	bmi.n	8013618 <_printf_common+0xb0>
 80135c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80135c4:	4649      	mov	r1, r9
 80135c6:	4638      	mov	r0, r7
 80135c8:	47c0      	blx	r8
 80135ca:	3001      	adds	r0, #1
 80135cc:	d01e      	beq.n	801360c <_printf_common+0xa4>
 80135ce:	6823      	ldr	r3, [r4, #0]
 80135d0:	68e5      	ldr	r5, [r4, #12]
 80135d2:	6832      	ldr	r2, [r6, #0]
 80135d4:	f003 0306 	and.w	r3, r3, #6
 80135d8:	2b04      	cmp	r3, #4
 80135da:	bf08      	it	eq
 80135dc:	1aad      	subeq	r5, r5, r2
 80135de:	68a3      	ldr	r3, [r4, #8]
 80135e0:	6922      	ldr	r2, [r4, #16]
 80135e2:	bf0c      	ite	eq
 80135e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80135e8:	2500      	movne	r5, #0
 80135ea:	4293      	cmp	r3, r2
 80135ec:	bfc4      	itt	gt
 80135ee:	1a9b      	subgt	r3, r3, r2
 80135f0:	18ed      	addgt	r5, r5, r3
 80135f2:	2600      	movs	r6, #0
 80135f4:	341a      	adds	r4, #26
 80135f6:	42b5      	cmp	r5, r6
 80135f8:	d11a      	bne.n	8013630 <_printf_common+0xc8>
 80135fa:	2000      	movs	r0, #0
 80135fc:	e008      	b.n	8013610 <_printf_common+0xa8>
 80135fe:	2301      	movs	r3, #1
 8013600:	4652      	mov	r2, sl
 8013602:	4649      	mov	r1, r9
 8013604:	4638      	mov	r0, r7
 8013606:	47c0      	blx	r8
 8013608:	3001      	adds	r0, #1
 801360a:	d103      	bne.n	8013614 <_printf_common+0xac>
 801360c:	f04f 30ff 	mov.w	r0, #4294967295
 8013610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013614:	3501      	adds	r5, #1
 8013616:	e7c6      	b.n	80135a6 <_printf_common+0x3e>
 8013618:	18e1      	adds	r1, r4, r3
 801361a:	1c5a      	adds	r2, r3, #1
 801361c:	2030      	movs	r0, #48	; 0x30
 801361e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8013622:	4422      	add	r2, r4
 8013624:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8013628:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801362c:	3302      	adds	r3, #2
 801362e:	e7c7      	b.n	80135c0 <_printf_common+0x58>
 8013630:	2301      	movs	r3, #1
 8013632:	4622      	mov	r2, r4
 8013634:	4649      	mov	r1, r9
 8013636:	4638      	mov	r0, r7
 8013638:	47c0      	blx	r8
 801363a:	3001      	adds	r0, #1
 801363c:	d0e6      	beq.n	801360c <_printf_common+0xa4>
 801363e:	3601      	adds	r6, #1
 8013640:	e7d9      	b.n	80135f6 <_printf_common+0x8e>
	...

08013644 <_printf_i>:
 8013644:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013648:	460c      	mov	r4, r1
 801364a:	4691      	mov	r9, r2
 801364c:	7e27      	ldrb	r7, [r4, #24]
 801364e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8013650:	2f78      	cmp	r7, #120	; 0x78
 8013652:	4680      	mov	r8, r0
 8013654:	469a      	mov	sl, r3
 8013656:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801365a:	d807      	bhi.n	801366c <_printf_i+0x28>
 801365c:	2f62      	cmp	r7, #98	; 0x62
 801365e:	d80a      	bhi.n	8013676 <_printf_i+0x32>
 8013660:	2f00      	cmp	r7, #0
 8013662:	f000 80d8 	beq.w	8013816 <_printf_i+0x1d2>
 8013666:	2f58      	cmp	r7, #88	; 0x58
 8013668:	f000 80a3 	beq.w	80137b2 <_printf_i+0x16e>
 801366c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8013670:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8013674:	e03a      	b.n	80136ec <_printf_i+0xa8>
 8013676:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801367a:	2b15      	cmp	r3, #21
 801367c:	d8f6      	bhi.n	801366c <_printf_i+0x28>
 801367e:	a001      	add	r0, pc, #4	; (adr r0, 8013684 <_printf_i+0x40>)
 8013680:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8013684:	080136dd 	.word	0x080136dd
 8013688:	080136f1 	.word	0x080136f1
 801368c:	0801366d 	.word	0x0801366d
 8013690:	0801366d 	.word	0x0801366d
 8013694:	0801366d 	.word	0x0801366d
 8013698:	0801366d 	.word	0x0801366d
 801369c:	080136f1 	.word	0x080136f1
 80136a0:	0801366d 	.word	0x0801366d
 80136a4:	0801366d 	.word	0x0801366d
 80136a8:	0801366d 	.word	0x0801366d
 80136ac:	0801366d 	.word	0x0801366d
 80136b0:	080137fd 	.word	0x080137fd
 80136b4:	08013721 	.word	0x08013721
 80136b8:	080137df 	.word	0x080137df
 80136bc:	0801366d 	.word	0x0801366d
 80136c0:	0801366d 	.word	0x0801366d
 80136c4:	0801381f 	.word	0x0801381f
 80136c8:	0801366d 	.word	0x0801366d
 80136cc:	08013721 	.word	0x08013721
 80136d0:	0801366d 	.word	0x0801366d
 80136d4:	0801366d 	.word	0x0801366d
 80136d8:	080137e7 	.word	0x080137e7
 80136dc:	680b      	ldr	r3, [r1, #0]
 80136de:	1d1a      	adds	r2, r3, #4
 80136e0:	681b      	ldr	r3, [r3, #0]
 80136e2:	600a      	str	r2, [r1, #0]
 80136e4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80136e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80136ec:	2301      	movs	r3, #1
 80136ee:	e0a3      	b.n	8013838 <_printf_i+0x1f4>
 80136f0:	6825      	ldr	r5, [r4, #0]
 80136f2:	6808      	ldr	r0, [r1, #0]
 80136f4:	062e      	lsls	r6, r5, #24
 80136f6:	f100 0304 	add.w	r3, r0, #4
 80136fa:	d50a      	bpl.n	8013712 <_printf_i+0xce>
 80136fc:	6805      	ldr	r5, [r0, #0]
 80136fe:	600b      	str	r3, [r1, #0]
 8013700:	2d00      	cmp	r5, #0
 8013702:	da03      	bge.n	801370c <_printf_i+0xc8>
 8013704:	232d      	movs	r3, #45	; 0x2d
 8013706:	426d      	negs	r5, r5
 8013708:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801370c:	485e      	ldr	r0, [pc, #376]	; (8013888 <_printf_i+0x244>)
 801370e:	230a      	movs	r3, #10
 8013710:	e019      	b.n	8013746 <_printf_i+0x102>
 8013712:	f015 0f40 	tst.w	r5, #64	; 0x40
 8013716:	6805      	ldr	r5, [r0, #0]
 8013718:	600b      	str	r3, [r1, #0]
 801371a:	bf18      	it	ne
 801371c:	b22d      	sxthne	r5, r5
 801371e:	e7ef      	b.n	8013700 <_printf_i+0xbc>
 8013720:	680b      	ldr	r3, [r1, #0]
 8013722:	6825      	ldr	r5, [r4, #0]
 8013724:	1d18      	adds	r0, r3, #4
 8013726:	6008      	str	r0, [r1, #0]
 8013728:	0628      	lsls	r0, r5, #24
 801372a:	d501      	bpl.n	8013730 <_printf_i+0xec>
 801372c:	681d      	ldr	r5, [r3, #0]
 801372e:	e002      	b.n	8013736 <_printf_i+0xf2>
 8013730:	0669      	lsls	r1, r5, #25
 8013732:	d5fb      	bpl.n	801372c <_printf_i+0xe8>
 8013734:	881d      	ldrh	r5, [r3, #0]
 8013736:	4854      	ldr	r0, [pc, #336]	; (8013888 <_printf_i+0x244>)
 8013738:	2f6f      	cmp	r7, #111	; 0x6f
 801373a:	bf0c      	ite	eq
 801373c:	2308      	moveq	r3, #8
 801373e:	230a      	movne	r3, #10
 8013740:	2100      	movs	r1, #0
 8013742:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8013746:	6866      	ldr	r6, [r4, #4]
 8013748:	60a6      	str	r6, [r4, #8]
 801374a:	2e00      	cmp	r6, #0
 801374c:	bfa2      	ittt	ge
 801374e:	6821      	ldrge	r1, [r4, #0]
 8013750:	f021 0104 	bicge.w	r1, r1, #4
 8013754:	6021      	strge	r1, [r4, #0]
 8013756:	b90d      	cbnz	r5, 801375c <_printf_i+0x118>
 8013758:	2e00      	cmp	r6, #0
 801375a:	d04d      	beq.n	80137f8 <_printf_i+0x1b4>
 801375c:	4616      	mov	r6, r2
 801375e:	fbb5 f1f3 	udiv	r1, r5, r3
 8013762:	fb03 5711 	mls	r7, r3, r1, r5
 8013766:	5dc7      	ldrb	r7, [r0, r7]
 8013768:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801376c:	462f      	mov	r7, r5
 801376e:	42bb      	cmp	r3, r7
 8013770:	460d      	mov	r5, r1
 8013772:	d9f4      	bls.n	801375e <_printf_i+0x11a>
 8013774:	2b08      	cmp	r3, #8
 8013776:	d10b      	bne.n	8013790 <_printf_i+0x14c>
 8013778:	6823      	ldr	r3, [r4, #0]
 801377a:	07df      	lsls	r7, r3, #31
 801377c:	d508      	bpl.n	8013790 <_printf_i+0x14c>
 801377e:	6923      	ldr	r3, [r4, #16]
 8013780:	6861      	ldr	r1, [r4, #4]
 8013782:	4299      	cmp	r1, r3
 8013784:	bfde      	ittt	le
 8013786:	2330      	movle	r3, #48	; 0x30
 8013788:	f806 3c01 	strble.w	r3, [r6, #-1]
 801378c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013790:	1b92      	subs	r2, r2, r6
 8013792:	6122      	str	r2, [r4, #16]
 8013794:	f8cd a000 	str.w	sl, [sp]
 8013798:	464b      	mov	r3, r9
 801379a:	aa03      	add	r2, sp, #12
 801379c:	4621      	mov	r1, r4
 801379e:	4640      	mov	r0, r8
 80137a0:	f7ff fee2 	bl	8013568 <_printf_common>
 80137a4:	3001      	adds	r0, #1
 80137a6:	d14c      	bne.n	8013842 <_printf_i+0x1fe>
 80137a8:	f04f 30ff 	mov.w	r0, #4294967295
 80137ac:	b004      	add	sp, #16
 80137ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80137b2:	4835      	ldr	r0, [pc, #212]	; (8013888 <_printf_i+0x244>)
 80137b4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80137b8:	6823      	ldr	r3, [r4, #0]
 80137ba:	680e      	ldr	r6, [r1, #0]
 80137bc:	061f      	lsls	r7, r3, #24
 80137be:	f856 5b04 	ldr.w	r5, [r6], #4
 80137c2:	600e      	str	r6, [r1, #0]
 80137c4:	d514      	bpl.n	80137f0 <_printf_i+0x1ac>
 80137c6:	07d9      	lsls	r1, r3, #31
 80137c8:	bf44      	itt	mi
 80137ca:	f043 0320 	orrmi.w	r3, r3, #32
 80137ce:	6023      	strmi	r3, [r4, #0]
 80137d0:	b91d      	cbnz	r5, 80137da <_printf_i+0x196>
 80137d2:	6823      	ldr	r3, [r4, #0]
 80137d4:	f023 0320 	bic.w	r3, r3, #32
 80137d8:	6023      	str	r3, [r4, #0]
 80137da:	2310      	movs	r3, #16
 80137dc:	e7b0      	b.n	8013740 <_printf_i+0xfc>
 80137de:	6823      	ldr	r3, [r4, #0]
 80137e0:	f043 0320 	orr.w	r3, r3, #32
 80137e4:	6023      	str	r3, [r4, #0]
 80137e6:	2378      	movs	r3, #120	; 0x78
 80137e8:	4828      	ldr	r0, [pc, #160]	; (801388c <_printf_i+0x248>)
 80137ea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80137ee:	e7e3      	b.n	80137b8 <_printf_i+0x174>
 80137f0:	065e      	lsls	r6, r3, #25
 80137f2:	bf48      	it	mi
 80137f4:	b2ad      	uxthmi	r5, r5
 80137f6:	e7e6      	b.n	80137c6 <_printf_i+0x182>
 80137f8:	4616      	mov	r6, r2
 80137fa:	e7bb      	b.n	8013774 <_printf_i+0x130>
 80137fc:	680b      	ldr	r3, [r1, #0]
 80137fe:	6826      	ldr	r6, [r4, #0]
 8013800:	6960      	ldr	r0, [r4, #20]
 8013802:	1d1d      	adds	r5, r3, #4
 8013804:	600d      	str	r5, [r1, #0]
 8013806:	0635      	lsls	r5, r6, #24
 8013808:	681b      	ldr	r3, [r3, #0]
 801380a:	d501      	bpl.n	8013810 <_printf_i+0x1cc>
 801380c:	6018      	str	r0, [r3, #0]
 801380e:	e002      	b.n	8013816 <_printf_i+0x1d2>
 8013810:	0671      	lsls	r1, r6, #25
 8013812:	d5fb      	bpl.n	801380c <_printf_i+0x1c8>
 8013814:	8018      	strh	r0, [r3, #0]
 8013816:	2300      	movs	r3, #0
 8013818:	6123      	str	r3, [r4, #16]
 801381a:	4616      	mov	r6, r2
 801381c:	e7ba      	b.n	8013794 <_printf_i+0x150>
 801381e:	680b      	ldr	r3, [r1, #0]
 8013820:	1d1a      	adds	r2, r3, #4
 8013822:	600a      	str	r2, [r1, #0]
 8013824:	681e      	ldr	r6, [r3, #0]
 8013826:	6862      	ldr	r2, [r4, #4]
 8013828:	2100      	movs	r1, #0
 801382a:	4630      	mov	r0, r6
 801382c:	f7ec fcd8 	bl	80001e0 <memchr>
 8013830:	b108      	cbz	r0, 8013836 <_printf_i+0x1f2>
 8013832:	1b80      	subs	r0, r0, r6
 8013834:	6060      	str	r0, [r4, #4]
 8013836:	6863      	ldr	r3, [r4, #4]
 8013838:	6123      	str	r3, [r4, #16]
 801383a:	2300      	movs	r3, #0
 801383c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013840:	e7a8      	b.n	8013794 <_printf_i+0x150>
 8013842:	6923      	ldr	r3, [r4, #16]
 8013844:	4632      	mov	r2, r6
 8013846:	4649      	mov	r1, r9
 8013848:	4640      	mov	r0, r8
 801384a:	47d0      	blx	sl
 801384c:	3001      	adds	r0, #1
 801384e:	d0ab      	beq.n	80137a8 <_printf_i+0x164>
 8013850:	6823      	ldr	r3, [r4, #0]
 8013852:	079b      	lsls	r3, r3, #30
 8013854:	d413      	bmi.n	801387e <_printf_i+0x23a>
 8013856:	68e0      	ldr	r0, [r4, #12]
 8013858:	9b03      	ldr	r3, [sp, #12]
 801385a:	4298      	cmp	r0, r3
 801385c:	bfb8      	it	lt
 801385e:	4618      	movlt	r0, r3
 8013860:	e7a4      	b.n	80137ac <_printf_i+0x168>
 8013862:	2301      	movs	r3, #1
 8013864:	4632      	mov	r2, r6
 8013866:	4649      	mov	r1, r9
 8013868:	4640      	mov	r0, r8
 801386a:	47d0      	blx	sl
 801386c:	3001      	adds	r0, #1
 801386e:	d09b      	beq.n	80137a8 <_printf_i+0x164>
 8013870:	3501      	adds	r5, #1
 8013872:	68e3      	ldr	r3, [r4, #12]
 8013874:	9903      	ldr	r1, [sp, #12]
 8013876:	1a5b      	subs	r3, r3, r1
 8013878:	42ab      	cmp	r3, r5
 801387a:	dcf2      	bgt.n	8013862 <_printf_i+0x21e>
 801387c:	e7eb      	b.n	8013856 <_printf_i+0x212>
 801387e:	2500      	movs	r5, #0
 8013880:	f104 0619 	add.w	r6, r4, #25
 8013884:	e7f5      	b.n	8013872 <_printf_i+0x22e>
 8013886:	bf00      	nop
 8013888:	0801a508 	.word	0x0801a508
 801388c:	0801a519 	.word	0x0801a519

08013890 <_scanf_float>:
 8013890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013894:	b087      	sub	sp, #28
 8013896:	4617      	mov	r7, r2
 8013898:	9303      	str	r3, [sp, #12]
 801389a:	688b      	ldr	r3, [r1, #8]
 801389c:	1e5a      	subs	r2, r3, #1
 801389e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80138a2:	bf83      	ittte	hi
 80138a4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80138a8:	195b      	addhi	r3, r3, r5
 80138aa:	9302      	strhi	r3, [sp, #8]
 80138ac:	2300      	movls	r3, #0
 80138ae:	bf86      	itte	hi
 80138b0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80138b4:	608b      	strhi	r3, [r1, #8]
 80138b6:	9302      	strls	r3, [sp, #8]
 80138b8:	680b      	ldr	r3, [r1, #0]
 80138ba:	468b      	mov	fp, r1
 80138bc:	2500      	movs	r5, #0
 80138be:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80138c2:	f84b 3b1c 	str.w	r3, [fp], #28
 80138c6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80138ca:	4680      	mov	r8, r0
 80138cc:	460c      	mov	r4, r1
 80138ce:	465e      	mov	r6, fp
 80138d0:	46aa      	mov	sl, r5
 80138d2:	46a9      	mov	r9, r5
 80138d4:	9501      	str	r5, [sp, #4]
 80138d6:	68a2      	ldr	r2, [r4, #8]
 80138d8:	b152      	cbz	r2, 80138f0 <_scanf_float+0x60>
 80138da:	683b      	ldr	r3, [r7, #0]
 80138dc:	781b      	ldrb	r3, [r3, #0]
 80138de:	2b4e      	cmp	r3, #78	; 0x4e
 80138e0:	d864      	bhi.n	80139ac <_scanf_float+0x11c>
 80138e2:	2b40      	cmp	r3, #64	; 0x40
 80138e4:	d83c      	bhi.n	8013960 <_scanf_float+0xd0>
 80138e6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80138ea:	b2c8      	uxtb	r0, r1
 80138ec:	280e      	cmp	r0, #14
 80138ee:	d93a      	bls.n	8013966 <_scanf_float+0xd6>
 80138f0:	f1b9 0f00 	cmp.w	r9, #0
 80138f4:	d003      	beq.n	80138fe <_scanf_float+0x6e>
 80138f6:	6823      	ldr	r3, [r4, #0]
 80138f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80138fc:	6023      	str	r3, [r4, #0]
 80138fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013902:	f1ba 0f01 	cmp.w	sl, #1
 8013906:	f200 8113 	bhi.w	8013b30 <_scanf_float+0x2a0>
 801390a:	455e      	cmp	r6, fp
 801390c:	f200 8105 	bhi.w	8013b1a <_scanf_float+0x28a>
 8013910:	2501      	movs	r5, #1
 8013912:	4628      	mov	r0, r5
 8013914:	b007      	add	sp, #28
 8013916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801391a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 801391e:	2a0d      	cmp	r2, #13
 8013920:	d8e6      	bhi.n	80138f0 <_scanf_float+0x60>
 8013922:	a101      	add	r1, pc, #4	; (adr r1, 8013928 <_scanf_float+0x98>)
 8013924:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8013928:	08013a67 	.word	0x08013a67
 801392c:	080138f1 	.word	0x080138f1
 8013930:	080138f1 	.word	0x080138f1
 8013934:	080138f1 	.word	0x080138f1
 8013938:	08013ac7 	.word	0x08013ac7
 801393c:	08013a9f 	.word	0x08013a9f
 8013940:	080138f1 	.word	0x080138f1
 8013944:	080138f1 	.word	0x080138f1
 8013948:	08013a75 	.word	0x08013a75
 801394c:	080138f1 	.word	0x080138f1
 8013950:	080138f1 	.word	0x080138f1
 8013954:	080138f1 	.word	0x080138f1
 8013958:	080138f1 	.word	0x080138f1
 801395c:	08013a2d 	.word	0x08013a2d
 8013960:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8013964:	e7db      	b.n	801391e <_scanf_float+0x8e>
 8013966:	290e      	cmp	r1, #14
 8013968:	d8c2      	bhi.n	80138f0 <_scanf_float+0x60>
 801396a:	a001      	add	r0, pc, #4	; (adr r0, 8013970 <_scanf_float+0xe0>)
 801396c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8013970:	08013a1f 	.word	0x08013a1f
 8013974:	080138f1 	.word	0x080138f1
 8013978:	08013a1f 	.word	0x08013a1f
 801397c:	08013ab3 	.word	0x08013ab3
 8013980:	080138f1 	.word	0x080138f1
 8013984:	080139cd 	.word	0x080139cd
 8013988:	08013a09 	.word	0x08013a09
 801398c:	08013a09 	.word	0x08013a09
 8013990:	08013a09 	.word	0x08013a09
 8013994:	08013a09 	.word	0x08013a09
 8013998:	08013a09 	.word	0x08013a09
 801399c:	08013a09 	.word	0x08013a09
 80139a0:	08013a09 	.word	0x08013a09
 80139a4:	08013a09 	.word	0x08013a09
 80139a8:	08013a09 	.word	0x08013a09
 80139ac:	2b6e      	cmp	r3, #110	; 0x6e
 80139ae:	d809      	bhi.n	80139c4 <_scanf_float+0x134>
 80139b0:	2b60      	cmp	r3, #96	; 0x60
 80139b2:	d8b2      	bhi.n	801391a <_scanf_float+0x8a>
 80139b4:	2b54      	cmp	r3, #84	; 0x54
 80139b6:	d077      	beq.n	8013aa8 <_scanf_float+0x218>
 80139b8:	2b59      	cmp	r3, #89	; 0x59
 80139ba:	d199      	bne.n	80138f0 <_scanf_float+0x60>
 80139bc:	2d07      	cmp	r5, #7
 80139be:	d197      	bne.n	80138f0 <_scanf_float+0x60>
 80139c0:	2508      	movs	r5, #8
 80139c2:	e029      	b.n	8013a18 <_scanf_float+0x188>
 80139c4:	2b74      	cmp	r3, #116	; 0x74
 80139c6:	d06f      	beq.n	8013aa8 <_scanf_float+0x218>
 80139c8:	2b79      	cmp	r3, #121	; 0x79
 80139ca:	e7f6      	b.n	80139ba <_scanf_float+0x12a>
 80139cc:	6821      	ldr	r1, [r4, #0]
 80139ce:	05c8      	lsls	r0, r1, #23
 80139d0:	d51a      	bpl.n	8013a08 <_scanf_float+0x178>
 80139d2:	9b02      	ldr	r3, [sp, #8]
 80139d4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80139d8:	6021      	str	r1, [r4, #0]
 80139da:	f109 0901 	add.w	r9, r9, #1
 80139de:	b11b      	cbz	r3, 80139e8 <_scanf_float+0x158>
 80139e0:	3b01      	subs	r3, #1
 80139e2:	3201      	adds	r2, #1
 80139e4:	9302      	str	r3, [sp, #8]
 80139e6:	60a2      	str	r2, [r4, #8]
 80139e8:	68a3      	ldr	r3, [r4, #8]
 80139ea:	3b01      	subs	r3, #1
 80139ec:	60a3      	str	r3, [r4, #8]
 80139ee:	6923      	ldr	r3, [r4, #16]
 80139f0:	3301      	adds	r3, #1
 80139f2:	6123      	str	r3, [r4, #16]
 80139f4:	687b      	ldr	r3, [r7, #4]
 80139f6:	3b01      	subs	r3, #1
 80139f8:	2b00      	cmp	r3, #0
 80139fa:	607b      	str	r3, [r7, #4]
 80139fc:	f340 8084 	ble.w	8013b08 <_scanf_float+0x278>
 8013a00:	683b      	ldr	r3, [r7, #0]
 8013a02:	3301      	adds	r3, #1
 8013a04:	603b      	str	r3, [r7, #0]
 8013a06:	e766      	b.n	80138d6 <_scanf_float+0x46>
 8013a08:	eb1a 0f05 	cmn.w	sl, r5
 8013a0c:	f47f af70 	bne.w	80138f0 <_scanf_float+0x60>
 8013a10:	6822      	ldr	r2, [r4, #0]
 8013a12:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8013a16:	6022      	str	r2, [r4, #0]
 8013a18:	f806 3b01 	strb.w	r3, [r6], #1
 8013a1c:	e7e4      	b.n	80139e8 <_scanf_float+0x158>
 8013a1e:	6822      	ldr	r2, [r4, #0]
 8013a20:	0610      	lsls	r0, r2, #24
 8013a22:	f57f af65 	bpl.w	80138f0 <_scanf_float+0x60>
 8013a26:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8013a2a:	e7f4      	b.n	8013a16 <_scanf_float+0x186>
 8013a2c:	f1ba 0f00 	cmp.w	sl, #0
 8013a30:	d10e      	bne.n	8013a50 <_scanf_float+0x1c0>
 8013a32:	f1b9 0f00 	cmp.w	r9, #0
 8013a36:	d10e      	bne.n	8013a56 <_scanf_float+0x1c6>
 8013a38:	6822      	ldr	r2, [r4, #0]
 8013a3a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8013a3e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8013a42:	d108      	bne.n	8013a56 <_scanf_float+0x1c6>
 8013a44:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8013a48:	6022      	str	r2, [r4, #0]
 8013a4a:	f04f 0a01 	mov.w	sl, #1
 8013a4e:	e7e3      	b.n	8013a18 <_scanf_float+0x188>
 8013a50:	f1ba 0f02 	cmp.w	sl, #2
 8013a54:	d055      	beq.n	8013b02 <_scanf_float+0x272>
 8013a56:	2d01      	cmp	r5, #1
 8013a58:	d002      	beq.n	8013a60 <_scanf_float+0x1d0>
 8013a5a:	2d04      	cmp	r5, #4
 8013a5c:	f47f af48 	bne.w	80138f0 <_scanf_float+0x60>
 8013a60:	3501      	adds	r5, #1
 8013a62:	b2ed      	uxtb	r5, r5
 8013a64:	e7d8      	b.n	8013a18 <_scanf_float+0x188>
 8013a66:	f1ba 0f01 	cmp.w	sl, #1
 8013a6a:	f47f af41 	bne.w	80138f0 <_scanf_float+0x60>
 8013a6e:	f04f 0a02 	mov.w	sl, #2
 8013a72:	e7d1      	b.n	8013a18 <_scanf_float+0x188>
 8013a74:	b97d      	cbnz	r5, 8013a96 <_scanf_float+0x206>
 8013a76:	f1b9 0f00 	cmp.w	r9, #0
 8013a7a:	f47f af3c 	bne.w	80138f6 <_scanf_float+0x66>
 8013a7e:	6822      	ldr	r2, [r4, #0]
 8013a80:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8013a84:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8013a88:	f47f af39 	bne.w	80138fe <_scanf_float+0x6e>
 8013a8c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8013a90:	6022      	str	r2, [r4, #0]
 8013a92:	2501      	movs	r5, #1
 8013a94:	e7c0      	b.n	8013a18 <_scanf_float+0x188>
 8013a96:	2d03      	cmp	r5, #3
 8013a98:	d0e2      	beq.n	8013a60 <_scanf_float+0x1d0>
 8013a9a:	2d05      	cmp	r5, #5
 8013a9c:	e7de      	b.n	8013a5c <_scanf_float+0x1cc>
 8013a9e:	2d02      	cmp	r5, #2
 8013aa0:	f47f af26 	bne.w	80138f0 <_scanf_float+0x60>
 8013aa4:	2503      	movs	r5, #3
 8013aa6:	e7b7      	b.n	8013a18 <_scanf_float+0x188>
 8013aa8:	2d06      	cmp	r5, #6
 8013aaa:	f47f af21 	bne.w	80138f0 <_scanf_float+0x60>
 8013aae:	2507      	movs	r5, #7
 8013ab0:	e7b2      	b.n	8013a18 <_scanf_float+0x188>
 8013ab2:	6822      	ldr	r2, [r4, #0]
 8013ab4:	0591      	lsls	r1, r2, #22
 8013ab6:	f57f af1b 	bpl.w	80138f0 <_scanf_float+0x60>
 8013aba:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8013abe:	6022      	str	r2, [r4, #0]
 8013ac0:	f8cd 9004 	str.w	r9, [sp, #4]
 8013ac4:	e7a8      	b.n	8013a18 <_scanf_float+0x188>
 8013ac6:	6822      	ldr	r2, [r4, #0]
 8013ac8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8013acc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8013ad0:	d006      	beq.n	8013ae0 <_scanf_float+0x250>
 8013ad2:	0550      	lsls	r0, r2, #21
 8013ad4:	f57f af0c 	bpl.w	80138f0 <_scanf_float+0x60>
 8013ad8:	f1b9 0f00 	cmp.w	r9, #0
 8013adc:	f43f af0f 	beq.w	80138fe <_scanf_float+0x6e>
 8013ae0:	0591      	lsls	r1, r2, #22
 8013ae2:	bf58      	it	pl
 8013ae4:	9901      	ldrpl	r1, [sp, #4]
 8013ae6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8013aea:	bf58      	it	pl
 8013aec:	eba9 0101 	subpl.w	r1, r9, r1
 8013af0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8013af4:	bf58      	it	pl
 8013af6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8013afa:	6022      	str	r2, [r4, #0]
 8013afc:	f04f 0900 	mov.w	r9, #0
 8013b00:	e78a      	b.n	8013a18 <_scanf_float+0x188>
 8013b02:	f04f 0a03 	mov.w	sl, #3
 8013b06:	e787      	b.n	8013a18 <_scanf_float+0x188>
 8013b08:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8013b0c:	4639      	mov	r1, r7
 8013b0e:	4640      	mov	r0, r8
 8013b10:	4798      	blx	r3
 8013b12:	2800      	cmp	r0, #0
 8013b14:	f43f aedf 	beq.w	80138d6 <_scanf_float+0x46>
 8013b18:	e6ea      	b.n	80138f0 <_scanf_float+0x60>
 8013b1a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013b1e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8013b22:	463a      	mov	r2, r7
 8013b24:	4640      	mov	r0, r8
 8013b26:	4798      	blx	r3
 8013b28:	6923      	ldr	r3, [r4, #16]
 8013b2a:	3b01      	subs	r3, #1
 8013b2c:	6123      	str	r3, [r4, #16]
 8013b2e:	e6ec      	b.n	801390a <_scanf_float+0x7a>
 8013b30:	1e6b      	subs	r3, r5, #1
 8013b32:	2b06      	cmp	r3, #6
 8013b34:	d825      	bhi.n	8013b82 <_scanf_float+0x2f2>
 8013b36:	2d02      	cmp	r5, #2
 8013b38:	d836      	bhi.n	8013ba8 <_scanf_float+0x318>
 8013b3a:	455e      	cmp	r6, fp
 8013b3c:	f67f aee8 	bls.w	8013910 <_scanf_float+0x80>
 8013b40:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013b44:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8013b48:	463a      	mov	r2, r7
 8013b4a:	4640      	mov	r0, r8
 8013b4c:	4798      	blx	r3
 8013b4e:	6923      	ldr	r3, [r4, #16]
 8013b50:	3b01      	subs	r3, #1
 8013b52:	6123      	str	r3, [r4, #16]
 8013b54:	e7f1      	b.n	8013b3a <_scanf_float+0x2aa>
 8013b56:	9802      	ldr	r0, [sp, #8]
 8013b58:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013b5c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8013b60:	9002      	str	r0, [sp, #8]
 8013b62:	463a      	mov	r2, r7
 8013b64:	4640      	mov	r0, r8
 8013b66:	4798      	blx	r3
 8013b68:	6923      	ldr	r3, [r4, #16]
 8013b6a:	3b01      	subs	r3, #1
 8013b6c:	6123      	str	r3, [r4, #16]
 8013b6e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013b72:	fa5f fa8a 	uxtb.w	sl, sl
 8013b76:	f1ba 0f02 	cmp.w	sl, #2
 8013b7a:	d1ec      	bne.n	8013b56 <_scanf_float+0x2c6>
 8013b7c:	3d03      	subs	r5, #3
 8013b7e:	b2ed      	uxtb	r5, r5
 8013b80:	1b76      	subs	r6, r6, r5
 8013b82:	6823      	ldr	r3, [r4, #0]
 8013b84:	05da      	lsls	r2, r3, #23
 8013b86:	d52f      	bpl.n	8013be8 <_scanf_float+0x358>
 8013b88:	055b      	lsls	r3, r3, #21
 8013b8a:	d510      	bpl.n	8013bae <_scanf_float+0x31e>
 8013b8c:	455e      	cmp	r6, fp
 8013b8e:	f67f aebf 	bls.w	8013910 <_scanf_float+0x80>
 8013b92:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013b96:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8013b9a:	463a      	mov	r2, r7
 8013b9c:	4640      	mov	r0, r8
 8013b9e:	4798      	blx	r3
 8013ba0:	6923      	ldr	r3, [r4, #16]
 8013ba2:	3b01      	subs	r3, #1
 8013ba4:	6123      	str	r3, [r4, #16]
 8013ba6:	e7f1      	b.n	8013b8c <_scanf_float+0x2fc>
 8013ba8:	46aa      	mov	sl, r5
 8013baa:	9602      	str	r6, [sp, #8]
 8013bac:	e7df      	b.n	8013b6e <_scanf_float+0x2de>
 8013bae:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8013bb2:	6923      	ldr	r3, [r4, #16]
 8013bb4:	2965      	cmp	r1, #101	; 0x65
 8013bb6:	f103 33ff 	add.w	r3, r3, #4294967295
 8013bba:	f106 35ff 	add.w	r5, r6, #4294967295
 8013bbe:	6123      	str	r3, [r4, #16]
 8013bc0:	d00c      	beq.n	8013bdc <_scanf_float+0x34c>
 8013bc2:	2945      	cmp	r1, #69	; 0x45
 8013bc4:	d00a      	beq.n	8013bdc <_scanf_float+0x34c>
 8013bc6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013bca:	463a      	mov	r2, r7
 8013bcc:	4640      	mov	r0, r8
 8013bce:	4798      	blx	r3
 8013bd0:	6923      	ldr	r3, [r4, #16]
 8013bd2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8013bd6:	3b01      	subs	r3, #1
 8013bd8:	1eb5      	subs	r5, r6, #2
 8013bda:	6123      	str	r3, [r4, #16]
 8013bdc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013be0:	463a      	mov	r2, r7
 8013be2:	4640      	mov	r0, r8
 8013be4:	4798      	blx	r3
 8013be6:	462e      	mov	r6, r5
 8013be8:	6825      	ldr	r5, [r4, #0]
 8013bea:	f015 0510 	ands.w	r5, r5, #16
 8013bee:	d158      	bne.n	8013ca2 <_scanf_float+0x412>
 8013bf0:	7035      	strb	r5, [r6, #0]
 8013bf2:	6823      	ldr	r3, [r4, #0]
 8013bf4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8013bf8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8013bfc:	d11c      	bne.n	8013c38 <_scanf_float+0x3a8>
 8013bfe:	9b01      	ldr	r3, [sp, #4]
 8013c00:	454b      	cmp	r3, r9
 8013c02:	eba3 0209 	sub.w	r2, r3, r9
 8013c06:	d124      	bne.n	8013c52 <_scanf_float+0x3c2>
 8013c08:	2200      	movs	r2, #0
 8013c0a:	4659      	mov	r1, fp
 8013c0c:	4640      	mov	r0, r8
 8013c0e:	f000 ff35 	bl	8014a7c <_strtod_r>
 8013c12:	9b03      	ldr	r3, [sp, #12]
 8013c14:	6821      	ldr	r1, [r4, #0]
 8013c16:	681b      	ldr	r3, [r3, #0]
 8013c18:	f011 0f02 	tst.w	r1, #2
 8013c1c:	ec57 6b10 	vmov	r6, r7, d0
 8013c20:	f103 0204 	add.w	r2, r3, #4
 8013c24:	d020      	beq.n	8013c68 <_scanf_float+0x3d8>
 8013c26:	9903      	ldr	r1, [sp, #12]
 8013c28:	600a      	str	r2, [r1, #0]
 8013c2a:	681b      	ldr	r3, [r3, #0]
 8013c2c:	e9c3 6700 	strd	r6, r7, [r3]
 8013c30:	68e3      	ldr	r3, [r4, #12]
 8013c32:	3301      	adds	r3, #1
 8013c34:	60e3      	str	r3, [r4, #12]
 8013c36:	e66c      	b.n	8013912 <_scanf_float+0x82>
 8013c38:	9b04      	ldr	r3, [sp, #16]
 8013c3a:	2b00      	cmp	r3, #0
 8013c3c:	d0e4      	beq.n	8013c08 <_scanf_float+0x378>
 8013c3e:	9905      	ldr	r1, [sp, #20]
 8013c40:	230a      	movs	r3, #10
 8013c42:	462a      	mov	r2, r5
 8013c44:	3101      	adds	r1, #1
 8013c46:	4640      	mov	r0, r8
 8013c48:	f000 ffae 	bl	8014ba8 <_strtol_r>
 8013c4c:	9b04      	ldr	r3, [sp, #16]
 8013c4e:	9e05      	ldr	r6, [sp, #20]
 8013c50:	1ac2      	subs	r2, r0, r3
 8013c52:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8013c56:	429e      	cmp	r6, r3
 8013c58:	bf28      	it	cs
 8013c5a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8013c5e:	4912      	ldr	r1, [pc, #72]	; (8013ca8 <_scanf_float+0x418>)
 8013c60:	4630      	mov	r0, r6
 8013c62:	f000 f82b 	bl	8013cbc <siprintf>
 8013c66:	e7cf      	b.n	8013c08 <_scanf_float+0x378>
 8013c68:	f011 0f04 	tst.w	r1, #4
 8013c6c:	9903      	ldr	r1, [sp, #12]
 8013c6e:	600a      	str	r2, [r1, #0]
 8013c70:	d1db      	bne.n	8013c2a <_scanf_float+0x39a>
 8013c72:	f8d3 8000 	ldr.w	r8, [r3]
 8013c76:	ee10 2a10 	vmov	r2, s0
 8013c7a:	ee10 0a10 	vmov	r0, s0
 8013c7e:	463b      	mov	r3, r7
 8013c80:	4639      	mov	r1, r7
 8013c82:	f7ec ff53 	bl	8000b2c <__aeabi_dcmpun>
 8013c86:	b128      	cbz	r0, 8013c94 <_scanf_float+0x404>
 8013c88:	4808      	ldr	r0, [pc, #32]	; (8013cac <_scanf_float+0x41c>)
 8013c8a:	f000 f811 	bl	8013cb0 <nanf>
 8013c8e:	ed88 0a00 	vstr	s0, [r8]
 8013c92:	e7cd      	b.n	8013c30 <_scanf_float+0x3a0>
 8013c94:	4630      	mov	r0, r6
 8013c96:	4639      	mov	r1, r7
 8013c98:	f7ec ffa6 	bl	8000be8 <__aeabi_d2f>
 8013c9c:	f8c8 0000 	str.w	r0, [r8]
 8013ca0:	e7c6      	b.n	8013c30 <_scanf_float+0x3a0>
 8013ca2:	2500      	movs	r5, #0
 8013ca4:	e635      	b.n	8013912 <_scanf_float+0x82>
 8013ca6:	bf00      	nop
 8013ca8:	0801a52a 	.word	0x0801a52a
 8013cac:	0801a9bb 	.word	0x0801a9bb

08013cb0 <nanf>:
 8013cb0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8013cb8 <nanf+0x8>
 8013cb4:	4770      	bx	lr
 8013cb6:	bf00      	nop
 8013cb8:	7fc00000 	.word	0x7fc00000

08013cbc <siprintf>:
 8013cbc:	b40e      	push	{r1, r2, r3}
 8013cbe:	b500      	push	{lr}
 8013cc0:	b09c      	sub	sp, #112	; 0x70
 8013cc2:	ab1d      	add	r3, sp, #116	; 0x74
 8013cc4:	9002      	str	r0, [sp, #8]
 8013cc6:	9006      	str	r0, [sp, #24]
 8013cc8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8013ccc:	4809      	ldr	r0, [pc, #36]	; (8013cf4 <siprintf+0x38>)
 8013cce:	9107      	str	r1, [sp, #28]
 8013cd0:	9104      	str	r1, [sp, #16]
 8013cd2:	4909      	ldr	r1, [pc, #36]	; (8013cf8 <siprintf+0x3c>)
 8013cd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8013cd8:	9105      	str	r1, [sp, #20]
 8013cda:	6800      	ldr	r0, [r0, #0]
 8013cdc:	9301      	str	r3, [sp, #4]
 8013cde:	a902      	add	r1, sp, #8
 8013ce0:	f003 f874 	bl	8016dcc <_svfiprintf_r>
 8013ce4:	9b02      	ldr	r3, [sp, #8]
 8013ce6:	2200      	movs	r2, #0
 8013ce8:	701a      	strb	r2, [r3, #0]
 8013cea:	b01c      	add	sp, #112	; 0x70
 8013cec:	f85d eb04 	ldr.w	lr, [sp], #4
 8013cf0:	b003      	add	sp, #12
 8013cf2:	4770      	bx	lr
 8013cf4:	2000019c 	.word	0x2000019c
 8013cf8:	ffff0208 	.word	0xffff0208

08013cfc <siscanf>:
 8013cfc:	b40e      	push	{r1, r2, r3}
 8013cfe:	b510      	push	{r4, lr}
 8013d00:	b09f      	sub	sp, #124	; 0x7c
 8013d02:	ac21      	add	r4, sp, #132	; 0x84
 8013d04:	f44f 7101 	mov.w	r1, #516	; 0x204
 8013d08:	f854 2b04 	ldr.w	r2, [r4], #4
 8013d0c:	9201      	str	r2, [sp, #4]
 8013d0e:	f8ad 101c 	strh.w	r1, [sp, #28]
 8013d12:	9004      	str	r0, [sp, #16]
 8013d14:	9008      	str	r0, [sp, #32]
 8013d16:	f7ec fa5b 	bl	80001d0 <strlen>
 8013d1a:	4b0c      	ldr	r3, [pc, #48]	; (8013d4c <siscanf+0x50>)
 8013d1c:	9005      	str	r0, [sp, #20]
 8013d1e:	9009      	str	r0, [sp, #36]	; 0x24
 8013d20:	930d      	str	r3, [sp, #52]	; 0x34
 8013d22:	480b      	ldr	r0, [pc, #44]	; (8013d50 <siscanf+0x54>)
 8013d24:	9a01      	ldr	r2, [sp, #4]
 8013d26:	6800      	ldr	r0, [r0, #0]
 8013d28:	9403      	str	r4, [sp, #12]
 8013d2a:	2300      	movs	r3, #0
 8013d2c:	9311      	str	r3, [sp, #68]	; 0x44
 8013d2e:	9316      	str	r3, [sp, #88]	; 0x58
 8013d30:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013d34:	f8ad 301e 	strh.w	r3, [sp, #30]
 8013d38:	a904      	add	r1, sp, #16
 8013d3a:	4623      	mov	r3, r4
 8013d3c:	f003 f9a0 	bl	8017080 <__ssvfiscanf_r>
 8013d40:	b01f      	add	sp, #124	; 0x7c
 8013d42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013d46:	b003      	add	sp, #12
 8013d48:	4770      	bx	lr
 8013d4a:	bf00      	nop
 8013d4c:	08013d77 	.word	0x08013d77
 8013d50:	2000019c 	.word	0x2000019c

08013d54 <__sread>:
 8013d54:	b510      	push	{r4, lr}
 8013d56:	460c      	mov	r4, r1
 8013d58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013d5c:	f003 fc54 	bl	8017608 <_read_r>
 8013d60:	2800      	cmp	r0, #0
 8013d62:	bfab      	itete	ge
 8013d64:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013d66:	89a3      	ldrhlt	r3, [r4, #12]
 8013d68:	181b      	addge	r3, r3, r0
 8013d6a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013d6e:	bfac      	ite	ge
 8013d70:	6563      	strge	r3, [r4, #84]	; 0x54
 8013d72:	81a3      	strhlt	r3, [r4, #12]
 8013d74:	bd10      	pop	{r4, pc}

08013d76 <__seofread>:
 8013d76:	2000      	movs	r0, #0
 8013d78:	4770      	bx	lr

08013d7a <__swrite>:
 8013d7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013d7e:	461f      	mov	r7, r3
 8013d80:	898b      	ldrh	r3, [r1, #12]
 8013d82:	05db      	lsls	r3, r3, #23
 8013d84:	4605      	mov	r5, r0
 8013d86:	460c      	mov	r4, r1
 8013d88:	4616      	mov	r6, r2
 8013d8a:	d505      	bpl.n	8013d98 <__swrite+0x1e>
 8013d8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013d90:	2302      	movs	r3, #2
 8013d92:	2200      	movs	r2, #0
 8013d94:	f002 fa10 	bl	80161b8 <_lseek_r>
 8013d98:	89a3      	ldrh	r3, [r4, #12]
 8013d9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013d9e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013da2:	81a3      	strh	r3, [r4, #12]
 8013da4:	4632      	mov	r2, r6
 8013da6:	463b      	mov	r3, r7
 8013da8:	4628      	mov	r0, r5
 8013daa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013dae:	f000 befd 	b.w	8014bac <_write_r>

08013db2 <__sseek>:
 8013db2:	b510      	push	{r4, lr}
 8013db4:	460c      	mov	r4, r1
 8013db6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013dba:	f002 f9fd 	bl	80161b8 <_lseek_r>
 8013dbe:	1c43      	adds	r3, r0, #1
 8013dc0:	89a3      	ldrh	r3, [r4, #12]
 8013dc2:	bf15      	itete	ne
 8013dc4:	6560      	strne	r0, [r4, #84]	; 0x54
 8013dc6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013dca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013dce:	81a3      	strheq	r3, [r4, #12]
 8013dd0:	bf18      	it	ne
 8013dd2:	81a3      	strhne	r3, [r4, #12]
 8013dd4:	bd10      	pop	{r4, pc}

08013dd6 <__sclose>:
 8013dd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013dda:	f000 bef9 	b.w	8014bd0 <_close_r>

08013dde <strcat>:
 8013dde:	b510      	push	{r4, lr}
 8013de0:	4602      	mov	r2, r0
 8013de2:	7814      	ldrb	r4, [r2, #0]
 8013de4:	4613      	mov	r3, r2
 8013de6:	3201      	adds	r2, #1
 8013de8:	2c00      	cmp	r4, #0
 8013dea:	d1fa      	bne.n	8013de2 <strcat+0x4>
 8013dec:	3b01      	subs	r3, #1
 8013dee:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013df2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013df6:	2a00      	cmp	r2, #0
 8013df8:	d1f9      	bne.n	8013dee <strcat+0x10>
 8013dfa:	bd10      	pop	{r4, pc}

08013dfc <strstr>:
 8013dfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013dfe:	780c      	ldrb	r4, [r1, #0]
 8013e00:	b164      	cbz	r4, 8013e1c <strstr+0x20>
 8013e02:	4603      	mov	r3, r0
 8013e04:	781a      	ldrb	r2, [r3, #0]
 8013e06:	4618      	mov	r0, r3
 8013e08:	1c5e      	adds	r6, r3, #1
 8013e0a:	b90a      	cbnz	r2, 8013e10 <strstr+0x14>
 8013e0c:	4610      	mov	r0, r2
 8013e0e:	e005      	b.n	8013e1c <strstr+0x20>
 8013e10:	4294      	cmp	r4, r2
 8013e12:	d108      	bne.n	8013e26 <strstr+0x2a>
 8013e14:	460d      	mov	r5, r1
 8013e16:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8013e1a:	b902      	cbnz	r2, 8013e1e <strstr+0x22>
 8013e1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013e1e:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8013e22:	4297      	cmp	r7, r2
 8013e24:	d0f7      	beq.n	8013e16 <strstr+0x1a>
 8013e26:	4633      	mov	r3, r6
 8013e28:	e7ec      	b.n	8013e04 <strstr+0x8>

08013e2a <sulp>:
 8013e2a:	b570      	push	{r4, r5, r6, lr}
 8013e2c:	4604      	mov	r4, r0
 8013e2e:	460d      	mov	r5, r1
 8013e30:	ec45 4b10 	vmov	d0, r4, r5
 8013e34:	4616      	mov	r6, r2
 8013e36:	f002 fd65 	bl	8016904 <__ulp>
 8013e3a:	ec51 0b10 	vmov	r0, r1, d0
 8013e3e:	b17e      	cbz	r6, 8013e60 <sulp+0x36>
 8013e40:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8013e44:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8013e48:	2b00      	cmp	r3, #0
 8013e4a:	dd09      	ble.n	8013e60 <sulp+0x36>
 8013e4c:	051b      	lsls	r3, r3, #20
 8013e4e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8013e52:	2400      	movs	r4, #0
 8013e54:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8013e58:	4622      	mov	r2, r4
 8013e5a:	462b      	mov	r3, r5
 8013e5c:	f7ec fbcc 	bl	80005f8 <__aeabi_dmul>
 8013e60:	bd70      	pop	{r4, r5, r6, pc}
 8013e62:	0000      	movs	r0, r0
 8013e64:	0000      	movs	r0, r0
	...

08013e68 <_strtod_l>:
 8013e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e6c:	b0a3      	sub	sp, #140	; 0x8c
 8013e6e:	461f      	mov	r7, r3
 8013e70:	2300      	movs	r3, #0
 8013e72:	931e      	str	r3, [sp, #120]	; 0x78
 8013e74:	4ba4      	ldr	r3, [pc, #656]	; (8014108 <_strtod_l+0x2a0>)
 8013e76:	9219      	str	r2, [sp, #100]	; 0x64
 8013e78:	681b      	ldr	r3, [r3, #0]
 8013e7a:	9307      	str	r3, [sp, #28]
 8013e7c:	4604      	mov	r4, r0
 8013e7e:	4618      	mov	r0, r3
 8013e80:	4688      	mov	r8, r1
 8013e82:	f7ec f9a5 	bl	80001d0 <strlen>
 8013e86:	f04f 0a00 	mov.w	sl, #0
 8013e8a:	4605      	mov	r5, r0
 8013e8c:	f04f 0b00 	mov.w	fp, #0
 8013e90:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8013e94:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8013e96:	781a      	ldrb	r2, [r3, #0]
 8013e98:	2a2b      	cmp	r2, #43	; 0x2b
 8013e9a:	d04c      	beq.n	8013f36 <_strtod_l+0xce>
 8013e9c:	d839      	bhi.n	8013f12 <_strtod_l+0xaa>
 8013e9e:	2a0d      	cmp	r2, #13
 8013ea0:	d832      	bhi.n	8013f08 <_strtod_l+0xa0>
 8013ea2:	2a08      	cmp	r2, #8
 8013ea4:	d832      	bhi.n	8013f0c <_strtod_l+0xa4>
 8013ea6:	2a00      	cmp	r2, #0
 8013ea8:	d03c      	beq.n	8013f24 <_strtod_l+0xbc>
 8013eaa:	2300      	movs	r3, #0
 8013eac:	930e      	str	r3, [sp, #56]	; 0x38
 8013eae:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8013eb0:	7833      	ldrb	r3, [r6, #0]
 8013eb2:	2b30      	cmp	r3, #48	; 0x30
 8013eb4:	f040 80b4 	bne.w	8014020 <_strtod_l+0x1b8>
 8013eb8:	7873      	ldrb	r3, [r6, #1]
 8013eba:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8013ebe:	2b58      	cmp	r3, #88	; 0x58
 8013ec0:	d16c      	bne.n	8013f9c <_strtod_l+0x134>
 8013ec2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013ec4:	9301      	str	r3, [sp, #4]
 8013ec6:	ab1e      	add	r3, sp, #120	; 0x78
 8013ec8:	9702      	str	r7, [sp, #8]
 8013eca:	9300      	str	r3, [sp, #0]
 8013ecc:	4a8f      	ldr	r2, [pc, #572]	; (801410c <_strtod_l+0x2a4>)
 8013ece:	ab1f      	add	r3, sp, #124	; 0x7c
 8013ed0:	a91d      	add	r1, sp, #116	; 0x74
 8013ed2:	4620      	mov	r0, r4
 8013ed4:	f001 fe60 	bl	8015b98 <__gethex>
 8013ed8:	f010 0707 	ands.w	r7, r0, #7
 8013edc:	4605      	mov	r5, r0
 8013ede:	d005      	beq.n	8013eec <_strtod_l+0x84>
 8013ee0:	2f06      	cmp	r7, #6
 8013ee2:	d12a      	bne.n	8013f3a <_strtod_l+0xd2>
 8013ee4:	3601      	adds	r6, #1
 8013ee6:	2300      	movs	r3, #0
 8013ee8:	961d      	str	r6, [sp, #116]	; 0x74
 8013eea:	930e      	str	r3, [sp, #56]	; 0x38
 8013eec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8013eee:	2b00      	cmp	r3, #0
 8013ef0:	f040 8596 	bne.w	8014a20 <_strtod_l+0xbb8>
 8013ef4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013ef6:	b1db      	cbz	r3, 8013f30 <_strtod_l+0xc8>
 8013ef8:	4652      	mov	r2, sl
 8013efa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8013efe:	ec43 2b10 	vmov	d0, r2, r3
 8013f02:	b023      	add	sp, #140	; 0x8c
 8013f04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f08:	2a20      	cmp	r2, #32
 8013f0a:	d1ce      	bne.n	8013eaa <_strtod_l+0x42>
 8013f0c:	3301      	adds	r3, #1
 8013f0e:	931d      	str	r3, [sp, #116]	; 0x74
 8013f10:	e7c0      	b.n	8013e94 <_strtod_l+0x2c>
 8013f12:	2a2d      	cmp	r2, #45	; 0x2d
 8013f14:	d1c9      	bne.n	8013eaa <_strtod_l+0x42>
 8013f16:	2201      	movs	r2, #1
 8013f18:	920e      	str	r2, [sp, #56]	; 0x38
 8013f1a:	1c5a      	adds	r2, r3, #1
 8013f1c:	921d      	str	r2, [sp, #116]	; 0x74
 8013f1e:	785b      	ldrb	r3, [r3, #1]
 8013f20:	2b00      	cmp	r3, #0
 8013f22:	d1c4      	bne.n	8013eae <_strtod_l+0x46>
 8013f24:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8013f26:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8013f2a:	2b00      	cmp	r3, #0
 8013f2c:	f040 8576 	bne.w	8014a1c <_strtod_l+0xbb4>
 8013f30:	4652      	mov	r2, sl
 8013f32:	465b      	mov	r3, fp
 8013f34:	e7e3      	b.n	8013efe <_strtod_l+0x96>
 8013f36:	2200      	movs	r2, #0
 8013f38:	e7ee      	b.n	8013f18 <_strtod_l+0xb0>
 8013f3a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8013f3c:	b13a      	cbz	r2, 8013f4e <_strtod_l+0xe6>
 8013f3e:	2135      	movs	r1, #53	; 0x35
 8013f40:	a820      	add	r0, sp, #128	; 0x80
 8013f42:	f002 fdea 	bl	8016b1a <__copybits>
 8013f46:	991e      	ldr	r1, [sp, #120]	; 0x78
 8013f48:	4620      	mov	r0, r4
 8013f4a:	f002 f9af 	bl	80162ac <_Bfree>
 8013f4e:	3f01      	subs	r7, #1
 8013f50:	2f05      	cmp	r7, #5
 8013f52:	d807      	bhi.n	8013f64 <_strtod_l+0xfc>
 8013f54:	e8df f007 	tbb	[pc, r7]
 8013f58:	1d180b0e 	.word	0x1d180b0e
 8013f5c:	030e      	.short	0x030e
 8013f5e:	f04f 0b00 	mov.w	fp, #0
 8013f62:	46da      	mov	sl, fp
 8013f64:	0728      	lsls	r0, r5, #28
 8013f66:	d5c1      	bpl.n	8013eec <_strtod_l+0x84>
 8013f68:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8013f6c:	e7be      	b.n	8013eec <_strtod_l+0x84>
 8013f6e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8013f72:	e7f7      	b.n	8013f64 <_strtod_l+0xfc>
 8013f74:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8013f78:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8013f7a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8013f7e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8013f82:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8013f86:	e7ed      	b.n	8013f64 <_strtod_l+0xfc>
 8013f88:	f8df b184 	ldr.w	fp, [pc, #388]	; 8014110 <_strtod_l+0x2a8>
 8013f8c:	f04f 0a00 	mov.w	sl, #0
 8013f90:	e7e8      	b.n	8013f64 <_strtod_l+0xfc>
 8013f92:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8013f96:	f04f 3aff 	mov.w	sl, #4294967295
 8013f9a:	e7e3      	b.n	8013f64 <_strtod_l+0xfc>
 8013f9c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8013f9e:	1c5a      	adds	r2, r3, #1
 8013fa0:	921d      	str	r2, [sp, #116]	; 0x74
 8013fa2:	785b      	ldrb	r3, [r3, #1]
 8013fa4:	2b30      	cmp	r3, #48	; 0x30
 8013fa6:	d0f9      	beq.n	8013f9c <_strtod_l+0x134>
 8013fa8:	2b00      	cmp	r3, #0
 8013faa:	d09f      	beq.n	8013eec <_strtod_l+0x84>
 8013fac:	2301      	movs	r3, #1
 8013fae:	f04f 0900 	mov.w	r9, #0
 8013fb2:	9304      	str	r3, [sp, #16]
 8013fb4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8013fb6:	930a      	str	r3, [sp, #40]	; 0x28
 8013fb8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8013fbc:	464f      	mov	r7, r9
 8013fbe:	220a      	movs	r2, #10
 8013fc0:	981d      	ldr	r0, [sp, #116]	; 0x74
 8013fc2:	7806      	ldrb	r6, [r0, #0]
 8013fc4:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8013fc8:	b2d9      	uxtb	r1, r3
 8013fca:	2909      	cmp	r1, #9
 8013fcc:	d92a      	bls.n	8014024 <_strtod_l+0x1bc>
 8013fce:	9907      	ldr	r1, [sp, #28]
 8013fd0:	462a      	mov	r2, r5
 8013fd2:	f003 fb7f 	bl	80176d4 <strncmp>
 8013fd6:	b398      	cbz	r0, 8014040 <_strtod_l+0x1d8>
 8013fd8:	2000      	movs	r0, #0
 8013fda:	4633      	mov	r3, r6
 8013fdc:	463d      	mov	r5, r7
 8013fde:	9007      	str	r0, [sp, #28]
 8013fe0:	4602      	mov	r2, r0
 8013fe2:	2b65      	cmp	r3, #101	; 0x65
 8013fe4:	d001      	beq.n	8013fea <_strtod_l+0x182>
 8013fe6:	2b45      	cmp	r3, #69	; 0x45
 8013fe8:	d118      	bne.n	801401c <_strtod_l+0x1b4>
 8013fea:	b91d      	cbnz	r5, 8013ff4 <_strtod_l+0x18c>
 8013fec:	9b04      	ldr	r3, [sp, #16]
 8013fee:	4303      	orrs	r3, r0
 8013ff0:	d098      	beq.n	8013f24 <_strtod_l+0xbc>
 8013ff2:	2500      	movs	r5, #0
 8013ff4:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8013ff8:	f108 0301 	add.w	r3, r8, #1
 8013ffc:	931d      	str	r3, [sp, #116]	; 0x74
 8013ffe:	f898 3001 	ldrb.w	r3, [r8, #1]
 8014002:	2b2b      	cmp	r3, #43	; 0x2b
 8014004:	d075      	beq.n	80140f2 <_strtod_l+0x28a>
 8014006:	2b2d      	cmp	r3, #45	; 0x2d
 8014008:	d07b      	beq.n	8014102 <_strtod_l+0x29a>
 801400a:	f04f 0c00 	mov.w	ip, #0
 801400e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8014012:	2909      	cmp	r1, #9
 8014014:	f240 8082 	bls.w	801411c <_strtod_l+0x2b4>
 8014018:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801401c:	2600      	movs	r6, #0
 801401e:	e09d      	b.n	801415c <_strtod_l+0x2f4>
 8014020:	2300      	movs	r3, #0
 8014022:	e7c4      	b.n	8013fae <_strtod_l+0x146>
 8014024:	2f08      	cmp	r7, #8
 8014026:	bfd8      	it	le
 8014028:	9909      	ldrle	r1, [sp, #36]	; 0x24
 801402a:	f100 0001 	add.w	r0, r0, #1
 801402e:	bfda      	itte	le
 8014030:	fb02 3301 	mlale	r3, r2, r1, r3
 8014034:	9309      	strle	r3, [sp, #36]	; 0x24
 8014036:	fb02 3909 	mlagt	r9, r2, r9, r3
 801403a:	3701      	adds	r7, #1
 801403c:	901d      	str	r0, [sp, #116]	; 0x74
 801403e:	e7bf      	b.n	8013fc0 <_strtod_l+0x158>
 8014040:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8014042:	195a      	adds	r2, r3, r5
 8014044:	921d      	str	r2, [sp, #116]	; 0x74
 8014046:	5d5b      	ldrb	r3, [r3, r5]
 8014048:	2f00      	cmp	r7, #0
 801404a:	d037      	beq.n	80140bc <_strtod_l+0x254>
 801404c:	9007      	str	r0, [sp, #28]
 801404e:	463d      	mov	r5, r7
 8014050:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8014054:	2a09      	cmp	r2, #9
 8014056:	d912      	bls.n	801407e <_strtod_l+0x216>
 8014058:	2201      	movs	r2, #1
 801405a:	e7c2      	b.n	8013fe2 <_strtod_l+0x17a>
 801405c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801405e:	1c5a      	adds	r2, r3, #1
 8014060:	921d      	str	r2, [sp, #116]	; 0x74
 8014062:	785b      	ldrb	r3, [r3, #1]
 8014064:	3001      	adds	r0, #1
 8014066:	2b30      	cmp	r3, #48	; 0x30
 8014068:	d0f8      	beq.n	801405c <_strtod_l+0x1f4>
 801406a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801406e:	2a08      	cmp	r2, #8
 8014070:	f200 84db 	bhi.w	8014a2a <_strtod_l+0xbc2>
 8014074:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8014076:	9007      	str	r0, [sp, #28]
 8014078:	2000      	movs	r0, #0
 801407a:	920a      	str	r2, [sp, #40]	; 0x28
 801407c:	4605      	mov	r5, r0
 801407e:	3b30      	subs	r3, #48	; 0x30
 8014080:	f100 0201 	add.w	r2, r0, #1
 8014084:	d014      	beq.n	80140b0 <_strtod_l+0x248>
 8014086:	9907      	ldr	r1, [sp, #28]
 8014088:	4411      	add	r1, r2
 801408a:	9107      	str	r1, [sp, #28]
 801408c:	462a      	mov	r2, r5
 801408e:	eb00 0e05 	add.w	lr, r0, r5
 8014092:	210a      	movs	r1, #10
 8014094:	4572      	cmp	r2, lr
 8014096:	d113      	bne.n	80140c0 <_strtod_l+0x258>
 8014098:	182a      	adds	r2, r5, r0
 801409a:	2a08      	cmp	r2, #8
 801409c:	f105 0501 	add.w	r5, r5, #1
 80140a0:	4405      	add	r5, r0
 80140a2:	dc1c      	bgt.n	80140de <_strtod_l+0x276>
 80140a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80140a6:	220a      	movs	r2, #10
 80140a8:	fb02 3301 	mla	r3, r2, r1, r3
 80140ac:	9309      	str	r3, [sp, #36]	; 0x24
 80140ae:	2200      	movs	r2, #0
 80140b0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80140b2:	1c59      	adds	r1, r3, #1
 80140b4:	911d      	str	r1, [sp, #116]	; 0x74
 80140b6:	785b      	ldrb	r3, [r3, #1]
 80140b8:	4610      	mov	r0, r2
 80140ba:	e7c9      	b.n	8014050 <_strtod_l+0x1e8>
 80140bc:	4638      	mov	r0, r7
 80140be:	e7d2      	b.n	8014066 <_strtod_l+0x1fe>
 80140c0:	2a08      	cmp	r2, #8
 80140c2:	dc04      	bgt.n	80140ce <_strtod_l+0x266>
 80140c4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80140c6:	434e      	muls	r6, r1
 80140c8:	9609      	str	r6, [sp, #36]	; 0x24
 80140ca:	3201      	adds	r2, #1
 80140cc:	e7e2      	b.n	8014094 <_strtod_l+0x22c>
 80140ce:	f102 0c01 	add.w	ip, r2, #1
 80140d2:	f1bc 0f10 	cmp.w	ip, #16
 80140d6:	bfd8      	it	le
 80140d8:	fb01 f909 	mulle.w	r9, r1, r9
 80140dc:	e7f5      	b.n	80140ca <_strtod_l+0x262>
 80140de:	2d10      	cmp	r5, #16
 80140e0:	bfdc      	itt	le
 80140e2:	220a      	movle	r2, #10
 80140e4:	fb02 3909 	mlale	r9, r2, r9, r3
 80140e8:	e7e1      	b.n	80140ae <_strtod_l+0x246>
 80140ea:	2300      	movs	r3, #0
 80140ec:	9307      	str	r3, [sp, #28]
 80140ee:	2201      	movs	r2, #1
 80140f0:	e77c      	b.n	8013fec <_strtod_l+0x184>
 80140f2:	f04f 0c00 	mov.w	ip, #0
 80140f6:	f108 0302 	add.w	r3, r8, #2
 80140fa:	931d      	str	r3, [sp, #116]	; 0x74
 80140fc:	f898 3002 	ldrb.w	r3, [r8, #2]
 8014100:	e785      	b.n	801400e <_strtod_l+0x1a6>
 8014102:	f04f 0c01 	mov.w	ip, #1
 8014106:	e7f6      	b.n	80140f6 <_strtod_l+0x28e>
 8014108:	0801a7e4 	.word	0x0801a7e4
 801410c:	0801a530 	.word	0x0801a530
 8014110:	7ff00000 	.word	0x7ff00000
 8014114:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8014116:	1c59      	adds	r1, r3, #1
 8014118:	911d      	str	r1, [sp, #116]	; 0x74
 801411a:	785b      	ldrb	r3, [r3, #1]
 801411c:	2b30      	cmp	r3, #48	; 0x30
 801411e:	d0f9      	beq.n	8014114 <_strtod_l+0x2ac>
 8014120:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8014124:	2908      	cmp	r1, #8
 8014126:	f63f af79 	bhi.w	801401c <_strtod_l+0x1b4>
 801412a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 801412e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8014130:	9308      	str	r3, [sp, #32]
 8014132:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8014134:	1c59      	adds	r1, r3, #1
 8014136:	911d      	str	r1, [sp, #116]	; 0x74
 8014138:	785b      	ldrb	r3, [r3, #1]
 801413a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 801413e:	2e09      	cmp	r6, #9
 8014140:	d937      	bls.n	80141b2 <_strtod_l+0x34a>
 8014142:	9e08      	ldr	r6, [sp, #32]
 8014144:	1b89      	subs	r1, r1, r6
 8014146:	2908      	cmp	r1, #8
 8014148:	f644 661f 	movw	r6, #19999	; 0x4e1f
 801414c:	dc02      	bgt.n	8014154 <_strtod_l+0x2ec>
 801414e:	4576      	cmp	r6, lr
 8014150:	bfa8      	it	ge
 8014152:	4676      	movge	r6, lr
 8014154:	f1bc 0f00 	cmp.w	ip, #0
 8014158:	d000      	beq.n	801415c <_strtod_l+0x2f4>
 801415a:	4276      	negs	r6, r6
 801415c:	2d00      	cmp	r5, #0
 801415e:	d14f      	bne.n	8014200 <_strtod_l+0x398>
 8014160:	9904      	ldr	r1, [sp, #16]
 8014162:	4301      	orrs	r1, r0
 8014164:	f47f aec2 	bne.w	8013eec <_strtod_l+0x84>
 8014168:	2a00      	cmp	r2, #0
 801416a:	f47f aedb 	bne.w	8013f24 <_strtod_l+0xbc>
 801416e:	2b69      	cmp	r3, #105	; 0x69
 8014170:	d027      	beq.n	80141c2 <_strtod_l+0x35a>
 8014172:	dc24      	bgt.n	80141be <_strtod_l+0x356>
 8014174:	2b49      	cmp	r3, #73	; 0x49
 8014176:	d024      	beq.n	80141c2 <_strtod_l+0x35a>
 8014178:	2b4e      	cmp	r3, #78	; 0x4e
 801417a:	f47f aed3 	bne.w	8013f24 <_strtod_l+0xbc>
 801417e:	499e      	ldr	r1, [pc, #632]	; (80143f8 <_strtod_l+0x590>)
 8014180:	a81d      	add	r0, sp, #116	; 0x74
 8014182:	f001 ff61 	bl	8016048 <__match>
 8014186:	2800      	cmp	r0, #0
 8014188:	f43f aecc 	beq.w	8013f24 <_strtod_l+0xbc>
 801418c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801418e:	781b      	ldrb	r3, [r3, #0]
 8014190:	2b28      	cmp	r3, #40	; 0x28
 8014192:	d12d      	bne.n	80141f0 <_strtod_l+0x388>
 8014194:	4999      	ldr	r1, [pc, #612]	; (80143fc <_strtod_l+0x594>)
 8014196:	aa20      	add	r2, sp, #128	; 0x80
 8014198:	a81d      	add	r0, sp, #116	; 0x74
 801419a:	f001 ff69 	bl	8016070 <__hexnan>
 801419e:	2805      	cmp	r0, #5
 80141a0:	d126      	bne.n	80141f0 <_strtod_l+0x388>
 80141a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80141a4:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 80141a8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80141ac:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80141b0:	e69c      	b.n	8013eec <_strtod_l+0x84>
 80141b2:	210a      	movs	r1, #10
 80141b4:	fb01 3e0e 	mla	lr, r1, lr, r3
 80141b8:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80141bc:	e7b9      	b.n	8014132 <_strtod_l+0x2ca>
 80141be:	2b6e      	cmp	r3, #110	; 0x6e
 80141c0:	e7db      	b.n	801417a <_strtod_l+0x312>
 80141c2:	498f      	ldr	r1, [pc, #572]	; (8014400 <_strtod_l+0x598>)
 80141c4:	a81d      	add	r0, sp, #116	; 0x74
 80141c6:	f001 ff3f 	bl	8016048 <__match>
 80141ca:	2800      	cmp	r0, #0
 80141cc:	f43f aeaa 	beq.w	8013f24 <_strtod_l+0xbc>
 80141d0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80141d2:	498c      	ldr	r1, [pc, #560]	; (8014404 <_strtod_l+0x59c>)
 80141d4:	3b01      	subs	r3, #1
 80141d6:	a81d      	add	r0, sp, #116	; 0x74
 80141d8:	931d      	str	r3, [sp, #116]	; 0x74
 80141da:	f001 ff35 	bl	8016048 <__match>
 80141de:	b910      	cbnz	r0, 80141e6 <_strtod_l+0x37e>
 80141e0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80141e2:	3301      	adds	r3, #1
 80141e4:	931d      	str	r3, [sp, #116]	; 0x74
 80141e6:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8014414 <_strtod_l+0x5ac>
 80141ea:	f04f 0a00 	mov.w	sl, #0
 80141ee:	e67d      	b.n	8013eec <_strtod_l+0x84>
 80141f0:	4885      	ldr	r0, [pc, #532]	; (8014408 <_strtod_l+0x5a0>)
 80141f2:	f003 fa1d 	bl	8017630 <nan>
 80141f6:	ed8d 0b04 	vstr	d0, [sp, #16]
 80141fa:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80141fe:	e675      	b.n	8013eec <_strtod_l+0x84>
 8014200:	9b07      	ldr	r3, [sp, #28]
 8014202:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014204:	1af3      	subs	r3, r6, r3
 8014206:	2f00      	cmp	r7, #0
 8014208:	bf08      	it	eq
 801420a:	462f      	moveq	r7, r5
 801420c:	2d10      	cmp	r5, #16
 801420e:	9308      	str	r3, [sp, #32]
 8014210:	46a8      	mov	r8, r5
 8014212:	bfa8      	it	ge
 8014214:	f04f 0810 	movge.w	r8, #16
 8014218:	f7ec f974 	bl	8000504 <__aeabi_ui2d>
 801421c:	2d09      	cmp	r5, #9
 801421e:	4682      	mov	sl, r0
 8014220:	468b      	mov	fp, r1
 8014222:	dd13      	ble.n	801424c <_strtod_l+0x3e4>
 8014224:	4b79      	ldr	r3, [pc, #484]	; (801440c <_strtod_l+0x5a4>)
 8014226:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801422a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801422e:	f7ec f9e3 	bl	80005f8 <__aeabi_dmul>
 8014232:	4682      	mov	sl, r0
 8014234:	4648      	mov	r0, r9
 8014236:	468b      	mov	fp, r1
 8014238:	f7ec f964 	bl	8000504 <__aeabi_ui2d>
 801423c:	4602      	mov	r2, r0
 801423e:	460b      	mov	r3, r1
 8014240:	4650      	mov	r0, sl
 8014242:	4659      	mov	r1, fp
 8014244:	f7ec f822 	bl	800028c <__adddf3>
 8014248:	4682      	mov	sl, r0
 801424a:	468b      	mov	fp, r1
 801424c:	2d0f      	cmp	r5, #15
 801424e:	dc38      	bgt.n	80142c2 <_strtod_l+0x45a>
 8014250:	9b08      	ldr	r3, [sp, #32]
 8014252:	2b00      	cmp	r3, #0
 8014254:	f43f ae4a 	beq.w	8013eec <_strtod_l+0x84>
 8014258:	dd24      	ble.n	80142a4 <_strtod_l+0x43c>
 801425a:	2b16      	cmp	r3, #22
 801425c:	dc0b      	bgt.n	8014276 <_strtod_l+0x40e>
 801425e:	4d6b      	ldr	r5, [pc, #428]	; (801440c <_strtod_l+0x5a4>)
 8014260:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8014264:	e9d5 0100 	ldrd	r0, r1, [r5]
 8014268:	4652      	mov	r2, sl
 801426a:	465b      	mov	r3, fp
 801426c:	f7ec f9c4 	bl	80005f8 <__aeabi_dmul>
 8014270:	4682      	mov	sl, r0
 8014272:	468b      	mov	fp, r1
 8014274:	e63a      	b.n	8013eec <_strtod_l+0x84>
 8014276:	9a08      	ldr	r2, [sp, #32]
 8014278:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 801427c:	4293      	cmp	r3, r2
 801427e:	db20      	blt.n	80142c2 <_strtod_l+0x45a>
 8014280:	4c62      	ldr	r4, [pc, #392]	; (801440c <_strtod_l+0x5a4>)
 8014282:	f1c5 050f 	rsb	r5, r5, #15
 8014286:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801428a:	4652      	mov	r2, sl
 801428c:	465b      	mov	r3, fp
 801428e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014292:	f7ec f9b1 	bl	80005f8 <__aeabi_dmul>
 8014296:	9b08      	ldr	r3, [sp, #32]
 8014298:	1b5d      	subs	r5, r3, r5
 801429a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801429e:	e9d4 2300 	ldrd	r2, r3, [r4]
 80142a2:	e7e3      	b.n	801426c <_strtod_l+0x404>
 80142a4:	9b08      	ldr	r3, [sp, #32]
 80142a6:	3316      	adds	r3, #22
 80142a8:	db0b      	blt.n	80142c2 <_strtod_l+0x45a>
 80142aa:	9b07      	ldr	r3, [sp, #28]
 80142ac:	4a57      	ldr	r2, [pc, #348]	; (801440c <_strtod_l+0x5a4>)
 80142ae:	1b9e      	subs	r6, r3, r6
 80142b0:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 80142b4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80142b8:	4650      	mov	r0, sl
 80142ba:	4659      	mov	r1, fp
 80142bc:	f7ec fac6 	bl	800084c <__aeabi_ddiv>
 80142c0:	e7d6      	b.n	8014270 <_strtod_l+0x408>
 80142c2:	9b08      	ldr	r3, [sp, #32]
 80142c4:	eba5 0808 	sub.w	r8, r5, r8
 80142c8:	4498      	add	r8, r3
 80142ca:	f1b8 0f00 	cmp.w	r8, #0
 80142ce:	dd71      	ble.n	80143b4 <_strtod_l+0x54c>
 80142d0:	f018 030f 	ands.w	r3, r8, #15
 80142d4:	d00a      	beq.n	80142ec <_strtod_l+0x484>
 80142d6:	494d      	ldr	r1, [pc, #308]	; (801440c <_strtod_l+0x5a4>)
 80142d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80142dc:	4652      	mov	r2, sl
 80142de:	465b      	mov	r3, fp
 80142e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80142e4:	f7ec f988 	bl	80005f8 <__aeabi_dmul>
 80142e8:	4682      	mov	sl, r0
 80142ea:	468b      	mov	fp, r1
 80142ec:	f038 080f 	bics.w	r8, r8, #15
 80142f0:	d04d      	beq.n	801438e <_strtod_l+0x526>
 80142f2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80142f6:	dd22      	ble.n	801433e <_strtod_l+0x4d6>
 80142f8:	2500      	movs	r5, #0
 80142fa:	462e      	mov	r6, r5
 80142fc:	9509      	str	r5, [sp, #36]	; 0x24
 80142fe:	9507      	str	r5, [sp, #28]
 8014300:	2322      	movs	r3, #34	; 0x22
 8014302:	f8df b110 	ldr.w	fp, [pc, #272]	; 8014414 <_strtod_l+0x5ac>
 8014306:	6023      	str	r3, [r4, #0]
 8014308:	f04f 0a00 	mov.w	sl, #0
 801430c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801430e:	2b00      	cmp	r3, #0
 8014310:	f43f adec 	beq.w	8013eec <_strtod_l+0x84>
 8014314:	991e      	ldr	r1, [sp, #120]	; 0x78
 8014316:	4620      	mov	r0, r4
 8014318:	f001 ffc8 	bl	80162ac <_Bfree>
 801431c:	9907      	ldr	r1, [sp, #28]
 801431e:	4620      	mov	r0, r4
 8014320:	f001 ffc4 	bl	80162ac <_Bfree>
 8014324:	4631      	mov	r1, r6
 8014326:	4620      	mov	r0, r4
 8014328:	f001 ffc0 	bl	80162ac <_Bfree>
 801432c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801432e:	4620      	mov	r0, r4
 8014330:	f001 ffbc 	bl	80162ac <_Bfree>
 8014334:	4629      	mov	r1, r5
 8014336:	4620      	mov	r0, r4
 8014338:	f001 ffb8 	bl	80162ac <_Bfree>
 801433c:	e5d6      	b.n	8013eec <_strtod_l+0x84>
 801433e:	2300      	movs	r3, #0
 8014340:	ea4f 1828 	mov.w	r8, r8, asr #4
 8014344:	4650      	mov	r0, sl
 8014346:	4659      	mov	r1, fp
 8014348:	4699      	mov	r9, r3
 801434a:	f1b8 0f01 	cmp.w	r8, #1
 801434e:	dc21      	bgt.n	8014394 <_strtod_l+0x52c>
 8014350:	b10b      	cbz	r3, 8014356 <_strtod_l+0x4ee>
 8014352:	4682      	mov	sl, r0
 8014354:	468b      	mov	fp, r1
 8014356:	4b2e      	ldr	r3, [pc, #184]	; (8014410 <_strtod_l+0x5a8>)
 8014358:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801435c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8014360:	4652      	mov	r2, sl
 8014362:	465b      	mov	r3, fp
 8014364:	e9d9 0100 	ldrd	r0, r1, [r9]
 8014368:	f7ec f946 	bl	80005f8 <__aeabi_dmul>
 801436c:	4b29      	ldr	r3, [pc, #164]	; (8014414 <_strtod_l+0x5ac>)
 801436e:	460a      	mov	r2, r1
 8014370:	400b      	ands	r3, r1
 8014372:	4929      	ldr	r1, [pc, #164]	; (8014418 <_strtod_l+0x5b0>)
 8014374:	428b      	cmp	r3, r1
 8014376:	4682      	mov	sl, r0
 8014378:	d8be      	bhi.n	80142f8 <_strtod_l+0x490>
 801437a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801437e:	428b      	cmp	r3, r1
 8014380:	bf86      	itte	hi
 8014382:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 801441c <_strtod_l+0x5b4>
 8014386:	f04f 3aff 	movhi.w	sl, #4294967295
 801438a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801438e:	2300      	movs	r3, #0
 8014390:	9304      	str	r3, [sp, #16]
 8014392:	e081      	b.n	8014498 <_strtod_l+0x630>
 8014394:	f018 0f01 	tst.w	r8, #1
 8014398:	d007      	beq.n	80143aa <_strtod_l+0x542>
 801439a:	4b1d      	ldr	r3, [pc, #116]	; (8014410 <_strtod_l+0x5a8>)
 801439c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80143a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143a4:	f7ec f928 	bl	80005f8 <__aeabi_dmul>
 80143a8:	2301      	movs	r3, #1
 80143aa:	f109 0901 	add.w	r9, r9, #1
 80143ae:	ea4f 0868 	mov.w	r8, r8, asr #1
 80143b2:	e7ca      	b.n	801434a <_strtod_l+0x4e2>
 80143b4:	d0eb      	beq.n	801438e <_strtod_l+0x526>
 80143b6:	f1c8 0800 	rsb	r8, r8, #0
 80143ba:	f018 020f 	ands.w	r2, r8, #15
 80143be:	d00a      	beq.n	80143d6 <_strtod_l+0x56e>
 80143c0:	4b12      	ldr	r3, [pc, #72]	; (801440c <_strtod_l+0x5a4>)
 80143c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80143c6:	4650      	mov	r0, sl
 80143c8:	4659      	mov	r1, fp
 80143ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143ce:	f7ec fa3d 	bl	800084c <__aeabi_ddiv>
 80143d2:	4682      	mov	sl, r0
 80143d4:	468b      	mov	fp, r1
 80143d6:	ea5f 1828 	movs.w	r8, r8, asr #4
 80143da:	d0d8      	beq.n	801438e <_strtod_l+0x526>
 80143dc:	f1b8 0f1f 	cmp.w	r8, #31
 80143e0:	dd1e      	ble.n	8014420 <_strtod_l+0x5b8>
 80143e2:	2500      	movs	r5, #0
 80143e4:	462e      	mov	r6, r5
 80143e6:	9509      	str	r5, [sp, #36]	; 0x24
 80143e8:	9507      	str	r5, [sp, #28]
 80143ea:	2322      	movs	r3, #34	; 0x22
 80143ec:	f04f 0a00 	mov.w	sl, #0
 80143f0:	f04f 0b00 	mov.w	fp, #0
 80143f4:	6023      	str	r3, [r4, #0]
 80143f6:	e789      	b.n	801430c <_strtod_l+0x4a4>
 80143f8:	0801a505 	.word	0x0801a505
 80143fc:	0801a544 	.word	0x0801a544
 8014400:	0801a4fd 	.word	0x0801a4fd
 8014404:	0801a684 	.word	0x0801a684
 8014408:	0801a9bb 	.word	0x0801a9bb
 801440c:	0801a880 	.word	0x0801a880
 8014410:	0801a858 	.word	0x0801a858
 8014414:	7ff00000 	.word	0x7ff00000
 8014418:	7ca00000 	.word	0x7ca00000
 801441c:	7fefffff 	.word	0x7fefffff
 8014420:	f018 0310 	ands.w	r3, r8, #16
 8014424:	bf18      	it	ne
 8014426:	236a      	movne	r3, #106	; 0x6a
 8014428:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 80147e0 <_strtod_l+0x978>
 801442c:	9304      	str	r3, [sp, #16]
 801442e:	4650      	mov	r0, sl
 8014430:	4659      	mov	r1, fp
 8014432:	2300      	movs	r3, #0
 8014434:	f018 0f01 	tst.w	r8, #1
 8014438:	d004      	beq.n	8014444 <_strtod_l+0x5dc>
 801443a:	e9d9 2300 	ldrd	r2, r3, [r9]
 801443e:	f7ec f8db 	bl	80005f8 <__aeabi_dmul>
 8014442:	2301      	movs	r3, #1
 8014444:	ea5f 0868 	movs.w	r8, r8, asr #1
 8014448:	f109 0908 	add.w	r9, r9, #8
 801444c:	d1f2      	bne.n	8014434 <_strtod_l+0x5cc>
 801444e:	b10b      	cbz	r3, 8014454 <_strtod_l+0x5ec>
 8014450:	4682      	mov	sl, r0
 8014452:	468b      	mov	fp, r1
 8014454:	9b04      	ldr	r3, [sp, #16]
 8014456:	b1bb      	cbz	r3, 8014488 <_strtod_l+0x620>
 8014458:	f3cb 530a 	ubfx	r3, fp, #20, #11
 801445c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8014460:	2b00      	cmp	r3, #0
 8014462:	4659      	mov	r1, fp
 8014464:	dd10      	ble.n	8014488 <_strtod_l+0x620>
 8014466:	2b1f      	cmp	r3, #31
 8014468:	f340 8128 	ble.w	80146bc <_strtod_l+0x854>
 801446c:	2b34      	cmp	r3, #52	; 0x34
 801446e:	bfde      	ittt	le
 8014470:	3b20      	suble	r3, #32
 8014472:	f04f 32ff 	movle.w	r2, #4294967295
 8014476:	fa02 f303 	lslle.w	r3, r2, r3
 801447a:	f04f 0a00 	mov.w	sl, #0
 801447e:	bfcc      	ite	gt
 8014480:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8014484:	ea03 0b01 	andle.w	fp, r3, r1
 8014488:	2200      	movs	r2, #0
 801448a:	2300      	movs	r3, #0
 801448c:	4650      	mov	r0, sl
 801448e:	4659      	mov	r1, fp
 8014490:	f7ec fb1a 	bl	8000ac8 <__aeabi_dcmpeq>
 8014494:	2800      	cmp	r0, #0
 8014496:	d1a4      	bne.n	80143e2 <_strtod_l+0x57a>
 8014498:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801449a:	9300      	str	r3, [sp, #0]
 801449c:	990a      	ldr	r1, [sp, #40]	; 0x28
 801449e:	462b      	mov	r3, r5
 80144a0:	463a      	mov	r2, r7
 80144a2:	4620      	mov	r0, r4
 80144a4:	f001 ff6e 	bl	8016384 <__s2b>
 80144a8:	9009      	str	r0, [sp, #36]	; 0x24
 80144aa:	2800      	cmp	r0, #0
 80144ac:	f43f af24 	beq.w	80142f8 <_strtod_l+0x490>
 80144b0:	9b07      	ldr	r3, [sp, #28]
 80144b2:	1b9e      	subs	r6, r3, r6
 80144b4:	9b08      	ldr	r3, [sp, #32]
 80144b6:	2b00      	cmp	r3, #0
 80144b8:	bfb4      	ite	lt
 80144ba:	4633      	movlt	r3, r6
 80144bc:	2300      	movge	r3, #0
 80144be:	9310      	str	r3, [sp, #64]	; 0x40
 80144c0:	9b08      	ldr	r3, [sp, #32]
 80144c2:	2500      	movs	r5, #0
 80144c4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80144c8:	9318      	str	r3, [sp, #96]	; 0x60
 80144ca:	462e      	mov	r6, r5
 80144cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80144ce:	4620      	mov	r0, r4
 80144d0:	6859      	ldr	r1, [r3, #4]
 80144d2:	f001 feab 	bl	801622c <_Balloc>
 80144d6:	9007      	str	r0, [sp, #28]
 80144d8:	2800      	cmp	r0, #0
 80144da:	f43f af11 	beq.w	8014300 <_strtod_l+0x498>
 80144de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80144e0:	691a      	ldr	r2, [r3, #16]
 80144e2:	3202      	adds	r2, #2
 80144e4:	f103 010c 	add.w	r1, r3, #12
 80144e8:	0092      	lsls	r2, r2, #2
 80144ea:	300c      	adds	r0, #12
 80144ec:	f001 fe90 	bl	8016210 <memcpy>
 80144f0:	ec4b ab10 	vmov	d0, sl, fp
 80144f4:	aa20      	add	r2, sp, #128	; 0x80
 80144f6:	a91f      	add	r1, sp, #124	; 0x7c
 80144f8:	4620      	mov	r0, r4
 80144fa:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80144fe:	f002 fa7d 	bl	80169fc <__d2b>
 8014502:	901e      	str	r0, [sp, #120]	; 0x78
 8014504:	2800      	cmp	r0, #0
 8014506:	f43f aefb 	beq.w	8014300 <_strtod_l+0x498>
 801450a:	2101      	movs	r1, #1
 801450c:	4620      	mov	r0, r4
 801450e:	f001 ffd3 	bl	80164b8 <__i2b>
 8014512:	4606      	mov	r6, r0
 8014514:	2800      	cmp	r0, #0
 8014516:	f43f aef3 	beq.w	8014300 <_strtod_l+0x498>
 801451a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801451c:	9904      	ldr	r1, [sp, #16]
 801451e:	2b00      	cmp	r3, #0
 8014520:	bfab      	itete	ge
 8014522:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8014524:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8014526:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8014528:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 801452c:	bfac      	ite	ge
 801452e:	eb03 0902 	addge.w	r9, r3, r2
 8014532:	1ad7      	sublt	r7, r2, r3
 8014534:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8014536:	eba3 0801 	sub.w	r8, r3, r1
 801453a:	4490      	add	r8, r2
 801453c:	4ba3      	ldr	r3, [pc, #652]	; (80147cc <_strtod_l+0x964>)
 801453e:	f108 38ff 	add.w	r8, r8, #4294967295
 8014542:	4598      	cmp	r8, r3
 8014544:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8014548:	f280 80cc 	bge.w	80146e4 <_strtod_l+0x87c>
 801454c:	eba3 0308 	sub.w	r3, r3, r8
 8014550:	2b1f      	cmp	r3, #31
 8014552:	eba2 0203 	sub.w	r2, r2, r3
 8014556:	f04f 0101 	mov.w	r1, #1
 801455a:	f300 80b6 	bgt.w	80146ca <_strtod_l+0x862>
 801455e:	fa01 f303 	lsl.w	r3, r1, r3
 8014562:	9311      	str	r3, [sp, #68]	; 0x44
 8014564:	2300      	movs	r3, #0
 8014566:	930c      	str	r3, [sp, #48]	; 0x30
 8014568:	eb09 0802 	add.w	r8, r9, r2
 801456c:	9b04      	ldr	r3, [sp, #16]
 801456e:	45c1      	cmp	r9, r8
 8014570:	4417      	add	r7, r2
 8014572:	441f      	add	r7, r3
 8014574:	464b      	mov	r3, r9
 8014576:	bfa8      	it	ge
 8014578:	4643      	movge	r3, r8
 801457a:	42bb      	cmp	r3, r7
 801457c:	bfa8      	it	ge
 801457e:	463b      	movge	r3, r7
 8014580:	2b00      	cmp	r3, #0
 8014582:	bfc2      	ittt	gt
 8014584:	eba8 0803 	subgt.w	r8, r8, r3
 8014588:	1aff      	subgt	r7, r7, r3
 801458a:	eba9 0903 	subgt.w	r9, r9, r3
 801458e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8014590:	2b00      	cmp	r3, #0
 8014592:	dd17      	ble.n	80145c4 <_strtod_l+0x75c>
 8014594:	4631      	mov	r1, r6
 8014596:	461a      	mov	r2, r3
 8014598:	4620      	mov	r0, r4
 801459a:	f002 f849 	bl	8016630 <__pow5mult>
 801459e:	4606      	mov	r6, r0
 80145a0:	2800      	cmp	r0, #0
 80145a2:	f43f aead 	beq.w	8014300 <_strtod_l+0x498>
 80145a6:	4601      	mov	r1, r0
 80145a8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80145aa:	4620      	mov	r0, r4
 80145ac:	f001 ff9a 	bl	80164e4 <__multiply>
 80145b0:	900f      	str	r0, [sp, #60]	; 0x3c
 80145b2:	2800      	cmp	r0, #0
 80145b4:	f43f aea4 	beq.w	8014300 <_strtod_l+0x498>
 80145b8:	991e      	ldr	r1, [sp, #120]	; 0x78
 80145ba:	4620      	mov	r0, r4
 80145bc:	f001 fe76 	bl	80162ac <_Bfree>
 80145c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80145c2:	931e      	str	r3, [sp, #120]	; 0x78
 80145c4:	f1b8 0f00 	cmp.w	r8, #0
 80145c8:	f300 8091 	bgt.w	80146ee <_strtod_l+0x886>
 80145cc:	9b08      	ldr	r3, [sp, #32]
 80145ce:	2b00      	cmp	r3, #0
 80145d0:	dd08      	ble.n	80145e4 <_strtod_l+0x77c>
 80145d2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80145d4:	9907      	ldr	r1, [sp, #28]
 80145d6:	4620      	mov	r0, r4
 80145d8:	f002 f82a 	bl	8016630 <__pow5mult>
 80145dc:	9007      	str	r0, [sp, #28]
 80145de:	2800      	cmp	r0, #0
 80145e0:	f43f ae8e 	beq.w	8014300 <_strtod_l+0x498>
 80145e4:	2f00      	cmp	r7, #0
 80145e6:	dd08      	ble.n	80145fa <_strtod_l+0x792>
 80145e8:	9907      	ldr	r1, [sp, #28]
 80145ea:	463a      	mov	r2, r7
 80145ec:	4620      	mov	r0, r4
 80145ee:	f002 f879 	bl	80166e4 <__lshift>
 80145f2:	9007      	str	r0, [sp, #28]
 80145f4:	2800      	cmp	r0, #0
 80145f6:	f43f ae83 	beq.w	8014300 <_strtod_l+0x498>
 80145fa:	f1b9 0f00 	cmp.w	r9, #0
 80145fe:	dd08      	ble.n	8014612 <_strtod_l+0x7aa>
 8014600:	4631      	mov	r1, r6
 8014602:	464a      	mov	r2, r9
 8014604:	4620      	mov	r0, r4
 8014606:	f002 f86d 	bl	80166e4 <__lshift>
 801460a:	4606      	mov	r6, r0
 801460c:	2800      	cmp	r0, #0
 801460e:	f43f ae77 	beq.w	8014300 <_strtod_l+0x498>
 8014612:	9a07      	ldr	r2, [sp, #28]
 8014614:	991e      	ldr	r1, [sp, #120]	; 0x78
 8014616:	4620      	mov	r0, r4
 8014618:	f002 f8ec 	bl	80167f4 <__mdiff>
 801461c:	4605      	mov	r5, r0
 801461e:	2800      	cmp	r0, #0
 8014620:	f43f ae6e 	beq.w	8014300 <_strtod_l+0x498>
 8014624:	68c3      	ldr	r3, [r0, #12]
 8014626:	930f      	str	r3, [sp, #60]	; 0x3c
 8014628:	2300      	movs	r3, #0
 801462a:	60c3      	str	r3, [r0, #12]
 801462c:	4631      	mov	r1, r6
 801462e:	f002 f8c5 	bl	80167bc <__mcmp>
 8014632:	2800      	cmp	r0, #0
 8014634:	da65      	bge.n	8014702 <_strtod_l+0x89a>
 8014636:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014638:	ea53 030a 	orrs.w	r3, r3, sl
 801463c:	f040 8087 	bne.w	801474e <_strtod_l+0x8e6>
 8014640:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014644:	2b00      	cmp	r3, #0
 8014646:	f040 8082 	bne.w	801474e <_strtod_l+0x8e6>
 801464a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801464e:	0d1b      	lsrs	r3, r3, #20
 8014650:	051b      	lsls	r3, r3, #20
 8014652:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8014656:	d97a      	bls.n	801474e <_strtod_l+0x8e6>
 8014658:	696b      	ldr	r3, [r5, #20]
 801465a:	b913      	cbnz	r3, 8014662 <_strtod_l+0x7fa>
 801465c:	692b      	ldr	r3, [r5, #16]
 801465e:	2b01      	cmp	r3, #1
 8014660:	dd75      	ble.n	801474e <_strtod_l+0x8e6>
 8014662:	4629      	mov	r1, r5
 8014664:	2201      	movs	r2, #1
 8014666:	4620      	mov	r0, r4
 8014668:	f002 f83c 	bl	80166e4 <__lshift>
 801466c:	4631      	mov	r1, r6
 801466e:	4605      	mov	r5, r0
 8014670:	f002 f8a4 	bl	80167bc <__mcmp>
 8014674:	2800      	cmp	r0, #0
 8014676:	dd6a      	ble.n	801474e <_strtod_l+0x8e6>
 8014678:	9904      	ldr	r1, [sp, #16]
 801467a:	4a55      	ldr	r2, [pc, #340]	; (80147d0 <_strtod_l+0x968>)
 801467c:	465b      	mov	r3, fp
 801467e:	2900      	cmp	r1, #0
 8014680:	f000 8085 	beq.w	801478e <_strtod_l+0x926>
 8014684:	ea02 010b 	and.w	r1, r2, fp
 8014688:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801468c:	dc7f      	bgt.n	801478e <_strtod_l+0x926>
 801468e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8014692:	f77f aeaa 	ble.w	80143ea <_strtod_l+0x582>
 8014696:	4a4f      	ldr	r2, [pc, #316]	; (80147d4 <_strtod_l+0x96c>)
 8014698:	2300      	movs	r3, #0
 801469a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 801469e:	4650      	mov	r0, sl
 80146a0:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 80146a4:	4659      	mov	r1, fp
 80146a6:	f7eb ffa7 	bl	80005f8 <__aeabi_dmul>
 80146aa:	460b      	mov	r3, r1
 80146ac:	4303      	orrs	r3, r0
 80146ae:	bf08      	it	eq
 80146b0:	2322      	moveq	r3, #34	; 0x22
 80146b2:	4682      	mov	sl, r0
 80146b4:	468b      	mov	fp, r1
 80146b6:	bf08      	it	eq
 80146b8:	6023      	streq	r3, [r4, #0]
 80146ba:	e62b      	b.n	8014314 <_strtod_l+0x4ac>
 80146bc:	f04f 32ff 	mov.w	r2, #4294967295
 80146c0:	fa02 f303 	lsl.w	r3, r2, r3
 80146c4:	ea03 0a0a 	and.w	sl, r3, sl
 80146c8:	e6de      	b.n	8014488 <_strtod_l+0x620>
 80146ca:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80146ce:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80146d2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80146d6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80146da:	fa01 f308 	lsl.w	r3, r1, r8
 80146de:	930c      	str	r3, [sp, #48]	; 0x30
 80146e0:	9111      	str	r1, [sp, #68]	; 0x44
 80146e2:	e741      	b.n	8014568 <_strtod_l+0x700>
 80146e4:	2300      	movs	r3, #0
 80146e6:	930c      	str	r3, [sp, #48]	; 0x30
 80146e8:	2301      	movs	r3, #1
 80146ea:	9311      	str	r3, [sp, #68]	; 0x44
 80146ec:	e73c      	b.n	8014568 <_strtod_l+0x700>
 80146ee:	991e      	ldr	r1, [sp, #120]	; 0x78
 80146f0:	4642      	mov	r2, r8
 80146f2:	4620      	mov	r0, r4
 80146f4:	f001 fff6 	bl	80166e4 <__lshift>
 80146f8:	901e      	str	r0, [sp, #120]	; 0x78
 80146fa:	2800      	cmp	r0, #0
 80146fc:	f47f af66 	bne.w	80145cc <_strtod_l+0x764>
 8014700:	e5fe      	b.n	8014300 <_strtod_l+0x498>
 8014702:	465f      	mov	r7, fp
 8014704:	d16e      	bne.n	80147e4 <_strtod_l+0x97c>
 8014706:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014708:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801470c:	b342      	cbz	r2, 8014760 <_strtod_l+0x8f8>
 801470e:	4a32      	ldr	r2, [pc, #200]	; (80147d8 <_strtod_l+0x970>)
 8014710:	4293      	cmp	r3, r2
 8014712:	d128      	bne.n	8014766 <_strtod_l+0x8fe>
 8014714:	9b04      	ldr	r3, [sp, #16]
 8014716:	4650      	mov	r0, sl
 8014718:	b1eb      	cbz	r3, 8014756 <_strtod_l+0x8ee>
 801471a:	4a2d      	ldr	r2, [pc, #180]	; (80147d0 <_strtod_l+0x968>)
 801471c:	403a      	ands	r2, r7
 801471e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8014722:	f04f 31ff 	mov.w	r1, #4294967295
 8014726:	d819      	bhi.n	801475c <_strtod_l+0x8f4>
 8014728:	0d12      	lsrs	r2, r2, #20
 801472a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801472e:	fa01 f303 	lsl.w	r3, r1, r3
 8014732:	4298      	cmp	r0, r3
 8014734:	d117      	bne.n	8014766 <_strtod_l+0x8fe>
 8014736:	4b29      	ldr	r3, [pc, #164]	; (80147dc <_strtod_l+0x974>)
 8014738:	429f      	cmp	r7, r3
 801473a:	d102      	bne.n	8014742 <_strtod_l+0x8da>
 801473c:	3001      	adds	r0, #1
 801473e:	f43f addf 	beq.w	8014300 <_strtod_l+0x498>
 8014742:	4b23      	ldr	r3, [pc, #140]	; (80147d0 <_strtod_l+0x968>)
 8014744:	403b      	ands	r3, r7
 8014746:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801474a:	f04f 0a00 	mov.w	sl, #0
 801474e:	9b04      	ldr	r3, [sp, #16]
 8014750:	2b00      	cmp	r3, #0
 8014752:	d1a0      	bne.n	8014696 <_strtod_l+0x82e>
 8014754:	e5de      	b.n	8014314 <_strtod_l+0x4ac>
 8014756:	f04f 33ff 	mov.w	r3, #4294967295
 801475a:	e7ea      	b.n	8014732 <_strtod_l+0x8ca>
 801475c:	460b      	mov	r3, r1
 801475e:	e7e8      	b.n	8014732 <_strtod_l+0x8ca>
 8014760:	ea53 030a 	orrs.w	r3, r3, sl
 8014764:	d088      	beq.n	8014678 <_strtod_l+0x810>
 8014766:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014768:	b1db      	cbz	r3, 80147a2 <_strtod_l+0x93a>
 801476a:	423b      	tst	r3, r7
 801476c:	d0ef      	beq.n	801474e <_strtod_l+0x8e6>
 801476e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014770:	9a04      	ldr	r2, [sp, #16]
 8014772:	4650      	mov	r0, sl
 8014774:	4659      	mov	r1, fp
 8014776:	b1c3      	cbz	r3, 80147aa <_strtod_l+0x942>
 8014778:	f7ff fb57 	bl	8013e2a <sulp>
 801477c:	4602      	mov	r2, r0
 801477e:	460b      	mov	r3, r1
 8014780:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014784:	f7eb fd82 	bl	800028c <__adddf3>
 8014788:	4682      	mov	sl, r0
 801478a:	468b      	mov	fp, r1
 801478c:	e7df      	b.n	801474e <_strtod_l+0x8e6>
 801478e:	4013      	ands	r3, r2
 8014790:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8014794:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8014798:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801479c:	f04f 3aff 	mov.w	sl, #4294967295
 80147a0:	e7d5      	b.n	801474e <_strtod_l+0x8e6>
 80147a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80147a4:	ea13 0f0a 	tst.w	r3, sl
 80147a8:	e7e0      	b.n	801476c <_strtod_l+0x904>
 80147aa:	f7ff fb3e 	bl	8013e2a <sulp>
 80147ae:	4602      	mov	r2, r0
 80147b0:	460b      	mov	r3, r1
 80147b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80147b6:	f7eb fd67 	bl	8000288 <__aeabi_dsub>
 80147ba:	2200      	movs	r2, #0
 80147bc:	2300      	movs	r3, #0
 80147be:	4682      	mov	sl, r0
 80147c0:	468b      	mov	fp, r1
 80147c2:	f7ec f981 	bl	8000ac8 <__aeabi_dcmpeq>
 80147c6:	2800      	cmp	r0, #0
 80147c8:	d0c1      	beq.n	801474e <_strtod_l+0x8e6>
 80147ca:	e60e      	b.n	80143ea <_strtod_l+0x582>
 80147cc:	fffffc02 	.word	0xfffffc02
 80147d0:	7ff00000 	.word	0x7ff00000
 80147d4:	39500000 	.word	0x39500000
 80147d8:	000fffff 	.word	0x000fffff
 80147dc:	7fefffff 	.word	0x7fefffff
 80147e0:	0801a558 	.word	0x0801a558
 80147e4:	4631      	mov	r1, r6
 80147e6:	4628      	mov	r0, r5
 80147e8:	f002 f964 	bl	8016ab4 <__ratio>
 80147ec:	ec59 8b10 	vmov	r8, r9, d0
 80147f0:	ee10 0a10 	vmov	r0, s0
 80147f4:	2200      	movs	r2, #0
 80147f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80147fa:	4649      	mov	r1, r9
 80147fc:	f7ec f978 	bl	8000af0 <__aeabi_dcmple>
 8014800:	2800      	cmp	r0, #0
 8014802:	d07c      	beq.n	80148fe <_strtod_l+0xa96>
 8014804:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014806:	2b00      	cmp	r3, #0
 8014808:	d04c      	beq.n	80148a4 <_strtod_l+0xa3c>
 801480a:	4b95      	ldr	r3, [pc, #596]	; (8014a60 <_strtod_l+0xbf8>)
 801480c:	2200      	movs	r2, #0
 801480e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8014812:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8014a60 <_strtod_l+0xbf8>
 8014816:	f04f 0800 	mov.w	r8, #0
 801481a:	4b92      	ldr	r3, [pc, #584]	; (8014a64 <_strtod_l+0xbfc>)
 801481c:	403b      	ands	r3, r7
 801481e:	9311      	str	r3, [sp, #68]	; 0x44
 8014820:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8014822:	4b91      	ldr	r3, [pc, #580]	; (8014a68 <_strtod_l+0xc00>)
 8014824:	429a      	cmp	r2, r3
 8014826:	f040 80b2 	bne.w	801498e <_strtod_l+0xb26>
 801482a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801482e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8014832:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8014836:	ec4b ab10 	vmov	d0, sl, fp
 801483a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 801483e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014842:	f002 f85f 	bl	8016904 <__ulp>
 8014846:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801484a:	ec53 2b10 	vmov	r2, r3, d0
 801484e:	f7eb fed3 	bl	80005f8 <__aeabi_dmul>
 8014852:	4652      	mov	r2, sl
 8014854:	465b      	mov	r3, fp
 8014856:	f7eb fd19 	bl	800028c <__adddf3>
 801485a:	460b      	mov	r3, r1
 801485c:	4981      	ldr	r1, [pc, #516]	; (8014a64 <_strtod_l+0xbfc>)
 801485e:	4a83      	ldr	r2, [pc, #524]	; (8014a6c <_strtod_l+0xc04>)
 8014860:	4019      	ands	r1, r3
 8014862:	4291      	cmp	r1, r2
 8014864:	4682      	mov	sl, r0
 8014866:	d95e      	bls.n	8014926 <_strtod_l+0xabe>
 8014868:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801486a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801486e:	4293      	cmp	r3, r2
 8014870:	d103      	bne.n	801487a <_strtod_l+0xa12>
 8014872:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014874:	3301      	adds	r3, #1
 8014876:	f43f ad43 	beq.w	8014300 <_strtod_l+0x498>
 801487a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8014a78 <_strtod_l+0xc10>
 801487e:	f04f 3aff 	mov.w	sl, #4294967295
 8014882:	991e      	ldr	r1, [sp, #120]	; 0x78
 8014884:	4620      	mov	r0, r4
 8014886:	f001 fd11 	bl	80162ac <_Bfree>
 801488a:	9907      	ldr	r1, [sp, #28]
 801488c:	4620      	mov	r0, r4
 801488e:	f001 fd0d 	bl	80162ac <_Bfree>
 8014892:	4631      	mov	r1, r6
 8014894:	4620      	mov	r0, r4
 8014896:	f001 fd09 	bl	80162ac <_Bfree>
 801489a:	4629      	mov	r1, r5
 801489c:	4620      	mov	r0, r4
 801489e:	f001 fd05 	bl	80162ac <_Bfree>
 80148a2:	e613      	b.n	80144cc <_strtod_l+0x664>
 80148a4:	f1ba 0f00 	cmp.w	sl, #0
 80148a8:	d11b      	bne.n	80148e2 <_strtod_l+0xa7a>
 80148aa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80148ae:	b9f3      	cbnz	r3, 80148ee <_strtod_l+0xa86>
 80148b0:	4b6b      	ldr	r3, [pc, #428]	; (8014a60 <_strtod_l+0xbf8>)
 80148b2:	2200      	movs	r2, #0
 80148b4:	4640      	mov	r0, r8
 80148b6:	4649      	mov	r1, r9
 80148b8:	f7ec f910 	bl	8000adc <__aeabi_dcmplt>
 80148bc:	b9d0      	cbnz	r0, 80148f4 <_strtod_l+0xa8c>
 80148be:	4640      	mov	r0, r8
 80148c0:	4649      	mov	r1, r9
 80148c2:	4b6b      	ldr	r3, [pc, #428]	; (8014a70 <_strtod_l+0xc08>)
 80148c4:	2200      	movs	r2, #0
 80148c6:	f7eb fe97 	bl	80005f8 <__aeabi_dmul>
 80148ca:	4680      	mov	r8, r0
 80148cc:	4689      	mov	r9, r1
 80148ce:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80148d2:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 80148d6:	931b      	str	r3, [sp, #108]	; 0x6c
 80148d8:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 80148dc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80148e0:	e79b      	b.n	801481a <_strtod_l+0x9b2>
 80148e2:	f1ba 0f01 	cmp.w	sl, #1
 80148e6:	d102      	bne.n	80148ee <_strtod_l+0xa86>
 80148e8:	2f00      	cmp	r7, #0
 80148ea:	f43f ad7e 	beq.w	80143ea <_strtod_l+0x582>
 80148ee:	4b61      	ldr	r3, [pc, #388]	; (8014a74 <_strtod_l+0xc0c>)
 80148f0:	2200      	movs	r2, #0
 80148f2:	e78c      	b.n	801480e <_strtod_l+0x9a6>
 80148f4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8014a70 <_strtod_l+0xc08>
 80148f8:	f04f 0800 	mov.w	r8, #0
 80148fc:	e7e7      	b.n	80148ce <_strtod_l+0xa66>
 80148fe:	4b5c      	ldr	r3, [pc, #368]	; (8014a70 <_strtod_l+0xc08>)
 8014900:	4640      	mov	r0, r8
 8014902:	4649      	mov	r1, r9
 8014904:	2200      	movs	r2, #0
 8014906:	f7eb fe77 	bl	80005f8 <__aeabi_dmul>
 801490a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801490c:	4680      	mov	r8, r0
 801490e:	4689      	mov	r9, r1
 8014910:	b933      	cbnz	r3, 8014920 <_strtod_l+0xab8>
 8014912:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014916:	9012      	str	r0, [sp, #72]	; 0x48
 8014918:	9313      	str	r3, [sp, #76]	; 0x4c
 801491a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 801491e:	e7dd      	b.n	80148dc <_strtod_l+0xa74>
 8014920:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8014924:	e7f9      	b.n	801491a <_strtod_l+0xab2>
 8014926:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801492a:	9b04      	ldr	r3, [sp, #16]
 801492c:	2b00      	cmp	r3, #0
 801492e:	d1a8      	bne.n	8014882 <_strtod_l+0xa1a>
 8014930:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8014934:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8014936:	0d1b      	lsrs	r3, r3, #20
 8014938:	051b      	lsls	r3, r3, #20
 801493a:	429a      	cmp	r2, r3
 801493c:	d1a1      	bne.n	8014882 <_strtod_l+0xa1a>
 801493e:	4640      	mov	r0, r8
 8014940:	4649      	mov	r1, r9
 8014942:	f7ec f9b9 	bl	8000cb8 <__aeabi_d2lz>
 8014946:	f7eb fe29 	bl	800059c <__aeabi_l2d>
 801494a:	4602      	mov	r2, r0
 801494c:	460b      	mov	r3, r1
 801494e:	4640      	mov	r0, r8
 8014950:	4649      	mov	r1, r9
 8014952:	f7eb fc99 	bl	8000288 <__aeabi_dsub>
 8014956:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014958:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801495c:	ea43 030a 	orr.w	r3, r3, sl
 8014960:	4313      	orrs	r3, r2
 8014962:	4680      	mov	r8, r0
 8014964:	4689      	mov	r9, r1
 8014966:	d053      	beq.n	8014a10 <_strtod_l+0xba8>
 8014968:	a335      	add	r3, pc, #212	; (adr r3, 8014a40 <_strtod_l+0xbd8>)
 801496a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801496e:	f7ec f8b5 	bl	8000adc <__aeabi_dcmplt>
 8014972:	2800      	cmp	r0, #0
 8014974:	f47f acce 	bne.w	8014314 <_strtod_l+0x4ac>
 8014978:	a333      	add	r3, pc, #204	; (adr r3, 8014a48 <_strtod_l+0xbe0>)
 801497a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801497e:	4640      	mov	r0, r8
 8014980:	4649      	mov	r1, r9
 8014982:	f7ec f8c9 	bl	8000b18 <__aeabi_dcmpgt>
 8014986:	2800      	cmp	r0, #0
 8014988:	f43f af7b 	beq.w	8014882 <_strtod_l+0xa1a>
 801498c:	e4c2      	b.n	8014314 <_strtod_l+0x4ac>
 801498e:	9b04      	ldr	r3, [sp, #16]
 8014990:	b333      	cbz	r3, 80149e0 <_strtod_l+0xb78>
 8014992:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014994:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8014998:	d822      	bhi.n	80149e0 <_strtod_l+0xb78>
 801499a:	a32d      	add	r3, pc, #180	; (adr r3, 8014a50 <_strtod_l+0xbe8>)
 801499c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149a0:	4640      	mov	r0, r8
 80149a2:	4649      	mov	r1, r9
 80149a4:	f7ec f8a4 	bl	8000af0 <__aeabi_dcmple>
 80149a8:	b1a0      	cbz	r0, 80149d4 <_strtod_l+0xb6c>
 80149aa:	4649      	mov	r1, r9
 80149ac:	4640      	mov	r0, r8
 80149ae:	f7ec f8fb 	bl	8000ba8 <__aeabi_d2uiz>
 80149b2:	2801      	cmp	r0, #1
 80149b4:	bf38      	it	cc
 80149b6:	2001      	movcc	r0, #1
 80149b8:	f7eb fda4 	bl	8000504 <__aeabi_ui2d>
 80149bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80149be:	4680      	mov	r8, r0
 80149c0:	4689      	mov	r9, r1
 80149c2:	bb13      	cbnz	r3, 8014a0a <_strtod_l+0xba2>
 80149c4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80149c8:	9014      	str	r0, [sp, #80]	; 0x50
 80149ca:	9315      	str	r3, [sp, #84]	; 0x54
 80149cc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80149d0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80149d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80149d6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80149d8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80149dc:	1a9b      	subs	r3, r3, r2
 80149de:	930d      	str	r3, [sp, #52]	; 0x34
 80149e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80149e4:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80149e8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80149ec:	f001 ff8a 	bl	8016904 <__ulp>
 80149f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80149f4:	ec53 2b10 	vmov	r2, r3, d0
 80149f8:	f7eb fdfe 	bl	80005f8 <__aeabi_dmul>
 80149fc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014a00:	f7eb fc44 	bl	800028c <__adddf3>
 8014a04:	4682      	mov	sl, r0
 8014a06:	468b      	mov	fp, r1
 8014a08:	e78f      	b.n	801492a <_strtod_l+0xac2>
 8014a0a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8014a0e:	e7dd      	b.n	80149cc <_strtod_l+0xb64>
 8014a10:	a311      	add	r3, pc, #68	; (adr r3, 8014a58 <_strtod_l+0xbf0>)
 8014a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a16:	f7ec f861 	bl	8000adc <__aeabi_dcmplt>
 8014a1a:	e7b4      	b.n	8014986 <_strtod_l+0xb1e>
 8014a1c:	2300      	movs	r3, #0
 8014a1e:	930e      	str	r3, [sp, #56]	; 0x38
 8014a20:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8014a22:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8014a24:	6013      	str	r3, [r2, #0]
 8014a26:	f7ff ba65 	b.w	8013ef4 <_strtod_l+0x8c>
 8014a2a:	2b65      	cmp	r3, #101	; 0x65
 8014a2c:	f43f ab5d 	beq.w	80140ea <_strtod_l+0x282>
 8014a30:	2b45      	cmp	r3, #69	; 0x45
 8014a32:	f43f ab5a 	beq.w	80140ea <_strtod_l+0x282>
 8014a36:	2201      	movs	r2, #1
 8014a38:	f7ff bb92 	b.w	8014160 <_strtod_l+0x2f8>
 8014a3c:	f3af 8000 	nop.w
 8014a40:	94a03595 	.word	0x94a03595
 8014a44:	3fdfffff 	.word	0x3fdfffff
 8014a48:	35afe535 	.word	0x35afe535
 8014a4c:	3fe00000 	.word	0x3fe00000
 8014a50:	ffc00000 	.word	0xffc00000
 8014a54:	41dfffff 	.word	0x41dfffff
 8014a58:	94a03595 	.word	0x94a03595
 8014a5c:	3fcfffff 	.word	0x3fcfffff
 8014a60:	3ff00000 	.word	0x3ff00000
 8014a64:	7ff00000 	.word	0x7ff00000
 8014a68:	7fe00000 	.word	0x7fe00000
 8014a6c:	7c9fffff 	.word	0x7c9fffff
 8014a70:	3fe00000 	.word	0x3fe00000
 8014a74:	bff00000 	.word	0xbff00000
 8014a78:	7fefffff 	.word	0x7fefffff

08014a7c <_strtod_r>:
 8014a7c:	4b01      	ldr	r3, [pc, #4]	; (8014a84 <_strtod_r+0x8>)
 8014a7e:	f7ff b9f3 	b.w	8013e68 <_strtod_l>
 8014a82:	bf00      	nop
 8014a84:	20000204 	.word	0x20000204

08014a88 <strtod>:
 8014a88:	460a      	mov	r2, r1
 8014a8a:	4601      	mov	r1, r0
 8014a8c:	4802      	ldr	r0, [pc, #8]	; (8014a98 <strtod+0x10>)
 8014a8e:	4b03      	ldr	r3, [pc, #12]	; (8014a9c <strtod+0x14>)
 8014a90:	6800      	ldr	r0, [r0, #0]
 8014a92:	f7ff b9e9 	b.w	8013e68 <_strtod_l>
 8014a96:	bf00      	nop
 8014a98:	2000019c 	.word	0x2000019c
 8014a9c:	20000204 	.word	0x20000204

08014aa0 <_strtol_l.isra.0>:
 8014aa0:	2b01      	cmp	r3, #1
 8014aa2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014aa6:	d001      	beq.n	8014aac <_strtol_l.isra.0+0xc>
 8014aa8:	2b24      	cmp	r3, #36	; 0x24
 8014aaa:	d906      	bls.n	8014aba <_strtol_l.isra.0+0x1a>
 8014aac:	f7fe fa54 	bl	8012f58 <__errno>
 8014ab0:	2316      	movs	r3, #22
 8014ab2:	6003      	str	r3, [r0, #0]
 8014ab4:	2000      	movs	r0, #0
 8014ab6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014aba:	4f3a      	ldr	r7, [pc, #232]	; (8014ba4 <_strtol_l.isra.0+0x104>)
 8014abc:	468e      	mov	lr, r1
 8014abe:	4676      	mov	r6, lr
 8014ac0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8014ac4:	5de5      	ldrb	r5, [r4, r7]
 8014ac6:	f015 0508 	ands.w	r5, r5, #8
 8014aca:	d1f8      	bne.n	8014abe <_strtol_l.isra.0+0x1e>
 8014acc:	2c2d      	cmp	r4, #45	; 0x2d
 8014ace:	d134      	bne.n	8014b3a <_strtol_l.isra.0+0x9a>
 8014ad0:	f89e 4000 	ldrb.w	r4, [lr]
 8014ad4:	f04f 0801 	mov.w	r8, #1
 8014ad8:	f106 0e02 	add.w	lr, r6, #2
 8014adc:	2b00      	cmp	r3, #0
 8014ade:	d05c      	beq.n	8014b9a <_strtol_l.isra.0+0xfa>
 8014ae0:	2b10      	cmp	r3, #16
 8014ae2:	d10c      	bne.n	8014afe <_strtol_l.isra.0+0x5e>
 8014ae4:	2c30      	cmp	r4, #48	; 0x30
 8014ae6:	d10a      	bne.n	8014afe <_strtol_l.isra.0+0x5e>
 8014ae8:	f89e 4000 	ldrb.w	r4, [lr]
 8014aec:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8014af0:	2c58      	cmp	r4, #88	; 0x58
 8014af2:	d14d      	bne.n	8014b90 <_strtol_l.isra.0+0xf0>
 8014af4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8014af8:	2310      	movs	r3, #16
 8014afa:	f10e 0e02 	add.w	lr, lr, #2
 8014afe:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8014b02:	f10c 3cff 	add.w	ip, ip, #4294967295
 8014b06:	2600      	movs	r6, #0
 8014b08:	fbbc f9f3 	udiv	r9, ip, r3
 8014b0c:	4635      	mov	r5, r6
 8014b0e:	fb03 ca19 	mls	sl, r3, r9, ip
 8014b12:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8014b16:	2f09      	cmp	r7, #9
 8014b18:	d818      	bhi.n	8014b4c <_strtol_l.isra.0+0xac>
 8014b1a:	463c      	mov	r4, r7
 8014b1c:	42a3      	cmp	r3, r4
 8014b1e:	dd24      	ble.n	8014b6a <_strtol_l.isra.0+0xca>
 8014b20:	2e00      	cmp	r6, #0
 8014b22:	db1f      	blt.n	8014b64 <_strtol_l.isra.0+0xc4>
 8014b24:	45a9      	cmp	r9, r5
 8014b26:	d31d      	bcc.n	8014b64 <_strtol_l.isra.0+0xc4>
 8014b28:	d101      	bne.n	8014b2e <_strtol_l.isra.0+0x8e>
 8014b2a:	45a2      	cmp	sl, r4
 8014b2c:	db1a      	blt.n	8014b64 <_strtol_l.isra.0+0xc4>
 8014b2e:	fb05 4503 	mla	r5, r5, r3, r4
 8014b32:	2601      	movs	r6, #1
 8014b34:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8014b38:	e7eb      	b.n	8014b12 <_strtol_l.isra.0+0x72>
 8014b3a:	2c2b      	cmp	r4, #43	; 0x2b
 8014b3c:	bf08      	it	eq
 8014b3e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8014b42:	46a8      	mov	r8, r5
 8014b44:	bf08      	it	eq
 8014b46:	f106 0e02 	addeq.w	lr, r6, #2
 8014b4a:	e7c7      	b.n	8014adc <_strtol_l.isra.0+0x3c>
 8014b4c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8014b50:	2f19      	cmp	r7, #25
 8014b52:	d801      	bhi.n	8014b58 <_strtol_l.isra.0+0xb8>
 8014b54:	3c37      	subs	r4, #55	; 0x37
 8014b56:	e7e1      	b.n	8014b1c <_strtol_l.isra.0+0x7c>
 8014b58:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8014b5c:	2f19      	cmp	r7, #25
 8014b5e:	d804      	bhi.n	8014b6a <_strtol_l.isra.0+0xca>
 8014b60:	3c57      	subs	r4, #87	; 0x57
 8014b62:	e7db      	b.n	8014b1c <_strtol_l.isra.0+0x7c>
 8014b64:	f04f 36ff 	mov.w	r6, #4294967295
 8014b68:	e7e4      	b.n	8014b34 <_strtol_l.isra.0+0x94>
 8014b6a:	2e00      	cmp	r6, #0
 8014b6c:	da05      	bge.n	8014b7a <_strtol_l.isra.0+0xda>
 8014b6e:	2322      	movs	r3, #34	; 0x22
 8014b70:	6003      	str	r3, [r0, #0]
 8014b72:	4665      	mov	r5, ip
 8014b74:	b942      	cbnz	r2, 8014b88 <_strtol_l.isra.0+0xe8>
 8014b76:	4628      	mov	r0, r5
 8014b78:	e79d      	b.n	8014ab6 <_strtol_l.isra.0+0x16>
 8014b7a:	f1b8 0f00 	cmp.w	r8, #0
 8014b7e:	d000      	beq.n	8014b82 <_strtol_l.isra.0+0xe2>
 8014b80:	426d      	negs	r5, r5
 8014b82:	2a00      	cmp	r2, #0
 8014b84:	d0f7      	beq.n	8014b76 <_strtol_l.isra.0+0xd6>
 8014b86:	b10e      	cbz	r6, 8014b8c <_strtol_l.isra.0+0xec>
 8014b88:	f10e 31ff 	add.w	r1, lr, #4294967295
 8014b8c:	6011      	str	r1, [r2, #0]
 8014b8e:	e7f2      	b.n	8014b76 <_strtol_l.isra.0+0xd6>
 8014b90:	2430      	movs	r4, #48	; 0x30
 8014b92:	2b00      	cmp	r3, #0
 8014b94:	d1b3      	bne.n	8014afe <_strtol_l.isra.0+0x5e>
 8014b96:	2308      	movs	r3, #8
 8014b98:	e7b1      	b.n	8014afe <_strtol_l.isra.0+0x5e>
 8014b9a:	2c30      	cmp	r4, #48	; 0x30
 8014b9c:	d0a4      	beq.n	8014ae8 <_strtol_l.isra.0+0x48>
 8014b9e:	230a      	movs	r3, #10
 8014ba0:	e7ad      	b.n	8014afe <_strtol_l.isra.0+0x5e>
 8014ba2:	bf00      	nop
 8014ba4:	0801a581 	.word	0x0801a581

08014ba8 <_strtol_r>:
 8014ba8:	f7ff bf7a 	b.w	8014aa0 <_strtol_l.isra.0>

08014bac <_write_r>:
 8014bac:	b538      	push	{r3, r4, r5, lr}
 8014bae:	4d07      	ldr	r5, [pc, #28]	; (8014bcc <_write_r+0x20>)
 8014bb0:	4604      	mov	r4, r0
 8014bb2:	4608      	mov	r0, r1
 8014bb4:	4611      	mov	r1, r2
 8014bb6:	2200      	movs	r2, #0
 8014bb8:	602a      	str	r2, [r5, #0]
 8014bba:	461a      	mov	r2, r3
 8014bbc:	f7ee fc03 	bl	80033c6 <_write>
 8014bc0:	1c43      	adds	r3, r0, #1
 8014bc2:	d102      	bne.n	8014bca <_write_r+0x1e>
 8014bc4:	682b      	ldr	r3, [r5, #0]
 8014bc6:	b103      	cbz	r3, 8014bca <_write_r+0x1e>
 8014bc8:	6023      	str	r3, [r4, #0]
 8014bca:	bd38      	pop	{r3, r4, r5, pc}
 8014bcc:	2000337c 	.word	0x2000337c

08014bd0 <_close_r>:
 8014bd0:	b538      	push	{r3, r4, r5, lr}
 8014bd2:	4d06      	ldr	r5, [pc, #24]	; (8014bec <_close_r+0x1c>)
 8014bd4:	2300      	movs	r3, #0
 8014bd6:	4604      	mov	r4, r0
 8014bd8:	4608      	mov	r0, r1
 8014bda:	602b      	str	r3, [r5, #0]
 8014bdc:	f7ee fc0f 	bl	80033fe <_close>
 8014be0:	1c43      	adds	r3, r0, #1
 8014be2:	d102      	bne.n	8014bea <_close_r+0x1a>
 8014be4:	682b      	ldr	r3, [r5, #0]
 8014be6:	b103      	cbz	r3, 8014bea <_close_r+0x1a>
 8014be8:	6023      	str	r3, [r4, #0]
 8014bea:	bd38      	pop	{r3, r4, r5, pc}
 8014bec:	2000337c 	.word	0x2000337c

08014bf0 <quorem>:
 8014bf0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014bf4:	6903      	ldr	r3, [r0, #16]
 8014bf6:	690c      	ldr	r4, [r1, #16]
 8014bf8:	42a3      	cmp	r3, r4
 8014bfa:	4607      	mov	r7, r0
 8014bfc:	f2c0 8081 	blt.w	8014d02 <quorem+0x112>
 8014c00:	3c01      	subs	r4, #1
 8014c02:	f101 0814 	add.w	r8, r1, #20
 8014c06:	f100 0514 	add.w	r5, r0, #20
 8014c0a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014c0e:	9301      	str	r3, [sp, #4]
 8014c10:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8014c14:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014c18:	3301      	adds	r3, #1
 8014c1a:	429a      	cmp	r2, r3
 8014c1c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8014c20:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8014c24:	fbb2 f6f3 	udiv	r6, r2, r3
 8014c28:	d331      	bcc.n	8014c8e <quorem+0x9e>
 8014c2a:	f04f 0e00 	mov.w	lr, #0
 8014c2e:	4640      	mov	r0, r8
 8014c30:	46ac      	mov	ip, r5
 8014c32:	46f2      	mov	sl, lr
 8014c34:	f850 2b04 	ldr.w	r2, [r0], #4
 8014c38:	b293      	uxth	r3, r2
 8014c3a:	fb06 e303 	mla	r3, r6, r3, lr
 8014c3e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8014c42:	b29b      	uxth	r3, r3
 8014c44:	ebaa 0303 	sub.w	r3, sl, r3
 8014c48:	0c12      	lsrs	r2, r2, #16
 8014c4a:	f8dc a000 	ldr.w	sl, [ip]
 8014c4e:	fb06 e202 	mla	r2, r6, r2, lr
 8014c52:	fa13 f38a 	uxtah	r3, r3, sl
 8014c56:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8014c5a:	fa1f fa82 	uxth.w	sl, r2
 8014c5e:	f8dc 2000 	ldr.w	r2, [ip]
 8014c62:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8014c66:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014c6a:	b29b      	uxth	r3, r3
 8014c6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014c70:	4581      	cmp	r9, r0
 8014c72:	f84c 3b04 	str.w	r3, [ip], #4
 8014c76:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8014c7a:	d2db      	bcs.n	8014c34 <quorem+0x44>
 8014c7c:	f855 300b 	ldr.w	r3, [r5, fp]
 8014c80:	b92b      	cbnz	r3, 8014c8e <quorem+0x9e>
 8014c82:	9b01      	ldr	r3, [sp, #4]
 8014c84:	3b04      	subs	r3, #4
 8014c86:	429d      	cmp	r5, r3
 8014c88:	461a      	mov	r2, r3
 8014c8a:	d32e      	bcc.n	8014cea <quorem+0xfa>
 8014c8c:	613c      	str	r4, [r7, #16]
 8014c8e:	4638      	mov	r0, r7
 8014c90:	f001 fd94 	bl	80167bc <__mcmp>
 8014c94:	2800      	cmp	r0, #0
 8014c96:	db24      	blt.n	8014ce2 <quorem+0xf2>
 8014c98:	3601      	adds	r6, #1
 8014c9a:	4628      	mov	r0, r5
 8014c9c:	f04f 0c00 	mov.w	ip, #0
 8014ca0:	f858 2b04 	ldr.w	r2, [r8], #4
 8014ca4:	f8d0 e000 	ldr.w	lr, [r0]
 8014ca8:	b293      	uxth	r3, r2
 8014caa:	ebac 0303 	sub.w	r3, ip, r3
 8014cae:	0c12      	lsrs	r2, r2, #16
 8014cb0:	fa13 f38e 	uxtah	r3, r3, lr
 8014cb4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8014cb8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014cbc:	b29b      	uxth	r3, r3
 8014cbe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014cc2:	45c1      	cmp	r9, r8
 8014cc4:	f840 3b04 	str.w	r3, [r0], #4
 8014cc8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8014ccc:	d2e8      	bcs.n	8014ca0 <quorem+0xb0>
 8014cce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014cd2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014cd6:	b922      	cbnz	r2, 8014ce2 <quorem+0xf2>
 8014cd8:	3b04      	subs	r3, #4
 8014cda:	429d      	cmp	r5, r3
 8014cdc:	461a      	mov	r2, r3
 8014cde:	d30a      	bcc.n	8014cf6 <quorem+0x106>
 8014ce0:	613c      	str	r4, [r7, #16]
 8014ce2:	4630      	mov	r0, r6
 8014ce4:	b003      	add	sp, #12
 8014ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014cea:	6812      	ldr	r2, [r2, #0]
 8014cec:	3b04      	subs	r3, #4
 8014cee:	2a00      	cmp	r2, #0
 8014cf0:	d1cc      	bne.n	8014c8c <quorem+0x9c>
 8014cf2:	3c01      	subs	r4, #1
 8014cf4:	e7c7      	b.n	8014c86 <quorem+0x96>
 8014cf6:	6812      	ldr	r2, [r2, #0]
 8014cf8:	3b04      	subs	r3, #4
 8014cfa:	2a00      	cmp	r2, #0
 8014cfc:	d1f0      	bne.n	8014ce0 <quorem+0xf0>
 8014cfe:	3c01      	subs	r4, #1
 8014d00:	e7eb      	b.n	8014cda <quorem+0xea>
 8014d02:	2000      	movs	r0, #0
 8014d04:	e7ee      	b.n	8014ce4 <quorem+0xf4>
	...

08014d08 <_dtoa_r>:
 8014d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d0c:	ed2d 8b02 	vpush	{d8}
 8014d10:	ec57 6b10 	vmov	r6, r7, d0
 8014d14:	b095      	sub	sp, #84	; 0x54
 8014d16:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8014d18:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8014d1c:	9105      	str	r1, [sp, #20]
 8014d1e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8014d22:	4604      	mov	r4, r0
 8014d24:	9209      	str	r2, [sp, #36]	; 0x24
 8014d26:	930f      	str	r3, [sp, #60]	; 0x3c
 8014d28:	b975      	cbnz	r5, 8014d48 <_dtoa_r+0x40>
 8014d2a:	2010      	movs	r0, #16
 8014d2c:	f001 fa56 	bl	80161dc <malloc>
 8014d30:	4602      	mov	r2, r0
 8014d32:	6260      	str	r0, [r4, #36]	; 0x24
 8014d34:	b920      	cbnz	r0, 8014d40 <_dtoa_r+0x38>
 8014d36:	4bb2      	ldr	r3, [pc, #712]	; (8015000 <_dtoa_r+0x2f8>)
 8014d38:	21ea      	movs	r1, #234	; 0xea
 8014d3a:	48b2      	ldr	r0, [pc, #712]	; (8015004 <_dtoa_r+0x2fc>)
 8014d3c:	f002 fe62 	bl	8017a04 <__assert_func>
 8014d40:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014d44:	6005      	str	r5, [r0, #0]
 8014d46:	60c5      	str	r5, [r0, #12]
 8014d48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014d4a:	6819      	ldr	r1, [r3, #0]
 8014d4c:	b151      	cbz	r1, 8014d64 <_dtoa_r+0x5c>
 8014d4e:	685a      	ldr	r2, [r3, #4]
 8014d50:	604a      	str	r2, [r1, #4]
 8014d52:	2301      	movs	r3, #1
 8014d54:	4093      	lsls	r3, r2
 8014d56:	608b      	str	r3, [r1, #8]
 8014d58:	4620      	mov	r0, r4
 8014d5a:	f001 faa7 	bl	80162ac <_Bfree>
 8014d5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014d60:	2200      	movs	r2, #0
 8014d62:	601a      	str	r2, [r3, #0]
 8014d64:	1e3b      	subs	r3, r7, #0
 8014d66:	bfb9      	ittee	lt
 8014d68:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8014d6c:	9303      	strlt	r3, [sp, #12]
 8014d6e:	2300      	movge	r3, #0
 8014d70:	f8c8 3000 	strge.w	r3, [r8]
 8014d74:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8014d78:	4ba3      	ldr	r3, [pc, #652]	; (8015008 <_dtoa_r+0x300>)
 8014d7a:	bfbc      	itt	lt
 8014d7c:	2201      	movlt	r2, #1
 8014d7e:	f8c8 2000 	strlt.w	r2, [r8]
 8014d82:	ea33 0309 	bics.w	r3, r3, r9
 8014d86:	d11b      	bne.n	8014dc0 <_dtoa_r+0xb8>
 8014d88:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014d8a:	f242 730f 	movw	r3, #9999	; 0x270f
 8014d8e:	6013      	str	r3, [r2, #0]
 8014d90:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014d94:	4333      	orrs	r3, r6
 8014d96:	f000 857a 	beq.w	801588e <_dtoa_r+0xb86>
 8014d9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014d9c:	b963      	cbnz	r3, 8014db8 <_dtoa_r+0xb0>
 8014d9e:	4b9b      	ldr	r3, [pc, #620]	; (801500c <_dtoa_r+0x304>)
 8014da0:	e024      	b.n	8014dec <_dtoa_r+0xe4>
 8014da2:	4b9b      	ldr	r3, [pc, #620]	; (8015010 <_dtoa_r+0x308>)
 8014da4:	9300      	str	r3, [sp, #0]
 8014da6:	3308      	adds	r3, #8
 8014da8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014daa:	6013      	str	r3, [r2, #0]
 8014dac:	9800      	ldr	r0, [sp, #0]
 8014dae:	b015      	add	sp, #84	; 0x54
 8014db0:	ecbd 8b02 	vpop	{d8}
 8014db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014db8:	4b94      	ldr	r3, [pc, #592]	; (801500c <_dtoa_r+0x304>)
 8014dba:	9300      	str	r3, [sp, #0]
 8014dbc:	3303      	adds	r3, #3
 8014dbe:	e7f3      	b.n	8014da8 <_dtoa_r+0xa0>
 8014dc0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014dc4:	2200      	movs	r2, #0
 8014dc6:	ec51 0b17 	vmov	r0, r1, d7
 8014dca:	2300      	movs	r3, #0
 8014dcc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8014dd0:	f7eb fe7a 	bl	8000ac8 <__aeabi_dcmpeq>
 8014dd4:	4680      	mov	r8, r0
 8014dd6:	b158      	cbz	r0, 8014df0 <_dtoa_r+0xe8>
 8014dd8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014dda:	2301      	movs	r3, #1
 8014ddc:	6013      	str	r3, [r2, #0]
 8014dde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014de0:	2b00      	cmp	r3, #0
 8014de2:	f000 8551 	beq.w	8015888 <_dtoa_r+0xb80>
 8014de6:	488b      	ldr	r0, [pc, #556]	; (8015014 <_dtoa_r+0x30c>)
 8014de8:	6018      	str	r0, [r3, #0]
 8014dea:	1e43      	subs	r3, r0, #1
 8014dec:	9300      	str	r3, [sp, #0]
 8014dee:	e7dd      	b.n	8014dac <_dtoa_r+0xa4>
 8014df0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8014df4:	aa12      	add	r2, sp, #72	; 0x48
 8014df6:	a913      	add	r1, sp, #76	; 0x4c
 8014df8:	4620      	mov	r0, r4
 8014dfa:	f001 fdff 	bl	80169fc <__d2b>
 8014dfe:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014e02:	4683      	mov	fp, r0
 8014e04:	2d00      	cmp	r5, #0
 8014e06:	d07c      	beq.n	8014f02 <_dtoa_r+0x1fa>
 8014e08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014e0a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8014e0e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014e12:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8014e16:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8014e1a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8014e1e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8014e22:	4b7d      	ldr	r3, [pc, #500]	; (8015018 <_dtoa_r+0x310>)
 8014e24:	2200      	movs	r2, #0
 8014e26:	4630      	mov	r0, r6
 8014e28:	4639      	mov	r1, r7
 8014e2a:	f7eb fa2d 	bl	8000288 <__aeabi_dsub>
 8014e2e:	a36e      	add	r3, pc, #440	; (adr r3, 8014fe8 <_dtoa_r+0x2e0>)
 8014e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e34:	f7eb fbe0 	bl	80005f8 <__aeabi_dmul>
 8014e38:	a36d      	add	r3, pc, #436	; (adr r3, 8014ff0 <_dtoa_r+0x2e8>)
 8014e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e3e:	f7eb fa25 	bl	800028c <__adddf3>
 8014e42:	4606      	mov	r6, r0
 8014e44:	4628      	mov	r0, r5
 8014e46:	460f      	mov	r7, r1
 8014e48:	f7eb fb6c 	bl	8000524 <__aeabi_i2d>
 8014e4c:	a36a      	add	r3, pc, #424	; (adr r3, 8014ff8 <_dtoa_r+0x2f0>)
 8014e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e52:	f7eb fbd1 	bl	80005f8 <__aeabi_dmul>
 8014e56:	4602      	mov	r2, r0
 8014e58:	460b      	mov	r3, r1
 8014e5a:	4630      	mov	r0, r6
 8014e5c:	4639      	mov	r1, r7
 8014e5e:	f7eb fa15 	bl	800028c <__adddf3>
 8014e62:	4606      	mov	r6, r0
 8014e64:	460f      	mov	r7, r1
 8014e66:	f7eb fe77 	bl	8000b58 <__aeabi_d2iz>
 8014e6a:	2200      	movs	r2, #0
 8014e6c:	4682      	mov	sl, r0
 8014e6e:	2300      	movs	r3, #0
 8014e70:	4630      	mov	r0, r6
 8014e72:	4639      	mov	r1, r7
 8014e74:	f7eb fe32 	bl	8000adc <__aeabi_dcmplt>
 8014e78:	b148      	cbz	r0, 8014e8e <_dtoa_r+0x186>
 8014e7a:	4650      	mov	r0, sl
 8014e7c:	f7eb fb52 	bl	8000524 <__aeabi_i2d>
 8014e80:	4632      	mov	r2, r6
 8014e82:	463b      	mov	r3, r7
 8014e84:	f7eb fe20 	bl	8000ac8 <__aeabi_dcmpeq>
 8014e88:	b908      	cbnz	r0, 8014e8e <_dtoa_r+0x186>
 8014e8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014e8e:	f1ba 0f16 	cmp.w	sl, #22
 8014e92:	d854      	bhi.n	8014f3e <_dtoa_r+0x236>
 8014e94:	4b61      	ldr	r3, [pc, #388]	; (801501c <_dtoa_r+0x314>)
 8014e96:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e9e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014ea2:	f7eb fe1b 	bl	8000adc <__aeabi_dcmplt>
 8014ea6:	2800      	cmp	r0, #0
 8014ea8:	d04b      	beq.n	8014f42 <_dtoa_r+0x23a>
 8014eaa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014eae:	2300      	movs	r3, #0
 8014eb0:	930e      	str	r3, [sp, #56]	; 0x38
 8014eb2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8014eb4:	1b5d      	subs	r5, r3, r5
 8014eb6:	1e6b      	subs	r3, r5, #1
 8014eb8:	9304      	str	r3, [sp, #16]
 8014eba:	bf43      	ittte	mi
 8014ebc:	2300      	movmi	r3, #0
 8014ebe:	f1c5 0801 	rsbmi	r8, r5, #1
 8014ec2:	9304      	strmi	r3, [sp, #16]
 8014ec4:	f04f 0800 	movpl.w	r8, #0
 8014ec8:	f1ba 0f00 	cmp.w	sl, #0
 8014ecc:	db3b      	blt.n	8014f46 <_dtoa_r+0x23e>
 8014ece:	9b04      	ldr	r3, [sp, #16]
 8014ed0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8014ed4:	4453      	add	r3, sl
 8014ed6:	9304      	str	r3, [sp, #16]
 8014ed8:	2300      	movs	r3, #0
 8014eda:	9306      	str	r3, [sp, #24]
 8014edc:	9b05      	ldr	r3, [sp, #20]
 8014ede:	2b09      	cmp	r3, #9
 8014ee0:	d869      	bhi.n	8014fb6 <_dtoa_r+0x2ae>
 8014ee2:	2b05      	cmp	r3, #5
 8014ee4:	bfc4      	itt	gt
 8014ee6:	3b04      	subgt	r3, #4
 8014ee8:	9305      	strgt	r3, [sp, #20]
 8014eea:	9b05      	ldr	r3, [sp, #20]
 8014eec:	f1a3 0302 	sub.w	r3, r3, #2
 8014ef0:	bfcc      	ite	gt
 8014ef2:	2500      	movgt	r5, #0
 8014ef4:	2501      	movle	r5, #1
 8014ef6:	2b03      	cmp	r3, #3
 8014ef8:	d869      	bhi.n	8014fce <_dtoa_r+0x2c6>
 8014efa:	e8df f003 	tbb	[pc, r3]
 8014efe:	4e2c      	.short	0x4e2c
 8014f00:	5a4c      	.short	0x5a4c
 8014f02:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8014f06:	441d      	add	r5, r3
 8014f08:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8014f0c:	2b20      	cmp	r3, #32
 8014f0e:	bfc1      	itttt	gt
 8014f10:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8014f14:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8014f18:	fa09 f303 	lslgt.w	r3, r9, r3
 8014f1c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8014f20:	bfda      	itte	le
 8014f22:	f1c3 0320 	rsble	r3, r3, #32
 8014f26:	fa06 f003 	lslle.w	r0, r6, r3
 8014f2a:	4318      	orrgt	r0, r3
 8014f2c:	f7eb faea 	bl	8000504 <__aeabi_ui2d>
 8014f30:	2301      	movs	r3, #1
 8014f32:	4606      	mov	r6, r0
 8014f34:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8014f38:	3d01      	subs	r5, #1
 8014f3a:	9310      	str	r3, [sp, #64]	; 0x40
 8014f3c:	e771      	b.n	8014e22 <_dtoa_r+0x11a>
 8014f3e:	2301      	movs	r3, #1
 8014f40:	e7b6      	b.n	8014eb0 <_dtoa_r+0x1a8>
 8014f42:	900e      	str	r0, [sp, #56]	; 0x38
 8014f44:	e7b5      	b.n	8014eb2 <_dtoa_r+0x1aa>
 8014f46:	f1ca 0300 	rsb	r3, sl, #0
 8014f4a:	9306      	str	r3, [sp, #24]
 8014f4c:	2300      	movs	r3, #0
 8014f4e:	eba8 080a 	sub.w	r8, r8, sl
 8014f52:	930d      	str	r3, [sp, #52]	; 0x34
 8014f54:	e7c2      	b.n	8014edc <_dtoa_r+0x1d4>
 8014f56:	2300      	movs	r3, #0
 8014f58:	9308      	str	r3, [sp, #32]
 8014f5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014f5c:	2b00      	cmp	r3, #0
 8014f5e:	dc39      	bgt.n	8014fd4 <_dtoa_r+0x2cc>
 8014f60:	f04f 0901 	mov.w	r9, #1
 8014f64:	f8cd 9004 	str.w	r9, [sp, #4]
 8014f68:	464b      	mov	r3, r9
 8014f6a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8014f6e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8014f70:	2200      	movs	r2, #0
 8014f72:	6042      	str	r2, [r0, #4]
 8014f74:	2204      	movs	r2, #4
 8014f76:	f102 0614 	add.w	r6, r2, #20
 8014f7a:	429e      	cmp	r6, r3
 8014f7c:	6841      	ldr	r1, [r0, #4]
 8014f7e:	d92f      	bls.n	8014fe0 <_dtoa_r+0x2d8>
 8014f80:	4620      	mov	r0, r4
 8014f82:	f001 f953 	bl	801622c <_Balloc>
 8014f86:	9000      	str	r0, [sp, #0]
 8014f88:	2800      	cmp	r0, #0
 8014f8a:	d14b      	bne.n	8015024 <_dtoa_r+0x31c>
 8014f8c:	4b24      	ldr	r3, [pc, #144]	; (8015020 <_dtoa_r+0x318>)
 8014f8e:	4602      	mov	r2, r0
 8014f90:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8014f94:	e6d1      	b.n	8014d3a <_dtoa_r+0x32>
 8014f96:	2301      	movs	r3, #1
 8014f98:	e7de      	b.n	8014f58 <_dtoa_r+0x250>
 8014f9a:	2300      	movs	r3, #0
 8014f9c:	9308      	str	r3, [sp, #32]
 8014f9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014fa0:	eb0a 0903 	add.w	r9, sl, r3
 8014fa4:	f109 0301 	add.w	r3, r9, #1
 8014fa8:	2b01      	cmp	r3, #1
 8014faa:	9301      	str	r3, [sp, #4]
 8014fac:	bfb8      	it	lt
 8014fae:	2301      	movlt	r3, #1
 8014fb0:	e7dd      	b.n	8014f6e <_dtoa_r+0x266>
 8014fb2:	2301      	movs	r3, #1
 8014fb4:	e7f2      	b.n	8014f9c <_dtoa_r+0x294>
 8014fb6:	2501      	movs	r5, #1
 8014fb8:	2300      	movs	r3, #0
 8014fba:	9305      	str	r3, [sp, #20]
 8014fbc:	9508      	str	r5, [sp, #32]
 8014fbe:	f04f 39ff 	mov.w	r9, #4294967295
 8014fc2:	2200      	movs	r2, #0
 8014fc4:	f8cd 9004 	str.w	r9, [sp, #4]
 8014fc8:	2312      	movs	r3, #18
 8014fca:	9209      	str	r2, [sp, #36]	; 0x24
 8014fcc:	e7cf      	b.n	8014f6e <_dtoa_r+0x266>
 8014fce:	2301      	movs	r3, #1
 8014fd0:	9308      	str	r3, [sp, #32]
 8014fd2:	e7f4      	b.n	8014fbe <_dtoa_r+0x2b6>
 8014fd4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8014fd8:	f8cd 9004 	str.w	r9, [sp, #4]
 8014fdc:	464b      	mov	r3, r9
 8014fde:	e7c6      	b.n	8014f6e <_dtoa_r+0x266>
 8014fe0:	3101      	adds	r1, #1
 8014fe2:	6041      	str	r1, [r0, #4]
 8014fe4:	0052      	lsls	r2, r2, #1
 8014fe6:	e7c6      	b.n	8014f76 <_dtoa_r+0x26e>
 8014fe8:	636f4361 	.word	0x636f4361
 8014fec:	3fd287a7 	.word	0x3fd287a7
 8014ff0:	8b60c8b3 	.word	0x8b60c8b3
 8014ff4:	3fc68a28 	.word	0x3fc68a28
 8014ff8:	509f79fb 	.word	0x509f79fb
 8014ffc:	3fd34413 	.word	0x3fd34413
 8015000:	0801a68e 	.word	0x0801a68e
 8015004:	0801a6a5 	.word	0x0801a6a5
 8015008:	7ff00000 	.word	0x7ff00000
 801500c:	0801a68a 	.word	0x0801a68a
 8015010:	0801a681 	.word	0x0801a681
 8015014:	0801a96a 	.word	0x0801a96a
 8015018:	3ff80000 	.word	0x3ff80000
 801501c:	0801a880 	.word	0x0801a880
 8015020:	0801a704 	.word	0x0801a704
 8015024:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015026:	9a00      	ldr	r2, [sp, #0]
 8015028:	601a      	str	r2, [r3, #0]
 801502a:	9b01      	ldr	r3, [sp, #4]
 801502c:	2b0e      	cmp	r3, #14
 801502e:	f200 80ad 	bhi.w	801518c <_dtoa_r+0x484>
 8015032:	2d00      	cmp	r5, #0
 8015034:	f000 80aa 	beq.w	801518c <_dtoa_r+0x484>
 8015038:	f1ba 0f00 	cmp.w	sl, #0
 801503c:	dd36      	ble.n	80150ac <_dtoa_r+0x3a4>
 801503e:	4ac3      	ldr	r2, [pc, #780]	; (801534c <_dtoa_r+0x644>)
 8015040:	f00a 030f 	and.w	r3, sl, #15
 8015044:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8015048:	ed93 7b00 	vldr	d7, [r3]
 801504c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8015050:	ea4f 172a 	mov.w	r7, sl, asr #4
 8015054:	eeb0 8a47 	vmov.f32	s16, s14
 8015058:	eef0 8a67 	vmov.f32	s17, s15
 801505c:	d016      	beq.n	801508c <_dtoa_r+0x384>
 801505e:	4bbc      	ldr	r3, [pc, #752]	; (8015350 <_dtoa_r+0x648>)
 8015060:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015064:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015068:	f7eb fbf0 	bl	800084c <__aeabi_ddiv>
 801506c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015070:	f007 070f 	and.w	r7, r7, #15
 8015074:	2503      	movs	r5, #3
 8015076:	4eb6      	ldr	r6, [pc, #728]	; (8015350 <_dtoa_r+0x648>)
 8015078:	b957      	cbnz	r7, 8015090 <_dtoa_r+0x388>
 801507a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801507e:	ec53 2b18 	vmov	r2, r3, d8
 8015082:	f7eb fbe3 	bl	800084c <__aeabi_ddiv>
 8015086:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801508a:	e029      	b.n	80150e0 <_dtoa_r+0x3d8>
 801508c:	2502      	movs	r5, #2
 801508e:	e7f2      	b.n	8015076 <_dtoa_r+0x36e>
 8015090:	07f9      	lsls	r1, r7, #31
 8015092:	d508      	bpl.n	80150a6 <_dtoa_r+0x39e>
 8015094:	ec51 0b18 	vmov	r0, r1, d8
 8015098:	e9d6 2300 	ldrd	r2, r3, [r6]
 801509c:	f7eb faac 	bl	80005f8 <__aeabi_dmul>
 80150a0:	ec41 0b18 	vmov	d8, r0, r1
 80150a4:	3501      	adds	r5, #1
 80150a6:	107f      	asrs	r7, r7, #1
 80150a8:	3608      	adds	r6, #8
 80150aa:	e7e5      	b.n	8015078 <_dtoa_r+0x370>
 80150ac:	f000 80a6 	beq.w	80151fc <_dtoa_r+0x4f4>
 80150b0:	f1ca 0600 	rsb	r6, sl, #0
 80150b4:	4ba5      	ldr	r3, [pc, #660]	; (801534c <_dtoa_r+0x644>)
 80150b6:	4fa6      	ldr	r7, [pc, #664]	; (8015350 <_dtoa_r+0x648>)
 80150b8:	f006 020f 	and.w	r2, r6, #15
 80150bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80150c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150c4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80150c8:	f7eb fa96 	bl	80005f8 <__aeabi_dmul>
 80150cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80150d0:	1136      	asrs	r6, r6, #4
 80150d2:	2300      	movs	r3, #0
 80150d4:	2502      	movs	r5, #2
 80150d6:	2e00      	cmp	r6, #0
 80150d8:	f040 8085 	bne.w	80151e6 <_dtoa_r+0x4de>
 80150dc:	2b00      	cmp	r3, #0
 80150de:	d1d2      	bne.n	8015086 <_dtoa_r+0x37e>
 80150e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80150e2:	2b00      	cmp	r3, #0
 80150e4:	f000 808c 	beq.w	8015200 <_dtoa_r+0x4f8>
 80150e8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80150ec:	4b99      	ldr	r3, [pc, #612]	; (8015354 <_dtoa_r+0x64c>)
 80150ee:	2200      	movs	r2, #0
 80150f0:	4630      	mov	r0, r6
 80150f2:	4639      	mov	r1, r7
 80150f4:	f7eb fcf2 	bl	8000adc <__aeabi_dcmplt>
 80150f8:	2800      	cmp	r0, #0
 80150fa:	f000 8081 	beq.w	8015200 <_dtoa_r+0x4f8>
 80150fe:	9b01      	ldr	r3, [sp, #4]
 8015100:	2b00      	cmp	r3, #0
 8015102:	d07d      	beq.n	8015200 <_dtoa_r+0x4f8>
 8015104:	f1b9 0f00 	cmp.w	r9, #0
 8015108:	dd3c      	ble.n	8015184 <_dtoa_r+0x47c>
 801510a:	f10a 33ff 	add.w	r3, sl, #4294967295
 801510e:	9307      	str	r3, [sp, #28]
 8015110:	2200      	movs	r2, #0
 8015112:	4b91      	ldr	r3, [pc, #580]	; (8015358 <_dtoa_r+0x650>)
 8015114:	4630      	mov	r0, r6
 8015116:	4639      	mov	r1, r7
 8015118:	f7eb fa6e 	bl	80005f8 <__aeabi_dmul>
 801511c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015120:	3501      	adds	r5, #1
 8015122:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8015126:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801512a:	4628      	mov	r0, r5
 801512c:	f7eb f9fa 	bl	8000524 <__aeabi_i2d>
 8015130:	4632      	mov	r2, r6
 8015132:	463b      	mov	r3, r7
 8015134:	f7eb fa60 	bl	80005f8 <__aeabi_dmul>
 8015138:	4b88      	ldr	r3, [pc, #544]	; (801535c <_dtoa_r+0x654>)
 801513a:	2200      	movs	r2, #0
 801513c:	f7eb f8a6 	bl	800028c <__adddf3>
 8015140:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8015144:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015148:	9303      	str	r3, [sp, #12]
 801514a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801514c:	2b00      	cmp	r3, #0
 801514e:	d15c      	bne.n	801520a <_dtoa_r+0x502>
 8015150:	4b83      	ldr	r3, [pc, #524]	; (8015360 <_dtoa_r+0x658>)
 8015152:	2200      	movs	r2, #0
 8015154:	4630      	mov	r0, r6
 8015156:	4639      	mov	r1, r7
 8015158:	f7eb f896 	bl	8000288 <__aeabi_dsub>
 801515c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015160:	4606      	mov	r6, r0
 8015162:	460f      	mov	r7, r1
 8015164:	f7eb fcd8 	bl	8000b18 <__aeabi_dcmpgt>
 8015168:	2800      	cmp	r0, #0
 801516a:	f040 8296 	bne.w	801569a <_dtoa_r+0x992>
 801516e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8015172:	4630      	mov	r0, r6
 8015174:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015178:	4639      	mov	r1, r7
 801517a:	f7eb fcaf 	bl	8000adc <__aeabi_dcmplt>
 801517e:	2800      	cmp	r0, #0
 8015180:	f040 8288 	bne.w	8015694 <_dtoa_r+0x98c>
 8015184:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8015188:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801518c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801518e:	2b00      	cmp	r3, #0
 8015190:	f2c0 8158 	blt.w	8015444 <_dtoa_r+0x73c>
 8015194:	f1ba 0f0e 	cmp.w	sl, #14
 8015198:	f300 8154 	bgt.w	8015444 <_dtoa_r+0x73c>
 801519c:	4b6b      	ldr	r3, [pc, #428]	; (801534c <_dtoa_r+0x644>)
 801519e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80151a2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80151a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80151a8:	2b00      	cmp	r3, #0
 80151aa:	f280 80e3 	bge.w	8015374 <_dtoa_r+0x66c>
 80151ae:	9b01      	ldr	r3, [sp, #4]
 80151b0:	2b00      	cmp	r3, #0
 80151b2:	f300 80df 	bgt.w	8015374 <_dtoa_r+0x66c>
 80151b6:	f040 826d 	bne.w	8015694 <_dtoa_r+0x98c>
 80151ba:	4b69      	ldr	r3, [pc, #420]	; (8015360 <_dtoa_r+0x658>)
 80151bc:	2200      	movs	r2, #0
 80151be:	4640      	mov	r0, r8
 80151c0:	4649      	mov	r1, r9
 80151c2:	f7eb fa19 	bl	80005f8 <__aeabi_dmul>
 80151c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80151ca:	f7eb fc9b 	bl	8000b04 <__aeabi_dcmpge>
 80151ce:	9e01      	ldr	r6, [sp, #4]
 80151d0:	4637      	mov	r7, r6
 80151d2:	2800      	cmp	r0, #0
 80151d4:	f040 8243 	bne.w	801565e <_dtoa_r+0x956>
 80151d8:	9d00      	ldr	r5, [sp, #0]
 80151da:	2331      	movs	r3, #49	; 0x31
 80151dc:	f805 3b01 	strb.w	r3, [r5], #1
 80151e0:	f10a 0a01 	add.w	sl, sl, #1
 80151e4:	e23f      	b.n	8015666 <_dtoa_r+0x95e>
 80151e6:	07f2      	lsls	r2, r6, #31
 80151e8:	d505      	bpl.n	80151f6 <_dtoa_r+0x4ee>
 80151ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80151ee:	f7eb fa03 	bl	80005f8 <__aeabi_dmul>
 80151f2:	3501      	adds	r5, #1
 80151f4:	2301      	movs	r3, #1
 80151f6:	1076      	asrs	r6, r6, #1
 80151f8:	3708      	adds	r7, #8
 80151fa:	e76c      	b.n	80150d6 <_dtoa_r+0x3ce>
 80151fc:	2502      	movs	r5, #2
 80151fe:	e76f      	b.n	80150e0 <_dtoa_r+0x3d8>
 8015200:	9b01      	ldr	r3, [sp, #4]
 8015202:	f8cd a01c 	str.w	sl, [sp, #28]
 8015206:	930c      	str	r3, [sp, #48]	; 0x30
 8015208:	e78d      	b.n	8015126 <_dtoa_r+0x41e>
 801520a:	9900      	ldr	r1, [sp, #0]
 801520c:	980c      	ldr	r0, [sp, #48]	; 0x30
 801520e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015210:	4b4e      	ldr	r3, [pc, #312]	; (801534c <_dtoa_r+0x644>)
 8015212:	ed9d 7b02 	vldr	d7, [sp, #8]
 8015216:	4401      	add	r1, r0
 8015218:	9102      	str	r1, [sp, #8]
 801521a:	9908      	ldr	r1, [sp, #32]
 801521c:	eeb0 8a47 	vmov.f32	s16, s14
 8015220:	eef0 8a67 	vmov.f32	s17, s15
 8015224:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015228:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801522c:	2900      	cmp	r1, #0
 801522e:	d045      	beq.n	80152bc <_dtoa_r+0x5b4>
 8015230:	494c      	ldr	r1, [pc, #304]	; (8015364 <_dtoa_r+0x65c>)
 8015232:	2000      	movs	r0, #0
 8015234:	f7eb fb0a 	bl	800084c <__aeabi_ddiv>
 8015238:	ec53 2b18 	vmov	r2, r3, d8
 801523c:	f7eb f824 	bl	8000288 <__aeabi_dsub>
 8015240:	9d00      	ldr	r5, [sp, #0]
 8015242:	ec41 0b18 	vmov	d8, r0, r1
 8015246:	4639      	mov	r1, r7
 8015248:	4630      	mov	r0, r6
 801524a:	f7eb fc85 	bl	8000b58 <__aeabi_d2iz>
 801524e:	900c      	str	r0, [sp, #48]	; 0x30
 8015250:	f7eb f968 	bl	8000524 <__aeabi_i2d>
 8015254:	4602      	mov	r2, r0
 8015256:	460b      	mov	r3, r1
 8015258:	4630      	mov	r0, r6
 801525a:	4639      	mov	r1, r7
 801525c:	f7eb f814 	bl	8000288 <__aeabi_dsub>
 8015260:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015262:	3330      	adds	r3, #48	; 0x30
 8015264:	f805 3b01 	strb.w	r3, [r5], #1
 8015268:	ec53 2b18 	vmov	r2, r3, d8
 801526c:	4606      	mov	r6, r0
 801526e:	460f      	mov	r7, r1
 8015270:	f7eb fc34 	bl	8000adc <__aeabi_dcmplt>
 8015274:	2800      	cmp	r0, #0
 8015276:	d165      	bne.n	8015344 <_dtoa_r+0x63c>
 8015278:	4632      	mov	r2, r6
 801527a:	463b      	mov	r3, r7
 801527c:	4935      	ldr	r1, [pc, #212]	; (8015354 <_dtoa_r+0x64c>)
 801527e:	2000      	movs	r0, #0
 8015280:	f7eb f802 	bl	8000288 <__aeabi_dsub>
 8015284:	ec53 2b18 	vmov	r2, r3, d8
 8015288:	f7eb fc28 	bl	8000adc <__aeabi_dcmplt>
 801528c:	2800      	cmp	r0, #0
 801528e:	f040 80b9 	bne.w	8015404 <_dtoa_r+0x6fc>
 8015292:	9b02      	ldr	r3, [sp, #8]
 8015294:	429d      	cmp	r5, r3
 8015296:	f43f af75 	beq.w	8015184 <_dtoa_r+0x47c>
 801529a:	4b2f      	ldr	r3, [pc, #188]	; (8015358 <_dtoa_r+0x650>)
 801529c:	ec51 0b18 	vmov	r0, r1, d8
 80152a0:	2200      	movs	r2, #0
 80152a2:	f7eb f9a9 	bl	80005f8 <__aeabi_dmul>
 80152a6:	4b2c      	ldr	r3, [pc, #176]	; (8015358 <_dtoa_r+0x650>)
 80152a8:	ec41 0b18 	vmov	d8, r0, r1
 80152ac:	2200      	movs	r2, #0
 80152ae:	4630      	mov	r0, r6
 80152b0:	4639      	mov	r1, r7
 80152b2:	f7eb f9a1 	bl	80005f8 <__aeabi_dmul>
 80152b6:	4606      	mov	r6, r0
 80152b8:	460f      	mov	r7, r1
 80152ba:	e7c4      	b.n	8015246 <_dtoa_r+0x53e>
 80152bc:	ec51 0b17 	vmov	r0, r1, d7
 80152c0:	f7eb f99a 	bl	80005f8 <__aeabi_dmul>
 80152c4:	9b02      	ldr	r3, [sp, #8]
 80152c6:	9d00      	ldr	r5, [sp, #0]
 80152c8:	930c      	str	r3, [sp, #48]	; 0x30
 80152ca:	ec41 0b18 	vmov	d8, r0, r1
 80152ce:	4639      	mov	r1, r7
 80152d0:	4630      	mov	r0, r6
 80152d2:	f7eb fc41 	bl	8000b58 <__aeabi_d2iz>
 80152d6:	9011      	str	r0, [sp, #68]	; 0x44
 80152d8:	f7eb f924 	bl	8000524 <__aeabi_i2d>
 80152dc:	4602      	mov	r2, r0
 80152de:	460b      	mov	r3, r1
 80152e0:	4630      	mov	r0, r6
 80152e2:	4639      	mov	r1, r7
 80152e4:	f7ea ffd0 	bl	8000288 <__aeabi_dsub>
 80152e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80152ea:	3330      	adds	r3, #48	; 0x30
 80152ec:	f805 3b01 	strb.w	r3, [r5], #1
 80152f0:	9b02      	ldr	r3, [sp, #8]
 80152f2:	429d      	cmp	r5, r3
 80152f4:	4606      	mov	r6, r0
 80152f6:	460f      	mov	r7, r1
 80152f8:	f04f 0200 	mov.w	r2, #0
 80152fc:	d134      	bne.n	8015368 <_dtoa_r+0x660>
 80152fe:	4b19      	ldr	r3, [pc, #100]	; (8015364 <_dtoa_r+0x65c>)
 8015300:	ec51 0b18 	vmov	r0, r1, d8
 8015304:	f7ea ffc2 	bl	800028c <__adddf3>
 8015308:	4602      	mov	r2, r0
 801530a:	460b      	mov	r3, r1
 801530c:	4630      	mov	r0, r6
 801530e:	4639      	mov	r1, r7
 8015310:	f7eb fc02 	bl	8000b18 <__aeabi_dcmpgt>
 8015314:	2800      	cmp	r0, #0
 8015316:	d175      	bne.n	8015404 <_dtoa_r+0x6fc>
 8015318:	ec53 2b18 	vmov	r2, r3, d8
 801531c:	4911      	ldr	r1, [pc, #68]	; (8015364 <_dtoa_r+0x65c>)
 801531e:	2000      	movs	r0, #0
 8015320:	f7ea ffb2 	bl	8000288 <__aeabi_dsub>
 8015324:	4602      	mov	r2, r0
 8015326:	460b      	mov	r3, r1
 8015328:	4630      	mov	r0, r6
 801532a:	4639      	mov	r1, r7
 801532c:	f7eb fbd6 	bl	8000adc <__aeabi_dcmplt>
 8015330:	2800      	cmp	r0, #0
 8015332:	f43f af27 	beq.w	8015184 <_dtoa_r+0x47c>
 8015336:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8015338:	1e6b      	subs	r3, r5, #1
 801533a:	930c      	str	r3, [sp, #48]	; 0x30
 801533c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015340:	2b30      	cmp	r3, #48	; 0x30
 8015342:	d0f8      	beq.n	8015336 <_dtoa_r+0x62e>
 8015344:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8015348:	e04a      	b.n	80153e0 <_dtoa_r+0x6d8>
 801534a:	bf00      	nop
 801534c:	0801a880 	.word	0x0801a880
 8015350:	0801a858 	.word	0x0801a858
 8015354:	3ff00000 	.word	0x3ff00000
 8015358:	40240000 	.word	0x40240000
 801535c:	401c0000 	.word	0x401c0000
 8015360:	40140000 	.word	0x40140000
 8015364:	3fe00000 	.word	0x3fe00000
 8015368:	4baf      	ldr	r3, [pc, #700]	; (8015628 <_dtoa_r+0x920>)
 801536a:	f7eb f945 	bl	80005f8 <__aeabi_dmul>
 801536e:	4606      	mov	r6, r0
 8015370:	460f      	mov	r7, r1
 8015372:	e7ac      	b.n	80152ce <_dtoa_r+0x5c6>
 8015374:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8015378:	9d00      	ldr	r5, [sp, #0]
 801537a:	4642      	mov	r2, r8
 801537c:	464b      	mov	r3, r9
 801537e:	4630      	mov	r0, r6
 8015380:	4639      	mov	r1, r7
 8015382:	f7eb fa63 	bl	800084c <__aeabi_ddiv>
 8015386:	f7eb fbe7 	bl	8000b58 <__aeabi_d2iz>
 801538a:	9002      	str	r0, [sp, #8]
 801538c:	f7eb f8ca 	bl	8000524 <__aeabi_i2d>
 8015390:	4642      	mov	r2, r8
 8015392:	464b      	mov	r3, r9
 8015394:	f7eb f930 	bl	80005f8 <__aeabi_dmul>
 8015398:	4602      	mov	r2, r0
 801539a:	460b      	mov	r3, r1
 801539c:	4630      	mov	r0, r6
 801539e:	4639      	mov	r1, r7
 80153a0:	f7ea ff72 	bl	8000288 <__aeabi_dsub>
 80153a4:	9e02      	ldr	r6, [sp, #8]
 80153a6:	9f01      	ldr	r7, [sp, #4]
 80153a8:	3630      	adds	r6, #48	; 0x30
 80153aa:	f805 6b01 	strb.w	r6, [r5], #1
 80153ae:	9e00      	ldr	r6, [sp, #0]
 80153b0:	1bae      	subs	r6, r5, r6
 80153b2:	42b7      	cmp	r7, r6
 80153b4:	4602      	mov	r2, r0
 80153b6:	460b      	mov	r3, r1
 80153b8:	d137      	bne.n	801542a <_dtoa_r+0x722>
 80153ba:	f7ea ff67 	bl	800028c <__adddf3>
 80153be:	4642      	mov	r2, r8
 80153c0:	464b      	mov	r3, r9
 80153c2:	4606      	mov	r6, r0
 80153c4:	460f      	mov	r7, r1
 80153c6:	f7eb fba7 	bl	8000b18 <__aeabi_dcmpgt>
 80153ca:	b9c8      	cbnz	r0, 8015400 <_dtoa_r+0x6f8>
 80153cc:	4642      	mov	r2, r8
 80153ce:	464b      	mov	r3, r9
 80153d0:	4630      	mov	r0, r6
 80153d2:	4639      	mov	r1, r7
 80153d4:	f7eb fb78 	bl	8000ac8 <__aeabi_dcmpeq>
 80153d8:	b110      	cbz	r0, 80153e0 <_dtoa_r+0x6d8>
 80153da:	9b02      	ldr	r3, [sp, #8]
 80153dc:	07d9      	lsls	r1, r3, #31
 80153de:	d40f      	bmi.n	8015400 <_dtoa_r+0x6f8>
 80153e0:	4620      	mov	r0, r4
 80153e2:	4659      	mov	r1, fp
 80153e4:	f000 ff62 	bl	80162ac <_Bfree>
 80153e8:	2300      	movs	r3, #0
 80153ea:	702b      	strb	r3, [r5, #0]
 80153ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80153ee:	f10a 0001 	add.w	r0, sl, #1
 80153f2:	6018      	str	r0, [r3, #0]
 80153f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80153f6:	2b00      	cmp	r3, #0
 80153f8:	f43f acd8 	beq.w	8014dac <_dtoa_r+0xa4>
 80153fc:	601d      	str	r5, [r3, #0]
 80153fe:	e4d5      	b.n	8014dac <_dtoa_r+0xa4>
 8015400:	f8cd a01c 	str.w	sl, [sp, #28]
 8015404:	462b      	mov	r3, r5
 8015406:	461d      	mov	r5, r3
 8015408:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801540c:	2a39      	cmp	r2, #57	; 0x39
 801540e:	d108      	bne.n	8015422 <_dtoa_r+0x71a>
 8015410:	9a00      	ldr	r2, [sp, #0]
 8015412:	429a      	cmp	r2, r3
 8015414:	d1f7      	bne.n	8015406 <_dtoa_r+0x6fe>
 8015416:	9a07      	ldr	r2, [sp, #28]
 8015418:	9900      	ldr	r1, [sp, #0]
 801541a:	3201      	adds	r2, #1
 801541c:	9207      	str	r2, [sp, #28]
 801541e:	2230      	movs	r2, #48	; 0x30
 8015420:	700a      	strb	r2, [r1, #0]
 8015422:	781a      	ldrb	r2, [r3, #0]
 8015424:	3201      	adds	r2, #1
 8015426:	701a      	strb	r2, [r3, #0]
 8015428:	e78c      	b.n	8015344 <_dtoa_r+0x63c>
 801542a:	4b7f      	ldr	r3, [pc, #508]	; (8015628 <_dtoa_r+0x920>)
 801542c:	2200      	movs	r2, #0
 801542e:	f7eb f8e3 	bl	80005f8 <__aeabi_dmul>
 8015432:	2200      	movs	r2, #0
 8015434:	2300      	movs	r3, #0
 8015436:	4606      	mov	r6, r0
 8015438:	460f      	mov	r7, r1
 801543a:	f7eb fb45 	bl	8000ac8 <__aeabi_dcmpeq>
 801543e:	2800      	cmp	r0, #0
 8015440:	d09b      	beq.n	801537a <_dtoa_r+0x672>
 8015442:	e7cd      	b.n	80153e0 <_dtoa_r+0x6d8>
 8015444:	9a08      	ldr	r2, [sp, #32]
 8015446:	2a00      	cmp	r2, #0
 8015448:	f000 80c4 	beq.w	80155d4 <_dtoa_r+0x8cc>
 801544c:	9a05      	ldr	r2, [sp, #20]
 801544e:	2a01      	cmp	r2, #1
 8015450:	f300 80a8 	bgt.w	80155a4 <_dtoa_r+0x89c>
 8015454:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8015456:	2a00      	cmp	r2, #0
 8015458:	f000 80a0 	beq.w	801559c <_dtoa_r+0x894>
 801545c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8015460:	9e06      	ldr	r6, [sp, #24]
 8015462:	4645      	mov	r5, r8
 8015464:	9a04      	ldr	r2, [sp, #16]
 8015466:	2101      	movs	r1, #1
 8015468:	441a      	add	r2, r3
 801546a:	4620      	mov	r0, r4
 801546c:	4498      	add	r8, r3
 801546e:	9204      	str	r2, [sp, #16]
 8015470:	f001 f822 	bl	80164b8 <__i2b>
 8015474:	4607      	mov	r7, r0
 8015476:	2d00      	cmp	r5, #0
 8015478:	dd0b      	ble.n	8015492 <_dtoa_r+0x78a>
 801547a:	9b04      	ldr	r3, [sp, #16]
 801547c:	2b00      	cmp	r3, #0
 801547e:	dd08      	ble.n	8015492 <_dtoa_r+0x78a>
 8015480:	42ab      	cmp	r3, r5
 8015482:	9a04      	ldr	r2, [sp, #16]
 8015484:	bfa8      	it	ge
 8015486:	462b      	movge	r3, r5
 8015488:	eba8 0803 	sub.w	r8, r8, r3
 801548c:	1aed      	subs	r5, r5, r3
 801548e:	1ad3      	subs	r3, r2, r3
 8015490:	9304      	str	r3, [sp, #16]
 8015492:	9b06      	ldr	r3, [sp, #24]
 8015494:	b1fb      	cbz	r3, 80154d6 <_dtoa_r+0x7ce>
 8015496:	9b08      	ldr	r3, [sp, #32]
 8015498:	2b00      	cmp	r3, #0
 801549a:	f000 809f 	beq.w	80155dc <_dtoa_r+0x8d4>
 801549e:	2e00      	cmp	r6, #0
 80154a0:	dd11      	ble.n	80154c6 <_dtoa_r+0x7be>
 80154a2:	4639      	mov	r1, r7
 80154a4:	4632      	mov	r2, r6
 80154a6:	4620      	mov	r0, r4
 80154a8:	f001 f8c2 	bl	8016630 <__pow5mult>
 80154ac:	465a      	mov	r2, fp
 80154ae:	4601      	mov	r1, r0
 80154b0:	4607      	mov	r7, r0
 80154b2:	4620      	mov	r0, r4
 80154b4:	f001 f816 	bl	80164e4 <__multiply>
 80154b8:	4659      	mov	r1, fp
 80154ba:	9007      	str	r0, [sp, #28]
 80154bc:	4620      	mov	r0, r4
 80154be:	f000 fef5 	bl	80162ac <_Bfree>
 80154c2:	9b07      	ldr	r3, [sp, #28]
 80154c4:	469b      	mov	fp, r3
 80154c6:	9b06      	ldr	r3, [sp, #24]
 80154c8:	1b9a      	subs	r2, r3, r6
 80154ca:	d004      	beq.n	80154d6 <_dtoa_r+0x7ce>
 80154cc:	4659      	mov	r1, fp
 80154ce:	4620      	mov	r0, r4
 80154d0:	f001 f8ae 	bl	8016630 <__pow5mult>
 80154d4:	4683      	mov	fp, r0
 80154d6:	2101      	movs	r1, #1
 80154d8:	4620      	mov	r0, r4
 80154da:	f000 ffed 	bl	80164b8 <__i2b>
 80154de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80154e0:	2b00      	cmp	r3, #0
 80154e2:	4606      	mov	r6, r0
 80154e4:	dd7c      	ble.n	80155e0 <_dtoa_r+0x8d8>
 80154e6:	461a      	mov	r2, r3
 80154e8:	4601      	mov	r1, r0
 80154ea:	4620      	mov	r0, r4
 80154ec:	f001 f8a0 	bl	8016630 <__pow5mult>
 80154f0:	9b05      	ldr	r3, [sp, #20]
 80154f2:	2b01      	cmp	r3, #1
 80154f4:	4606      	mov	r6, r0
 80154f6:	dd76      	ble.n	80155e6 <_dtoa_r+0x8de>
 80154f8:	2300      	movs	r3, #0
 80154fa:	9306      	str	r3, [sp, #24]
 80154fc:	6933      	ldr	r3, [r6, #16]
 80154fe:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8015502:	6918      	ldr	r0, [r3, #16]
 8015504:	f000 ff88 	bl	8016418 <__hi0bits>
 8015508:	f1c0 0020 	rsb	r0, r0, #32
 801550c:	9b04      	ldr	r3, [sp, #16]
 801550e:	4418      	add	r0, r3
 8015510:	f010 001f 	ands.w	r0, r0, #31
 8015514:	f000 8086 	beq.w	8015624 <_dtoa_r+0x91c>
 8015518:	f1c0 0320 	rsb	r3, r0, #32
 801551c:	2b04      	cmp	r3, #4
 801551e:	dd7f      	ble.n	8015620 <_dtoa_r+0x918>
 8015520:	f1c0 001c 	rsb	r0, r0, #28
 8015524:	9b04      	ldr	r3, [sp, #16]
 8015526:	4403      	add	r3, r0
 8015528:	4480      	add	r8, r0
 801552a:	4405      	add	r5, r0
 801552c:	9304      	str	r3, [sp, #16]
 801552e:	f1b8 0f00 	cmp.w	r8, #0
 8015532:	dd05      	ble.n	8015540 <_dtoa_r+0x838>
 8015534:	4659      	mov	r1, fp
 8015536:	4642      	mov	r2, r8
 8015538:	4620      	mov	r0, r4
 801553a:	f001 f8d3 	bl	80166e4 <__lshift>
 801553e:	4683      	mov	fp, r0
 8015540:	9b04      	ldr	r3, [sp, #16]
 8015542:	2b00      	cmp	r3, #0
 8015544:	dd05      	ble.n	8015552 <_dtoa_r+0x84a>
 8015546:	4631      	mov	r1, r6
 8015548:	461a      	mov	r2, r3
 801554a:	4620      	mov	r0, r4
 801554c:	f001 f8ca 	bl	80166e4 <__lshift>
 8015550:	4606      	mov	r6, r0
 8015552:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015554:	2b00      	cmp	r3, #0
 8015556:	d069      	beq.n	801562c <_dtoa_r+0x924>
 8015558:	4631      	mov	r1, r6
 801555a:	4658      	mov	r0, fp
 801555c:	f001 f92e 	bl	80167bc <__mcmp>
 8015560:	2800      	cmp	r0, #0
 8015562:	da63      	bge.n	801562c <_dtoa_r+0x924>
 8015564:	2300      	movs	r3, #0
 8015566:	4659      	mov	r1, fp
 8015568:	220a      	movs	r2, #10
 801556a:	4620      	mov	r0, r4
 801556c:	f000 fec0 	bl	80162f0 <__multadd>
 8015570:	9b08      	ldr	r3, [sp, #32]
 8015572:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015576:	4683      	mov	fp, r0
 8015578:	2b00      	cmp	r3, #0
 801557a:	f000 818f 	beq.w	801589c <_dtoa_r+0xb94>
 801557e:	4639      	mov	r1, r7
 8015580:	2300      	movs	r3, #0
 8015582:	220a      	movs	r2, #10
 8015584:	4620      	mov	r0, r4
 8015586:	f000 feb3 	bl	80162f0 <__multadd>
 801558a:	f1b9 0f00 	cmp.w	r9, #0
 801558e:	4607      	mov	r7, r0
 8015590:	f300 808e 	bgt.w	80156b0 <_dtoa_r+0x9a8>
 8015594:	9b05      	ldr	r3, [sp, #20]
 8015596:	2b02      	cmp	r3, #2
 8015598:	dc50      	bgt.n	801563c <_dtoa_r+0x934>
 801559a:	e089      	b.n	80156b0 <_dtoa_r+0x9a8>
 801559c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801559e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80155a2:	e75d      	b.n	8015460 <_dtoa_r+0x758>
 80155a4:	9b01      	ldr	r3, [sp, #4]
 80155a6:	1e5e      	subs	r6, r3, #1
 80155a8:	9b06      	ldr	r3, [sp, #24]
 80155aa:	42b3      	cmp	r3, r6
 80155ac:	bfbf      	itttt	lt
 80155ae:	9b06      	ldrlt	r3, [sp, #24]
 80155b0:	9606      	strlt	r6, [sp, #24]
 80155b2:	1af2      	sublt	r2, r6, r3
 80155b4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80155b6:	bfb6      	itet	lt
 80155b8:	189b      	addlt	r3, r3, r2
 80155ba:	1b9e      	subge	r6, r3, r6
 80155bc:	930d      	strlt	r3, [sp, #52]	; 0x34
 80155be:	9b01      	ldr	r3, [sp, #4]
 80155c0:	bfb8      	it	lt
 80155c2:	2600      	movlt	r6, #0
 80155c4:	2b00      	cmp	r3, #0
 80155c6:	bfb5      	itete	lt
 80155c8:	eba8 0503 	sublt.w	r5, r8, r3
 80155cc:	9b01      	ldrge	r3, [sp, #4]
 80155ce:	2300      	movlt	r3, #0
 80155d0:	4645      	movge	r5, r8
 80155d2:	e747      	b.n	8015464 <_dtoa_r+0x75c>
 80155d4:	9e06      	ldr	r6, [sp, #24]
 80155d6:	9f08      	ldr	r7, [sp, #32]
 80155d8:	4645      	mov	r5, r8
 80155da:	e74c      	b.n	8015476 <_dtoa_r+0x76e>
 80155dc:	9a06      	ldr	r2, [sp, #24]
 80155de:	e775      	b.n	80154cc <_dtoa_r+0x7c4>
 80155e0:	9b05      	ldr	r3, [sp, #20]
 80155e2:	2b01      	cmp	r3, #1
 80155e4:	dc18      	bgt.n	8015618 <_dtoa_r+0x910>
 80155e6:	9b02      	ldr	r3, [sp, #8]
 80155e8:	b9b3      	cbnz	r3, 8015618 <_dtoa_r+0x910>
 80155ea:	9b03      	ldr	r3, [sp, #12]
 80155ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80155f0:	b9a3      	cbnz	r3, 801561c <_dtoa_r+0x914>
 80155f2:	9b03      	ldr	r3, [sp, #12]
 80155f4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80155f8:	0d1b      	lsrs	r3, r3, #20
 80155fa:	051b      	lsls	r3, r3, #20
 80155fc:	b12b      	cbz	r3, 801560a <_dtoa_r+0x902>
 80155fe:	9b04      	ldr	r3, [sp, #16]
 8015600:	3301      	adds	r3, #1
 8015602:	9304      	str	r3, [sp, #16]
 8015604:	f108 0801 	add.w	r8, r8, #1
 8015608:	2301      	movs	r3, #1
 801560a:	9306      	str	r3, [sp, #24]
 801560c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801560e:	2b00      	cmp	r3, #0
 8015610:	f47f af74 	bne.w	80154fc <_dtoa_r+0x7f4>
 8015614:	2001      	movs	r0, #1
 8015616:	e779      	b.n	801550c <_dtoa_r+0x804>
 8015618:	2300      	movs	r3, #0
 801561a:	e7f6      	b.n	801560a <_dtoa_r+0x902>
 801561c:	9b02      	ldr	r3, [sp, #8]
 801561e:	e7f4      	b.n	801560a <_dtoa_r+0x902>
 8015620:	d085      	beq.n	801552e <_dtoa_r+0x826>
 8015622:	4618      	mov	r0, r3
 8015624:	301c      	adds	r0, #28
 8015626:	e77d      	b.n	8015524 <_dtoa_r+0x81c>
 8015628:	40240000 	.word	0x40240000
 801562c:	9b01      	ldr	r3, [sp, #4]
 801562e:	2b00      	cmp	r3, #0
 8015630:	dc38      	bgt.n	80156a4 <_dtoa_r+0x99c>
 8015632:	9b05      	ldr	r3, [sp, #20]
 8015634:	2b02      	cmp	r3, #2
 8015636:	dd35      	ble.n	80156a4 <_dtoa_r+0x99c>
 8015638:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801563c:	f1b9 0f00 	cmp.w	r9, #0
 8015640:	d10d      	bne.n	801565e <_dtoa_r+0x956>
 8015642:	4631      	mov	r1, r6
 8015644:	464b      	mov	r3, r9
 8015646:	2205      	movs	r2, #5
 8015648:	4620      	mov	r0, r4
 801564a:	f000 fe51 	bl	80162f0 <__multadd>
 801564e:	4601      	mov	r1, r0
 8015650:	4606      	mov	r6, r0
 8015652:	4658      	mov	r0, fp
 8015654:	f001 f8b2 	bl	80167bc <__mcmp>
 8015658:	2800      	cmp	r0, #0
 801565a:	f73f adbd 	bgt.w	80151d8 <_dtoa_r+0x4d0>
 801565e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015660:	9d00      	ldr	r5, [sp, #0]
 8015662:	ea6f 0a03 	mvn.w	sl, r3
 8015666:	f04f 0800 	mov.w	r8, #0
 801566a:	4631      	mov	r1, r6
 801566c:	4620      	mov	r0, r4
 801566e:	f000 fe1d 	bl	80162ac <_Bfree>
 8015672:	2f00      	cmp	r7, #0
 8015674:	f43f aeb4 	beq.w	80153e0 <_dtoa_r+0x6d8>
 8015678:	f1b8 0f00 	cmp.w	r8, #0
 801567c:	d005      	beq.n	801568a <_dtoa_r+0x982>
 801567e:	45b8      	cmp	r8, r7
 8015680:	d003      	beq.n	801568a <_dtoa_r+0x982>
 8015682:	4641      	mov	r1, r8
 8015684:	4620      	mov	r0, r4
 8015686:	f000 fe11 	bl	80162ac <_Bfree>
 801568a:	4639      	mov	r1, r7
 801568c:	4620      	mov	r0, r4
 801568e:	f000 fe0d 	bl	80162ac <_Bfree>
 8015692:	e6a5      	b.n	80153e0 <_dtoa_r+0x6d8>
 8015694:	2600      	movs	r6, #0
 8015696:	4637      	mov	r7, r6
 8015698:	e7e1      	b.n	801565e <_dtoa_r+0x956>
 801569a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801569c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80156a0:	4637      	mov	r7, r6
 80156a2:	e599      	b.n	80151d8 <_dtoa_r+0x4d0>
 80156a4:	9b08      	ldr	r3, [sp, #32]
 80156a6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80156aa:	2b00      	cmp	r3, #0
 80156ac:	f000 80fd 	beq.w	80158aa <_dtoa_r+0xba2>
 80156b0:	2d00      	cmp	r5, #0
 80156b2:	dd05      	ble.n	80156c0 <_dtoa_r+0x9b8>
 80156b4:	4639      	mov	r1, r7
 80156b6:	462a      	mov	r2, r5
 80156b8:	4620      	mov	r0, r4
 80156ba:	f001 f813 	bl	80166e4 <__lshift>
 80156be:	4607      	mov	r7, r0
 80156c0:	9b06      	ldr	r3, [sp, #24]
 80156c2:	2b00      	cmp	r3, #0
 80156c4:	d05c      	beq.n	8015780 <_dtoa_r+0xa78>
 80156c6:	6879      	ldr	r1, [r7, #4]
 80156c8:	4620      	mov	r0, r4
 80156ca:	f000 fdaf 	bl	801622c <_Balloc>
 80156ce:	4605      	mov	r5, r0
 80156d0:	b928      	cbnz	r0, 80156de <_dtoa_r+0x9d6>
 80156d2:	4b80      	ldr	r3, [pc, #512]	; (80158d4 <_dtoa_r+0xbcc>)
 80156d4:	4602      	mov	r2, r0
 80156d6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80156da:	f7ff bb2e 	b.w	8014d3a <_dtoa_r+0x32>
 80156de:	693a      	ldr	r2, [r7, #16]
 80156e0:	3202      	adds	r2, #2
 80156e2:	0092      	lsls	r2, r2, #2
 80156e4:	f107 010c 	add.w	r1, r7, #12
 80156e8:	300c      	adds	r0, #12
 80156ea:	f000 fd91 	bl	8016210 <memcpy>
 80156ee:	2201      	movs	r2, #1
 80156f0:	4629      	mov	r1, r5
 80156f2:	4620      	mov	r0, r4
 80156f4:	f000 fff6 	bl	80166e4 <__lshift>
 80156f8:	9b00      	ldr	r3, [sp, #0]
 80156fa:	3301      	adds	r3, #1
 80156fc:	9301      	str	r3, [sp, #4]
 80156fe:	9b00      	ldr	r3, [sp, #0]
 8015700:	444b      	add	r3, r9
 8015702:	9307      	str	r3, [sp, #28]
 8015704:	9b02      	ldr	r3, [sp, #8]
 8015706:	f003 0301 	and.w	r3, r3, #1
 801570a:	46b8      	mov	r8, r7
 801570c:	9306      	str	r3, [sp, #24]
 801570e:	4607      	mov	r7, r0
 8015710:	9b01      	ldr	r3, [sp, #4]
 8015712:	4631      	mov	r1, r6
 8015714:	3b01      	subs	r3, #1
 8015716:	4658      	mov	r0, fp
 8015718:	9302      	str	r3, [sp, #8]
 801571a:	f7ff fa69 	bl	8014bf0 <quorem>
 801571e:	4603      	mov	r3, r0
 8015720:	3330      	adds	r3, #48	; 0x30
 8015722:	9004      	str	r0, [sp, #16]
 8015724:	4641      	mov	r1, r8
 8015726:	4658      	mov	r0, fp
 8015728:	9308      	str	r3, [sp, #32]
 801572a:	f001 f847 	bl	80167bc <__mcmp>
 801572e:	463a      	mov	r2, r7
 8015730:	4681      	mov	r9, r0
 8015732:	4631      	mov	r1, r6
 8015734:	4620      	mov	r0, r4
 8015736:	f001 f85d 	bl	80167f4 <__mdiff>
 801573a:	68c2      	ldr	r2, [r0, #12]
 801573c:	9b08      	ldr	r3, [sp, #32]
 801573e:	4605      	mov	r5, r0
 8015740:	bb02      	cbnz	r2, 8015784 <_dtoa_r+0xa7c>
 8015742:	4601      	mov	r1, r0
 8015744:	4658      	mov	r0, fp
 8015746:	f001 f839 	bl	80167bc <__mcmp>
 801574a:	9b08      	ldr	r3, [sp, #32]
 801574c:	4602      	mov	r2, r0
 801574e:	4629      	mov	r1, r5
 8015750:	4620      	mov	r0, r4
 8015752:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8015756:	f000 fda9 	bl	80162ac <_Bfree>
 801575a:	9b05      	ldr	r3, [sp, #20]
 801575c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801575e:	9d01      	ldr	r5, [sp, #4]
 8015760:	ea43 0102 	orr.w	r1, r3, r2
 8015764:	9b06      	ldr	r3, [sp, #24]
 8015766:	430b      	orrs	r3, r1
 8015768:	9b08      	ldr	r3, [sp, #32]
 801576a:	d10d      	bne.n	8015788 <_dtoa_r+0xa80>
 801576c:	2b39      	cmp	r3, #57	; 0x39
 801576e:	d029      	beq.n	80157c4 <_dtoa_r+0xabc>
 8015770:	f1b9 0f00 	cmp.w	r9, #0
 8015774:	dd01      	ble.n	801577a <_dtoa_r+0xa72>
 8015776:	9b04      	ldr	r3, [sp, #16]
 8015778:	3331      	adds	r3, #49	; 0x31
 801577a:	9a02      	ldr	r2, [sp, #8]
 801577c:	7013      	strb	r3, [r2, #0]
 801577e:	e774      	b.n	801566a <_dtoa_r+0x962>
 8015780:	4638      	mov	r0, r7
 8015782:	e7b9      	b.n	80156f8 <_dtoa_r+0x9f0>
 8015784:	2201      	movs	r2, #1
 8015786:	e7e2      	b.n	801574e <_dtoa_r+0xa46>
 8015788:	f1b9 0f00 	cmp.w	r9, #0
 801578c:	db06      	blt.n	801579c <_dtoa_r+0xa94>
 801578e:	9905      	ldr	r1, [sp, #20]
 8015790:	ea41 0909 	orr.w	r9, r1, r9
 8015794:	9906      	ldr	r1, [sp, #24]
 8015796:	ea59 0101 	orrs.w	r1, r9, r1
 801579a:	d120      	bne.n	80157de <_dtoa_r+0xad6>
 801579c:	2a00      	cmp	r2, #0
 801579e:	ddec      	ble.n	801577a <_dtoa_r+0xa72>
 80157a0:	4659      	mov	r1, fp
 80157a2:	2201      	movs	r2, #1
 80157a4:	4620      	mov	r0, r4
 80157a6:	9301      	str	r3, [sp, #4]
 80157a8:	f000 ff9c 	bl	80166e4 <__lshift>
 80157ac:	4631      	mov	r1, r6
 80157ae:	4683      	mov	fp, r0
 80157b0:	f001 f804 	bl	80167bc <__mcmp>
 80157b4:	2800      	cmp	r0, #0
 80157b6:	9b01      	ldr	r3, [sp, #4]
 80157b8:	dc02      	bgt.n	80157c0 <_dtoa_r+0xab8>
 80157ba:	d1de      	bne.n	801577a <_dtoa_r+0xa72>
 80157bc:	07da      	lsls	r2, r3, #31
 80157be:	d5dc      	bpl.n	801577a <_dtoa_r+0xa72>
 80157c0:	2b39      	cmp	r3, #57	; 0x39
 80157c2:	d1d8      	bne.n	8015776 <_dtoa_r+0xa6e>
 80157c4:	9a02      	ldr	r2, [sp, #8]
 80157c6:	2339      	movs	r3, #57	; 0x39
 80157c8:	7013      	strb	r3, [r2, #0]
 80157ca:	462b      	mov	r3, r5
 80157cc:	461d      	mov	r5, r3
 80157ce:	3b01      	subs	r3, #1
 80157d0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80157d4:	2a39      	cmp	r2, #57	; 0x39
 80157d6:	d050      	beq.n	801587a <_dtoa_r+0xb72>
 80157d8:	3201      	adds	r2, #1
 80157da:	701a      	strb	r2, [r3, #0]
 80157dc:	e745      	b.n	801566a <_dtoa_r+0x962>
 80157de:	2a00      	cmp	r2, #0
 80157e0:	dd03      	ble.n	80157ea <_dtoa_r+0xae2>
 80157e2:	2b39      	cmp	r3, #57	; 0x39
 80157e4:	d0ee      	beq.n	80157c4 <_dtoa_r+0xabc>
 80157e6:	3301      	adds	r3, #1
 80157e8:	e7c7      	b.n	801577a <_dtoa_r+0xa72>
 80157ea:	9a01      	ldr	r2, [sp, #4]
 80157ec:	9907      	ldr	r1, [sp, #28]
 80157ee:	f802 3c01 	strb.w	r3, [r2, #-1]
 80157f2:	428a      	cmp	r2, r1
 80157f4:	d02a      	beq.n	801584c <_dtoa_r+0xb44>
 80157f6:	4659      	mov	r1, fp
 80157f8:	2300      	movs	r3, #0
 80157fa:	220a      	movs	r2, #10
 80157fc:	4620      	mov	r0, r4
 80157fe:	f000 fd77 	bl	80162f0 <__multadd>
 8015802:	45b8      	cmp	r8, r7
 8015804:	4683      	mov	fp, r0
 8015806:	f04f 0300 	mov.w	r3, #0
 801580a:	f04f 020a 	mov.w	r2, #10
 801580e:	4641      	mov	r1, r8
 8015810:	4620      	mov	r0, r4
 8015812:	d107      	bne.n	8015824 <_dtoa_r+0xb1c>
 8015814:	f000 fd6c 	bl	80162f0 <__multadd>
 8015818:	4680      	mov	r8, r0
 801581a:	4607      	mov	r7, r0
 801581c:	9b01      	ldr	r3, [sp, #4]
 801581e:	3301      	adds	r3, #1
 8015820:	9301      	str	r3, [sp, #4]
 8015822:	e775      	b.n	8015710 <_dtoa_r+0xa08>
 8015824:	f000 fd64 	bl	80162f0 <__multadd>
 8015828:	4639      	mov	r1, r7
 801582a:	4680      	mov	r8, r0
 801582c:	2300      	movs	r3, #0
 801582e:	220a      	movs	r2, #10
 8015830:	4620      	mov	r0, r4
 8015832:	f000 fd5d 	bl	80162f0 <__multadd>
 8015836:	4607      	mov	r7, r0
 8015838:	e7f0      	b.n	801581c <_dtoa_r+0xb14>
 801583a:	f1b9 0f00 	cmp.w	r9, #0
 801583e:	9a00      	ldr	r2, [sp, #0]
 8015840:	bfcc      	ite	gt
 8015842:	464d      	movgt	r5, r9
 8015844:	2501      	movle	r5, #1
 8015846:	4415      	add	r5, r2
 8015848:	f04f 0800 	mov.w	r8, #0
 801584c:	4659      	mov	r1, fp
 801584e:	2201      	movs	r2, #1
 8015850:	4620      	mov	r0, r4
 8015852:	9301      	str	r3, [sp, #4]
 8015854:	f000 ff46 	bl	80166e4 <__lshift>
 8015858:	4631      	mov	r1, r6
 801585a:	4683      	mov	fp, r0
 801585c:	f000 ffae 	bl	80167bc <__mcmp>
 8015860:	2800      	cmp	r0, #0
 8015862:	dcb2      	bgt.n	80157ca <_dtoa_r+0xac2>
 8015864:	d102      	bne.n	801586c <_dtoa_r+0xb64>
 8015866:	9b01      	ldr	r3, [sp, #4]
 8015868:	07db      	lsls	r3, r3, #31
 801586a:	d4ae      	bmi.n	80157ca <_dtoa_r+0xac2>
 801586c:	462b      	mov	r3, r5
 801586e:	461d      	mov	r5, r3
 8015870:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015874:	2a30      	cmp	r2, #48	; 0x30
 8015876:	d0fa      	beq.n	801586e <_dtoa_r+0xb66>
 8015878:	e6f7      	b.n	801566a <_dtoa_r+0x962>
 801587a:	9a00      	ldr	r2, [sp, #0]
 801587c:	429a      	cmp	r2, r3
 801587e:	d1a5      	bne.n	80157cc <_dtoa_r+0xac4>
 8015880:	f10a 0a01 	add.w	sl, sl, #1
 8015884:	2331      	movs	r3, #49	; 0x31
 8015886:	e779      	b.n	801577c <_dtoa_r+0xa74>
 8015888:	4b13      	ldr	r3, [pc, #76]	; (80158d8 <_dtoa_r+0xbd0>)
 801588a:	f7ff baaf 	b.w	8014dec <_dtoa_r+0xe4>
 801588e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015890:	2b00      	cmp	r3, #0
 8015892:	f47f aa86 	bne.w	8014da2 <_dtoa_r+0x9a>
 8015896:	4b11      	ldr	r3, [pc, #68]	; (80158dc <_dtoa_r+0xbd4>)
 8015898:	f7ff baa8 	b.w	8014dec <_dtoa_r+0xe4>
 801589c:	f1b9 0f00 	cmp.w	r9, #0
 80158a0:	dc03      	bgt.n	80158aa <_dtoa_r+0xba2>
 80158a2:	9b05      	ldr	r3, [sp, #20]
 80158a4:	2b02      	cmp	r3, #2
 80158a6:	f73f aec9 	bgt.w	801563c <_dtoa_r+0x934>
 80158aa:	9d00      	ldr	r5, [sp, #0]
 80158ac:	4631      	mov	r1, r6
 80158ae:	4658      	mov	r0, fp
 80158b0:	f7ff f99e 	bl	8014bf0 <quorem>
 80158b4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80158b8:	f805 3b01 	strb.w	r3, [r5], #1
 80158bc:	9a00      	ldr	r2, [sp, #0]
 80158be:	1aaa      	subs	r2, r5, r2
 80158c0:	4591      	cmp	r9, r2
 80158c2:	ddba      	ble.n	801583a <_dtoa_r+0xb32>
 80158c4:	4659      	mov	r1, fp
 80158c6:	2300      	movs	r3, #0
 80158c8:	220a      	movs	r2, #10
 80158ca:	4620      	mov	r0, r4
 80158cc:	f000 fd10 	bl	80162f0 <__multadd>
 80158d0:	4683      	mov	fp, r0
 80158d2:	e7eb      	b.n	80158ac <_dtoa_r+0xba4>
 80158d4:	0801a704 	.word	0x0801a704
 80158d8:	0801a969 	.word	0x0801a969
 80158dc:	0801a681 	.word	0x0801a681

080158e0 <std>:
 80158e0:	2300      	movs	r3, #0
 80158e2:	b510      	push	{r4, lr}
 80158e4:	4604      	mov	r4, r0
 80158e6:	e9c0 3300 	strd	r3, r3, [r0]
 80158ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80158ee:	6083      	str	r3, [r0, #8]
 80158f0:	8181      	strh	r1, [r0, #12]
 80158f2:	6643      	str	r3, [r0, #100]	; 0x64
 80158f4:	81c2      	strh	r2, [r0, #14]
 80158f6:	6183      	str	r3, [r0, #24]
 80158f8:	4619      	mov	r1, r3
 80158fa:	2208      	movs	r2, #8
 80158fc:	305c      	adds	r0, #92	; 0x5c
 80158fe:	f7fd fb55 	bl	8012fac <memset>
 8015902:	4b05      	ldr	r3, [pc, #20]	; (8015918 <std+0x38>)
 8015904:	6263      	str	r3, [r4, #36]	; 0x24
 8015906:	4b05      	ldr	r3, [pc, #20]	; (801591c <std+0x3c>)
 8015908:	62a3      	str	r3, [r4, #40]	; 0x28
 801590a:	4b05      	ldr	r3, [pc, #20]	; (8015920 <std+0x40>)
 801590c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801590e:	4b05      	ldr	r3, [pc, #20]	; (8015924 <std+0x44>)
 8015910:	6224      	str	r4, [r4, #32]
 8015912:	6323      	str	r3, [r4, #48]	; 0x30
 8015914:	bd10      	pop	{r4, pc}
 8015916:	bf00      	nop
 8015918:	08013d55 	.word	0x08013d55
 801591c:	08013d7b 	.word	0x08013d7b
 8015920:	08013db3 	.word	0x08013db3
 8015924:	08013dd7 	.word	0x08013dd7

08015928 <_cleanup_r>:
 8015928:	4901      	ldr	r1, [pc, #4]	; (8015930 <_cleanup_r+0x8>)
 801592a:	f000 b8af 	b.w	8015a8c <_fwalk_reent>
 801592e:	bf00      	nop
 8015930:	08017b4d 	.word	0x08017b4d

08015934 <__sfmoreglue>:
 8015934:	b570      	push	{r4, r5, r6, lr}
 8015936:	1e4a      	subs	r2, r1, #1
 8015938:	2568      	movs	r5, #104	; 0x68
 801593a:	4355      	muls	r5, r2
 801593c:	460e      	mov	r6, r1
 801593e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8015942:	f001 f98d 	bl	8016c60 <_malloc_r>
 8015946:	4604      	mov	r4, r0
 8015948:	b140      	cbz	r0, 801595c <__sfmoreglue+0x28>
 801594a:	2100      	movs	r1, #0
 801594c:	e9c0 1600 	strd	r1, r6, [r0]
 8015950:	300c      	adds	r0, #12
 8015952:	60a0      	str	r0, [r4, #8]
 8015954:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8015958:	f7fd fb28 	bl	8012fac <memset>
 801595c:	4620      	mov	r0, r4
 801595e:	bd70      	pop	{r4, r5, r6, pc}

08015960 <__sfp_lock_acquire>:
 8015960:	4801      	ldr	r0, [pc, #4]	; (8015968 <__sfp_lock_acquire+0x8>)
 8015962:	f000 bc26 	b.w	80161b2 <__retarget_lock_acquire_recursive>
 8015966:	bf00      	nop
 8015968:	20003374 	.word	0x20003374

0801596c <__sfp_lock_release>:
 801596c:	4801      	ldr	r0, [pc, #4]	; (8015974 <__sfp_lock_release+0x8>)
 801596e:	f000 bc21 	b.w	80161b4 <__retarget_lock_release_recursive>
 8015972:	bf00      	nop
 8015974:	20003374 	.word	0x20003374

08015978 <__sinit_lock_acquire>:
 8015978:	4801      	ldr	r0, [pc, #4]	; (8015980 <__sinit_lock_acquire+0x8>)
 801597a:	f000 bc1a 	b.w	80161b2 <__retarget_lock_acquire_recursive>
 801597e:	bf00      	nop
 8015980:	20003373 	.word	0x20003373

08015984 <__sinit_lock_release>:
 8015984:	4801      	ldr	r0, [pc, #4]	; (801598c <__sinit_lock_release+0x8>)
 8015986:	f000 bc15 	b.w	80161b4 <__retarget_lock_release_recursive>
 801598a:	bf00      	nop
 801598c:	20003373 	.word	0x20003373

08015990 <__sinit>:
 8015990:	b510      	push	{r4, lr}
 8015992:	4604      	mov	r4, r0
 8015994:	f7ff fff0 	bl	8015978 <__sinit_lock_acquire>
 8015998:	69a3      	ldr	r3, [r4, #24]
 801599a:	b11b      	cbz	r3, 80159a4 <__sinit+0x14>
 801599c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80159a0:	f7ff bff0 	b.w	8015984 <__sinit_lock_release>
 80159a4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80159a8:	6523      	str	r3, [r4, #80]	; 0x50
 80159aa:	4b13      	ldr	r3, [pc, #76]	; (80159f8 <__sinit+0x68>)
 80159ac:	4a13      	ldr	r2, [pc, #76]	; (80159fc <__sinit+0x6c>)
 80159ae:	681b      	ldr	r3, [r3, #0]
 80159b0:	62a2      	str	r2, [r4, #40]	; 0x28
 80159b2:	42a3      	cmp	r3, r4
 80159b4:	bf04      	itt	eq
 80159b6:	2301      	moveq	r3, #1
 80159b8:	61a3      	streq	r3, [r4, #24]
 80159ba:	4620      	mov	r0, r4
 80159bc:	f000 f820 	bl	8015a00 <__sfp>
 80159c0:	6060      	str	r0, [r4, #4]
 80159c2:	4620      	mov	r0, r4
 80159c4:	f000 f81c 	bl	8015a00 <__sfp>
 80159c8:	60a0      	str	r0, [r4, #8]
 80159ca:	4620      	mov	r0, r4
 80159cc:	f000 f818 	bl	8015a00 <__sfp>
 80159d0:	2200      	movs	r2, #0
 80159d2:	60e0      	str	r0, [r4, #12]
 80159d4:	2104      	movs	r1, #4
 80159d6:	6860      	ldr	r0, [r4, #4]
 80159d8:	f7ff ff82 	bl	80158e0 <std>
 80159dc:	68a0      	ldr	r0, [r4, #8]
 80159de:	2201      	movs	r2, #1
 80159e0:	2109      	movs	r1, #9
 80159e2:	f7ff ff7d 	bl	80158e0 <std>
 80159e6:	68e0      	ldr	r0, [r4, #12]
 80159e8:	2202      	movs	r2, #2
 80159ea:	2112      	movs	r1, #18
 80159ec:	f7ff ff78 	bl	80158e0 <std>
 80159f0:	2301      	movs	r3, #1
 80159f2:	61a3      	str	r3, [r4, #24]
 80159f4:	e7d2      	b.n	801599c <__sinit+0xc>
 80159f6:	bf00      	nop
 80159f8:	0801a4f4 	.word	0x0801a4f4
 80159fc:	08015929 	.word	0x08015929

08015a00 <__sfp>:
 8015a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015a02:	4607      	mov	r7, r0
 8015a04:	f7ff ffac 	bl	8015960 <__sfp_lock_acquire>
 8015a08:	4b1e      	ldr	r3, [pc, #120]	; (8015a84 <__sfp+0x84>)
 8015a0a:	681e      	ldr	r6, [r3, #0]
 8015a0c:	69b3      	ldr	r3, [r6, #24]
 8015a0e:	b913      	cbnz	r3, 8015a16 <__sfp+0x16>
 8015a10:	4630      	mov	r0, r6
 8015a12:	f7ff ffbd 	bl	8015990 <__sinit>
 8015a16:	3648      	adds	r6, #72	; 0x48
 8015a18:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8015a1c:	3b01      	subs	r3, #1
 8015a1e:	d503      	bpl.n	8015a28 <__sfp+0x28>
 8015a20:	6833      	ldr	r3, [r6, #0]
 8015a22:	b30b      	cbz	r3, 8015a68 <__sfp+0x68>
 8015a24:	6836      	ldr	r6, [r6, #0]
 8015a26:	e7f7      	b.n	8015a18 <__sfp+0x18>
 8015a28:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8015a2c:	b9d5      	cbnz	r5, 8015a64 <__sfp+0x64>
 8015a2e:	4b16      	ldr	r3, [pc, #88]	; (8015a88 <__sfp+0x88>)
 8015a30:	60e3      	str	r3, [r4, #12]
 8015a32:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8015a36:	6665      	str	r5, [r4, #100]	; 0x64
 8015a38:	f000 fbba 	bl	80161b0 <__retarget_lock_init_recursive>
 8015a3c:	f7ff ff96 	bl	801596c <__sfp_lock_release>
 8015a40:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8015a44:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8015a48:	6025      	str	r5, [r4, #0]
 8015a4a:	61a5      	str	r5, [r4, #24]
 8015a4c:	2208      	movs	r2, #8
 8015a4e:	4629      	mov	r1, r5
 8015a50:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8015a54:	f7fd faaa 	bl	8012fac <memset>
 8015a58:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8015a5c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8015a60:	4620      	mov	r0, r4
 8015a62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015a64:	3468      	adds	r4, #104	; 0x68
 8015a66:	e7d9      	b.n	8015a1c <__sfp+0x1c>
 8015a68:	2104      	movs	r1, #4
 8015a6a:	4638      	mov	r0, r7
 8015a6c:	f7ff ff62 	bl	8015934 <__sfmoreglue>
 8015a70:	4604      	mov	r4, r0
 8015a72:	6030      	str	r0, [r6, #0]
 8015a74:	2800      	cmp	r0, #0
 8015a76:	d1d5      	bne.n	8015a24 <__sfp+0x24>
 8015a78:	f7ff ff78 	bl	801596c <__sfp_lock_release>
 8015a7c:	230c      	movs	r3, #12
 8015a7e:	603b      	str	r3, [r7, #0]
 8015a80:	e7ee      	b.n	8015a60 <__sfp+0x60>
 8015a82:	bf00      	nop
 8015a84:	0801a4f4 	.word	0x0801a4f4
 8015a88:	ffff0001 	.word	0xffff0001

08015a8c <_fwalk_reent>:
 8015a8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015a90:	4606      	mov	r6, r0
 8015a92:	4688      	mov	r8, r1
 8015a94:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8015a98:	2700      	movs	r7, #0
 8015a9a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8015a9e:	f1b9 0901 	subs.w	r9, r9, #1
 8015aa2:	d505      	bpl.n	8015ab0 <_fwalk_reent+0x24>
 8015aa4:	6824      	ldr	r4, [r4, #0]
 8015aa6:	2c00      	cmp	r4, #0
 8015aa8:	d1f7      	bne.n	8015a9a <_fwalk_reent+0xe>
 8015aaa:	4638      	mov	r0, r7
 8015aac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015ab0:	89ab      	ldrh	r3, [r5, #12]
 8015ab2:	2b01      	cmp	r3, #1
 8015ab4:	d907      	bls.n	8015ac6 <_fwalk_reent+0x3a>
 8015ab6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015aba:	3301      	adds	r3, #1
 8015abc:	d003      	beq.n	8015ac6 <_fwalk_reent+0x3a>
 8015abe:	4629      	mov	r1, r5
 8015ac0:	4630      	mov	r0, r6
 8015ac2:	47c0      	blx	r8
 8015ac4:	4307      	orrs	r7, r0
 8015ac6:	3568      	adds	r5, #104	; 0x68
 8015ac8:	e7e9      	b.n	8015a9e <_fwalk_reent+0x12>

08015aca <rshift>:
 8015aca:	6903      	ldr	r3, [r0, #16]
 8015acc:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8015ad0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015ad4:	ea4f 1261 	mov.w	r2, r1, asr #5
 8015ad8:	f100 0414 	add.w	r4, r0, #20
 8015adc:	dd45      	ble.n	8015b6a <rshift+0xa0>
 8015ade:	f011 011f 	ands.w	r1, r1, #31
 8015ae2:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8015ae6:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8015aea:	d10c      	bne.n	8015b06 <rshift+0x3c>
 8015aec:	f100 0710 	add.w	r7, r0, #16
 8015af0:	4629      	mov	r1, r5
 8015af2:	42b1      	cmp	r1, r6
 8015af4:	d334      	bcc.n	8015b60 <rshift+0x96>
 8015af6:	1a9b      	subs	r3, r3, r2
 8015af8:	009b      	lsls	r3, r3, #2
 8015afa:	1eea      	subs	r2, r5, #3
 8015afc:	4296      	cmp	r6, r2
 8015afe:	bf38      	it	cc
 8015b00:	2300      	movcc	r3, #0
 8015b02:	4423      	add	r3, r4
 8015b04:	e015      	b.n	8015b32 <rshift+0x68>
 8015b06:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8015b0a:	f1c1 0820 	rsb	r8, r1, #32
 8015b0e:	40cf      	lsrs	r7, r1
 8015b10:	f105 0e04 	add.w	lr, r5, #4
 8015b14:	46a1      	mov	r9, r4
 8015b16:	4576      	cmp	r6, lr
 8015b18:	46f4      	mov	ip, lr
 8015b1a:	d815      	bhi.n	8015b48 <rshift+0x7e>
 8015b1c:	1a9b      	subs	r3, r3, r2
 8015b1e:	009a      	lsls	r2, r3, #2
 8015b20:	3a04      	subs	r2, #4
 8015b22:	3501      	adds	r5, #1
 8015b24:	42ae      	cmp	r6, r5
 8015b26:	bf38      	it	cc
 8015b28:	2200      	movcc	r2, #0
 8015b2a:	18a3      	adds	r3, r4, r2
 8015b2c:	50a7      	str	r7, [r4, r2]
 8015b2e:	b107      	cbz	r7, 8015b32 <rshift+0x68>
 8015b30:	3304      	adds	r3, #4
 8015b32:	1b1a      	subs	r2, r3, r4
 8015b34:	42a3      	cmp	r3, r4
 8015b36:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015b3a:	bf08      	it	eq
 8015b3c:	2300      	moveq	r3, #0
 8015b3e:	6102      	str	r2, [r0, #16]
 8015b40:	bf08      	it	eq
 8015b42:	6143      	streq	r3, [r0, #20]
 8015b44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015b48:	f8dc c000 	ldr.w	ip, [ip]
 8015b4c:	fa0c fc08 	lsl.w	ip, ip, r8
 8015b50:	ea4c 0707 	orr.w	r7, ip, r7
 8015b54:	f849 7b04 	str.w	r7, [r9], #4
 8015b58:	f85e 7b04 	ldr.w	r7, [lr], #4
 8015b5c:	40cf      	lsrs	r7, r1
 8015b5e:	e7da      	b.n	8015b16 <rshift+0x4c>
 8015b60:	f851 cb04 	ldr.w	ip, [r1], #4
 8015b64:	f847 cf04 	str.w	ip, [r7, #4]!
 8015b68:	e7c3      	b.n	8015af2 <rshift+0x28>
 8015b6a:	4623      	mov	r3, r4
 8015b6c:	e7e1      	b.n	8015b32 <rshift+0x68>

08015b6e <__hexdig_fun>:
 8015b6e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8015b72:	2b09      	cmp	r3, #9
 8015b74:	d802      	bhi.n	8015b7c <__hexdig_fun+0xe>
 8015b76:	3820      	subs	r0, #32
 8015b78:	b2c0      	uxtb	r0, r0
 8015b7a:	4770      	bx	lr
 8015b7c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8015b80:	2b05      	cmp	r3, #5
 8015b82:	d801      	bhi.n	8015b88 <__hexdig_fun+0x1a>
 8015b84:	3847      	subs	r0, #71	; 0x47
 8015b86:	e7f7      	b.n	8015b78 <__hexdig_fun+0xa>
 8015b88:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8015b8c:	2b05      	cmp	r3, #5
 8015b8e:	d801      	bhi.n	8015b94 <__hexdig_fun+0x26>
 8015b90:	3827      	subs	r0, #39	; 0x27
 8015b92:	e7f1      	b.n	8015b78 <__hexdig_fun+0xa>
 8015b94:	2000      	movs	r0, #0
 8015b96:	4770      	bx	lr

08015b98 <__gethex>:
 8015b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015b9c:	ed2d 8b02 	vpush	{d8}
 8015ba0:	b089      	sub	sp, #36	; 0x24
 8015ba2:	ee08 0a10 	vmov	s16, r0
 8015ba6:	9304      	str	r3, [sp, #16]
 8015ba8:	4bbc      	ldr	r3, [pc, #752]	; (8015e9c <__gethex+0x304>)
 8015baa:	681b      	ldr	r3, [r3, #0]
 8015bac:	9301      	str	r3, [sp, #4]
 8015bae:	4618      	mov	r0, r3
 8015bb0:	468b      	mov	fp, r1
 8015bb2:	4690      	mov	r8, r2
 8015bb4:	f7ea fb0c 	bl	80001d0 <strlen>
 8015bb8:	9b01      	ldr	r3, [sp, #4]
 8015bba:	f8db 2000 	ldr.w	r2, [fp]
 8015bbe:	4403      	add	r3, r0
 8015bc0:	4682      	mov	sl, r0
 8015bc2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8015bc6:	9305      	str	r3, [sp, #20]
 8015bc8:	1c93      	adds	r3, r2, #2
 8015bca:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8015bce:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8015bd2:	32fe      	adds	r2, #254	; 0xfe
 8015bd4:	18d1      	adds	r1, r2, r3
 8015bd6:	461f      	mov	r7, r3
 8015bd8:	f813 0b01 	ldrb.w	r0, [r3], #1
 8015bdc:	9100      	str	r1, [sp, #0]
 8015bde:	2830      	cmp	r0, #48	; 0x30
 8015be0:	d0f8      	beq.n	8015bd4 <__gethex+0x3c>
 8015be2:	f7ff ffc4 	bl	8015b6e <__hexdig_fun>
 8015be6:	4604      	mov	r4, r0
 8015be8:	2800      	cmp	r0, #0
 8015bea:	d13a      	bne.n	8015c62 <__gethex+0xca>
 8015bec:	9901      	ldr	r1, [sp, #4]
 8015bee:	4652      	mov	r2, sl
 8015bf0:	4638      	mov	r0, r7
 8015bf2:	f001 fd6f 	bl	80176d4 <strncmp>
 8015bf6:	4605      	mov	r5, r0
 8015bf8:	2800      	cmp	r0, #0
 8015bfa:	d168      	bne.n	8015cce <__gethex+0x136>
 8015bfc:	f817 000a 	ldrb.w	r0, [r7, sl]
 8015c00:	eb07 060a 	add.w	r6, r7, sl
 8015c04:	f7ff ffb3 	bl	8015b6e <__hexdig_fun>
 8015c08:	2800      	cmp	r0, #0
 8015c0a:	d062      	beq.n	8015cd2 <__gethex+0x13a>
 8015c0c:	4633      	mov	r3, r6
 8015c0e:	7818      	ldrb	r0, [r3, #0]
 8015c10:	2830      	cmp	r0, #48	; 0x30
 8015c12:	461f      	mov	r7, r3
 8015c14:	f103 0301 	add.w	r3, r3, #1
 8015c18:	d0f9      	beq.n	8015c0e <__gethex+0x76>
 8015c1a:	f7ff ffa8 	bl	8015b6e <__hexdig_fun>
 8015c1e:	2301      	movs	r3, #1
 8015c20:	fab0 f480 	clz	r4, r0
 8015c24:	0964      	lsrs	r4, r4, #5
 8015c26:	4635      	mov	r5, r6
 8015c28:	9300      	str	r3, [sp, #0]
 8015c2a:	463a      	mov	r2, r7
 8015c2c:	4616      	mov	r6, r2
 8015c2e:	3201      	adds	r2, #1
 8015c30:	7830      	ldrb	r0, [r6, #0]
 8015c32:	f7ff ff9c 	bl	8015b6e <__hexdig_fun>
 8015c36:	2800      	cmp	r0, #0
 8015c38:	d1f8      	bne.n	8015c2c <__gethex+0x94>
 8015c3a:	9901      	ldr	r1, [sp, #4]
 8015c3c:	4652      	mov	r2, sl
 8015c3e:	4630      	mov	r0, r6
 8015c40:	f001 fd48 	bl	80176d4 <strncmp>
 8015c44:	b980      	cbnz	r0, 8015c68 <__gethex+0xd0>
 8015c46:	b94d      	cbnz	r5, 8015c5c <__gethex+0xc4>
 8015c48:	eb06 050a 	add.w	r5, r6, sl
 8015c4c:	462a      	mov	r2, r5
 8015c4e:	4616      	mov	r6, r2
 8015c50:	3201      	adds	r2, #1
 8015c52:	7830      	ldrb	r0, [r6, #0]
 8015c54:	f7ff ff8b 	bl	8015b6e <__hexdig_fun>
 8015c58:	2800      	cmp	r0, #0
 8015c5a:	d1f8      	bne.n	8015c4e <__gethex+0xb6>
 8015c5c:	1bad      	subs	r5, r5, r6
 8015c5e:	00ad      	lsls	r5, r5, #2
 8015c60:	e004      	b.n	8015c6c <__gethex+0xd4>
 8015c62:	2400      	movs	r4, #0
 8015c64:	4625      	mov	r5, r4
 8015c66:	e7e0      	b.n	8015c2a <__gethex+0x92>
 8015c68:	2d00      	cmp	r5, #0
 8015c6a:	d1f7      	bne.n	8015c5c <__gethex+0xc4>
 8015c6c:	7833      	ldrb	r3, [r6, #0]
 8015c6e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8015c72:	2b50      	cmp	r3, #80	; 0x50
 8015c74:	d13b      	bne.n	8015cee <__gethex+0x156>
 8015c76:	7873      	ldrb	r3, [r6, #1]
 8015c78:	2b2b      	cmp	r3, #43	; 0x2b
 8015c7a:	d02c      	beq.n	8015cd6 <__gethex+0x13e>
 8015c7c:	2b2d      	cmp	r3, #45	; 0x2d
 8015c7e:	d02e      	beq.n	8015cde <__gethex+0x146>
 8015c80:	1c71      	adds	r1, r6, #1
 8015c82:	f04f 0900 	mov.w	r9, #0
 8015c86:	7808      	ldrb	r0, [r1, #0]
 8015c88:	f7ff ff71 	bl	8015b6e <__hexdig_fun>
 8015c8c:	1e43      	subs	r3, r0, #1
 8015c8e:	b2db      	uxtb	r3, r3
 8015c90:	2b18      	cmp	r3, #24
 8015c92:	d82c      	bhi.n	8015cee <__gethex+0x156>
 8015c94:	f1a0 0210 	sub.w	r2, r0, #16
 8015c98:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015c9c:	f7ff ff67 	bl	8015b6e <__hexdig_fun>
 8015ca0:	1e43      	subs	r3, r0, #1
 8015ca2:	b2db      	uxtb	r3, r3
 8015ca4:	2b18      	cmp	r3, #24
 8015ca6:	d91d      	bls.n	8015ce4 <__gethex+0x14c>
 8015ca8:	f1b9 0f00 	cmp.w	r9, #0
 8015cac:	d000      	beq.n	8015cb0 <__gethex+0x118>
 8015cae:	4252      	negs	r2, r2
 8015cb0:	4415      	add	r5, r2
 8015cb2:	f8cb 1000 	str.w	r1, [fp]
 8015cb6:	b1e4      	cbz	r4, 8015cf2 <__gethex+0x15a>
 8015cb8:	9b00      	ldr	r3, [sp, #0]
 8015cba:	2b00      	cmp	r3, #0
 8015cbc:	bf14      	ite	ne
 8015cbe:	2700      	movne	r7, #0
 8015cc0:	2706      	moveq	r7, #6
 8015cc2:	4638      	mov	r0, r7
 8015cc4:	b009      	add	sp, #36	; 0x24
 8015cc6:	ecbd 8b02 	vpop	{d8}
 8015cca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015cce:	463e      	mov	r6, r7
 8015cd0:	4625      	mov	r5, r4
 8015cd2:	2401      	movs	r4, #1
 8015cd4:	e7ca      	b.n	8015c6c <__gethex+0xd4>
 8015cd6:	f04f 0900 	mov.w	r9, #0
 8015cda:	1cb1      	adds	r1, r6, #2
 8015cdc:	e7d3      	b.n	8015c86 <__gethex+0xee>
 8015cde:	f04f 0901 	mov.w	r9, #1
 8015ce2:	e7fa      	b.n	8015cda <__gethex+0x142>
 8015ce4:	230a      	movs	r3, #10
 8015ce6:	fb03 0202 	mla	r2, r3, r2, r0
 8015cea:	3a10      	subs	r2, #16
 8015cec:	e7d4      	b.n	8015c98 <__gethex+0x100>
 8015cee:	4631      	mov	r1, r6
 8015cf0:	e7df      	b.n	8015cb2 <__gethex+0x11a>
 8015cf2:	1bf3      	subs	r3, r6, r7
 8015cf4:	3b01      	subs	r3, #1
 8015cf6:	4621      	mov	r1, r4
 8015cf8:	2b07      	cmp	r3, #7
 8015cfa:	dc0b      	bgt.n	8015d14 <__gethex+0x17c>
 8015cfc:	ee18 0a10 	vmov	r0, s16
 8015d00:	f000 fa94 	bl	801622c <_Balloc>
 8015d04:	4604      	mov	r4, r0
 8015d06:	b940      	cbnz	r0, 8015d1a <__gethex+0x182>
 8015d08:	4b65      	ldr	r3, [pc, #404]	; (8015ea0 <__gethex+0x308>)
 8015d0a:	4602      	mov	r2, r0
 8015d0c:	21de      	movs	r1, #222	; 0xde
 8015d0e:	4865      	ldr	r0, [pc, #404]	; (8015ea4 <__gethex+0x30c>)
 8015d10:	f001 fe78 	bl	8017a04 <__assert_func>
 8015d14:	3101      	adds	r1, #1
 8015d16:	105b      	asrs	r3, r3, #1
 8015d18:	e7ee      	b.n	8015cf8 <__gethex+0x160>
 8015d1a:	f100 0914 	add.w	r9, r0, #20
 8015d1e:	f04f 0b00 	mov.w	fp, #0
 8015d22:	f1ca 0301 	rsb	r3, sl, #1
 8015d26:	f8cd 9008 	str.w	r9, [sp, #8]
 8015d2a:	f8cd b000 	str.w	fp, [sp]
 8015d2e:	9306      	str	r3, [sp, #24]
 8015d30:	42b7      	cmp	r7, r6
 8015d32:	d340      	bcc.n	8015db6 <__gethex+0x21e>
 8015d34:	9802      	ldr	r0, [sp, #8]
 8015d36:	9b00      	ldr	r3, [sp, #0]
 8015d38:	f840 3b04 	str.w	r3, [r0], #4
 8015d3c:	eba0 0009 	sub.w	r0, r0, r9
 8015d40:	1080      	asrs	r0, r0, #2
 8015d42:	0146      	lsls	r6, r0, #5
 8015d44:	6120      	str	r0, [r4, #16]
 8015d46:	4618      	mov	r0, r3
 8015d48:	f000 fb66 	bl	8016418 <__hi0bits>
 8015d4c:	1a30      	subs	r0, r6, r0
 8015d4e:	f8d8 6000 	ldr.w	r6, [r8]
 8015d52:	42b0      	cmp	r0, r6
 8015d54:	dd63      	ble.n	8015e1e <__gethex+0x286>
 8015d56:	1b87      	subs	r7, r0, r6
 8015d58:	4639      	mov	r1, r7
 8015d5a:	4620      	mov	r0, r4
 8015d5c:	f000 ff00 	bl	8016b60 <__any_on>
 8015d60:	4682      	mov	sl, r0
 8015d62:	b1a8      	cbz	r0, 8015d90 <__gethex+0x1f8>
 8015d64:	1e7b      	subs	r3, r7, #1
 8015d66:	1159      	asrs	r1, r3, #5
 8015d68:	f003 021f 	and.w	r2, r3, #31
 8015d6c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8015d70:	f04f 0a01 	mov.w	sl, #1
 8015d74:	fa0a f202 	lsl.w	r2, sl, r2
 8015d78:	420a      	tst	r2, r1
 8015d7a:	d009      	beq.n	8015d90 <__gethex+0x1f8>
 8015d7c:	4553      	cmp	r3, sl
 8015d7e:	dd05      	ble.n	8015d8c <__gethex+0x1f4>
 8015d80:	1eb9      	subs	r1, r7, #2
 8015d82:	4620      	mov	r0, r4
 8015d84:	f000 feec 	bl	8016b60 <__any_on>
 8015d88:	2800      	cmp	r0, #0
 8015d8a:	d145      	bne.n	8015e18 <__gethex+0x280>
 8015d8c:	f04f 0a02 	mov.w	sl, #2
 8015d90:	4639      	mov	r1, r7
 8015d92:	4620      	mov	r0, r4
 8015d94:	f7ff fe99 	bl	8015aca <rshift>
 8015d98:	443d      	add	r5, r7
 8015d9a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015d9e:	42ab      	cmp	r3, r5
 8015da0:	da4c      	bge.n	8015e3c <__gethex+0x2a4>
 8015da2:	ee18 0a10 	vmov	r0, s16
 8015da6:	4621      	mov	r1, r4
 8015da8:	f000 fa80 	bl	80162ac <_Bfree>
 8015dac:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015dae:	2300      	movs	r3, #0
 8015db0:	6013      	str	r3, [r2, #0]
 8015db2:	27a3      	movs	r7, #163	; 0xa3
 8015db4:	e785      	b.n	8015cc2 <__gethex+0x12a>
 8015db6:	1e73      	subs	r3, r6, #1
 8015db8:	9a05      	ldr	r2, [sp, #20]
 8015dba:	9303      	str	r3, [sp, #12]
 8015dbc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015dc0:	4293      	cmp	r3, r2
 8015dc2:	d019      	beq.n	8015df8 <__gethex+0x260>
 8015dc4:	f1bb 0f20 	cmp.w	fp, #32
 8015dc8:	d107      	bne.n	8015dda <__gethex+0x242>
 8015dca:	9b02      	ldr	r3, [sp, #8]
 8015dcc:	9a00      	ldr	r2, [sp, #0]
 8015dce:	f843 2b04 	str.w	r2, [r3], #4
 8015dd2:	9302      	str	r3, [sp, #8]
 8015dd4:	2300      	movs	r3, #0
 8015dd6:	9300      	str	r3, [sp, #0]
 8015dd8:	469b      	mov	fp, r3
 8015dda:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8015dde:	f7ff fec6 	bl	8015b6e <__hexdig_fun>
 8015de2:	9b00      	ldr	r3, [sp, #0]
 8015de4:	f000 000f 	and.w	r0, r0, #15
 8015de8:	fa00 f00b 	lsl.w	r0, r0, fp
 8015dec:	4303      	orrs	r3, r0
 8015dee:	9300      	str	r3, [sp, #0]
 8015df0:	f10b 0b04 	add.w	fp, fp, #4
 8015df4:	9b03      	ldr	r3, [sp, #12]
 8015df6:	e00d      	b.n	8015e14 <__gethex+0x27c>
 8015df8:	9b03      	ldr	r3, [sp, #12]
 8015dfa:	9a06      	ldr	r2, [sp, #24]
 8015dfc:	4413      	add	r3, r2
 8015dfe:	42bb      	cmp	r3, r7
 8015e00:	d3e0      	bcc.n	8015dc4 <__gethex+0x22c>
 8015e02:	4618      	mov	r0, r3
 8015e04:	9901      	ldr	r1, [sp, #4]
 8015e06:	9307      	str	r3, [sp, #28]
 8015e08:	4652      	mov	r2, sl
 8015e0a:	f001 fc63 	bl	80176d4 <strncmp>
 8015e0e:	9b07      	ldr	r3, [sp, #28]
 8015e10:	2800      	cmp	r0, #0
 8015e12:	d1d7      	bne.n	8015dc4 <__gethex+0x22c>
 8015e14:	461e      	mov	r6, r3
 8015e16:	e78b      	b.n	8015d30 <__gethex+0x198>
 8015e18:	f04f 0a03 	mov.w	sl, #3
 8015e1c:	e7b8      	b.n	8015d90 <__gethex+0x1f8>
 8015e1e:	da0a      	bge.n	8015e36 <__gethex+0x29e>
 8015e20:	1a37      	subs	r7, r6, r0
 8015e22:	4621      	mov	r1, r4
 8015e24:	ee18 0a10 	vmov	r0, s16
 8015e28:	463a      	mov	r2, r7
 8015e2a:	f000 fc5b 	bl	80166e4 <__lshift>
 8015e2e:	1bed      	subs	r5, r5, r7
 8015e30:	4604      	mov	r4, r0
 8015e32:	f100 0914 	add.w	r9, r0, #20
 8015e36:	f04f 0a00 	mov.w	sl, #0
 8015e3a:	e7ae      	b.n	8015d9a <__gethex+0x202>
 8015e3c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8015e40:	42a8      	cmp	r0, r5
 8015e42:	dd72      	ble.n	8015f2a <__gethex+0x392>
 8015e44:	1b45      	subs	r5, r0, r5
 8015e46:	42ae      	cmp	r6, r5
 8015e48:	dc36      	bgt.n	8015eb8 <__gethex+0x320>
 8015e4a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015e4e:	2b02      	cmp	r3, #2
 8015e50:	d02a      	beq.n	8015ea8 <__gethex+0x310>
 8015e52:	2b03      	cmp	r3, #3
 8015e54:	d02c      	beq.n	8015eb0 <__gethex+0x318>
 8015e56:	2b01      	cmp	r3, #1
 8015e58:	d115      	bne.n	8015e86 <__gethex+0x2ee>
 8015e5a:	42ae      	cmp	r6, r5
 8015e5c:	d113      	bne.n	8015e86 <__gethex+0x2ee>
 8015e5e:	2e01      	cmp	r6, #1
 8015e60:	d10b      	bne.n	8015e7a <__gethex+0x2e2>
 8015e62:	9a04      	ldr	r2, [sp, #16]
 8015e64:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015e68:	6013      	str	r3, [r2, #0]
 8015e6a:	2301      	movs	r3, #1
 8015e6c:	6123      	str	r3, [r4, #16]
 8015e6e:	f8c9 3000 	str.w	r3, [r9]
 8015e72:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015e74:	2762      	movs	r7, #98	; 0x62
 8015e76:	601c      	str	r4, [r3, #0]
 8015e78:	e723      	b.n	8015cc2 <__gethex+0x12a>
 8015e7a:	1e71      	subs	r1, r6, #1
 8015e7c:	4620      	mov	r0, r4
 8015e7e:	f000 fe6f 	bl	8016b60 <__any_on>
 8015e82:	2800      	cmp	r0, #0
 8015e84:	d1ed      	bne.n	8015e62 <__gethex+0x2ca>
 8015e86:	ee18 0a10 	vmov	r0, s16
 8015e8a:	4621      	mov	r1, r4
 8015e8c:	f000 fa0e 	bl	80162ac <_Bfree>
 8015e90:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015e92:	2300      	movs	r3, #0
 8015e94:	6013      	str	r3, [r2, #0]
 8015e96:	2750      	movs	r7, #80	; 0x50
 8015e98:	e713      	b.n	8015cc2 <__gethex+0x12a>
 8015e9a:	bf00      	nop
 8015e9c:	0801a7e4 	.word	0x0801a7e4
 8015ea0:	0801a704 	.word	0x0801a704
 8015ea4:	0801a778 	.word	0x0801a778
 8015ea8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015eaa:	2b00      	cmp	r3, #0
 8015eac:	d1eb      	bne.n	8015e86 <__gethex+0x2ee>
 8015eae:	e7d8      	b.n	8015e62 <__gethex+0x2ca>
 8015eb0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015eb2:	2b00      	cmp	r3, #0
 8015eb4:	d1d5      	bne.n	8015e62 <__gethex+0x2ca>
 8015eb6:	e7e6      	b.n	8015e86 <__gethex+0x2ee>
 8015eb8:	1e6f      	subs	r7, r5, #1
 8015eba:	f1ba 0f00 	cmp.w	sl, #0
 8015ebe:	d131      	bne.n	8015f24 <__gethex+0x38c>
 8015ec0:	b127      	cbz	r7, 8015ecc <__gethex+0x334>
 8015ec2:	4639      	mov	r1, r7
 8015ec4:	4620      	mov	r0, r4
 8015ec6:	f000 fe4b 	bl	8016b60 <__any_on>
 8015eca:	4682      	mov	sl, r0
 8015ecc:	117b      	asrs	r3, r7, #5
 8015ece:	2101      	movs	r1, #1
 8015ed0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8015ed4:	f007 071f 	and.w	r7, r7, #31
 8015ed8:	fa01 f707 	lsl.w	r7, r1, r7
 8015edc:	421f      	tst	r7, r3
 8015ede:	4629      	mov	r1, r5
 8015ee0:	4620      	mov	r0, r4
 8015ee2:	bf18      	it	ne
 8015ee4:	f04a 0a02 	orrne.w	sl, sl, #2
 8015ee8:	1b76      	subs	r6, r6, r5
 8015eea:	f7ff fdee 	bl	8015aca <rshift>
 8015eee:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8015ef2:	2702      	movs	r7, #2
 8015ef4:	f1ba 0f00 	cmp.w	sl, #0
 8015ef8:	d048      	beq.n	8015f8c <__gethex+0x3f4>
 8015efa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015efe:	2b02      	cmp	r3, #2
 8015f00:	d015      	beq.n	8015f2e <__gethex+0x396>
 8015f02:	2b03      	cmp	r3, #3
 8015f04:	d017      	beq.n	8015f36 <__gethex+0x39e>
 8015f06:	2b01      	cmp	r3, #1
 8015f08:	d109      	bne.n	8015f1e <__gethex+0x386>
 8015f0a:	f01a 0f02 	tst.w	sl, #2
 8015f0e:	d006      	beq.n	8015f1e <__gethex+0x386>
 8015f10:	f8d9 0000 	ldr.w	r0, [r9]
 8015f14:	ea4a 0a00 	orr.w	sl, sl, r0
 8015f18:	f01a 0f01 	tst.w	sl, #1
 8015f1c:	d10e      	bne.n	8015f3c <__gethex+0x3a4>
 8015f1e:	f047 0710 	orr.w	r7, r7, #16
 8015f22:	e033      	b.n	8015f8c <__gethex+0x3f4>
 8015f24:	f04f 0a01 	mov.w	sl, #1
 8015f28:	e7d0      	b.n	8015ecc <__gethex+0x334>
 8015f2a:	2701      	movs	r7, #1
 8015f2c:	e7e2      	b.n	8015ef4 <__gethex+0x35c>
 8015f2e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015f30:	f1c3 0301 	rsb	r3, r3, #1
 8015f34:	9315      	str	r3, [sp, #84]	; 0x54
 8015f36:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015f38:	2b00      	cmp	r3, #0
 8015f3a:	d0f0      	beq.n	8015f1e <__gethex+0x386>
 8015f3c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8015f40:	f104 0314 	add.w	r3, r4, #20
 8015f44:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8015f48:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8015f4c:	f04f 0c00 	mov.w	ip, #0
 8015f50:	4618      	mov	r0, r3
 8015f52:	f853 2b04 	ldr.w	r2, [r3], #4
 8015f56:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015f5a:	d01c      	beq.n	8015f96 <__gethex+0x3fe>
 8015f5c:	3201      	adds	r2, #1
 8015f5e:	6002      	str	r2, [r0, #0]
 8015f60:	2f02      	cmp	r7, #2
 8015f62:	f104 0314 	add.w	r3, r4, #20
 8015f66:	d13f      	bne.n	8015fe8 <__gethex+0x450>
 8015f68:	f8d8 2000 	ldr.w	r2, [r8]
 8015f6c:	3a01      	subs	r2, #1
 8015f6e:	42b2      	cmp	r2, r6
 8015f70:	d10a      	bne.n	8015f88 <__gethex+0x3f0>
 8015f72:	1171      	asrs	r1, r6, #5
 8015f74:	2201      	movs	r2, #1
 8015f76:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015f7a:	f006 061f 	and.w	r6, r6, #31
 8015f7e:	fa02 f606 	lsl.w	r6, r2, r6
 8015f82:	421e      	tst	r6, r3
 8015f84:	bf18      	it	ne
 8015f86:	4617      	movne	r7, r2
 8015f88:	f047 0720 	orr.w	r7, r7, #32
 8015f8c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015f8e:	601c      	str	r4, [r3, #0]
 8015f90:	9b04      	ldr	r3, [sp, #16]
 8015f92:	601d      	str	r5, [r3, #0]
 8015f94:	e695      	b.n	8015cc2 <__gethex+0x12a>
 8015f96:	4299      	cmp	r1, r3
 8015f98:	f843 cc04 	str.w	ip, [r3, #-4]
 8015f9c:	d8d8      	bhi.n	8015f50 <__gethex+0x3b8>
 8015f9e:	68a3      	ldr	r3, [r4, #8]
 8015fa0:	459b      	cmp	fp, r3
 8015fa2:	db19      	blt.n	8015fd8 <__gethex+0x440>
 8015fa4:	6861      	ldr	r1, [r4, #4]
 8015fa6:	ee18 0a10 	vmov	r0, s16
 8015faa:	3101      	adds	r1, #1
 8015fac:	f000 f93e 	bl	801622c <_Balloc>
 8015fb0:	4681      	mov	r9, r0
 8015fb2:	b918      	cbnz	r0, 8015fbc <__gethex+0x424>
 8015fb4:	4b1a      	ldr	r3, [pc, #104]	; (8016020 <__gethex+0x488>)
 8015fb6:	4602      	mov	r2, r0
 8015fb8:	2184      	movs	r1, #132	; 0x84
 8015fba:	e6a8      	b.n	8015d0e <__gethex+0x176>
 8015fbc:	6922      	ldr	r2, [r4, #16]
 8015fbe:	3202      	adds	r2, #2
 8015fc0:	f104 010c 	add.w	r1, r4, #12
 8015fc4:	0092      	lsls	r2, r2, #2
 8015fc6:	300c      	adds	r0, #12
 8015fc8:	f000 f922 	bl	8016210 <memcpy>
 8015fcc:	4621      	mov	r1, r4
 8015fce:	ee18 0a10 	vmov	r0, s16
 8015fd2:	f000 f96b 	bl	80162ac <_Bfree>
 8015fd6:	464c      	mov	r4, r9
 8015fd8:	6923      	ldr	r3, [r4, #16]
 8015fda:	1c5a      	adds	r2, r3, #1
 8015fdc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015fe0:	6122      	str	r2, [r4, #16]
 8015fe2:	2201      	movs	r2, #1
 8015fe4:	615a      	str	r2, [r3, #20]
 8015fe6:	e7bb      	b.n	8015f60 <__gethex+0x3c8>
 8015fe8:	6922      	ldr	r2, [r4, #16]
 8015fea:	455a      	cmp	r2, fp
 8015fec:	dd0b      	ble.n	8016006 <__gethex+0x46e>
 8015fee:	2101      	movs	r1, #1
 8015ff0:	4620      	mov	r0, r4
 8015ff2:	f7ff fd6a 	bl	8015aca <rshift>
 8015ff6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015ffa:	3501      	adds	r5, #1
 8015ffc:	42ab      	cmp	r3, r5
 8015ffe:	f6ff aed0 	blt.w	8015da2 <__gethex+0x20a>
 8016002:	2701      	movs	r7, #1
 8016004:	e7c0      	b.n	8015f88 <__gethex+0x3f0>
 8016006:	f016 061f 	ands.w	r6, r6, #31
 801600a:	d0fa      	beq.n	8016002 <__gethex+0x46a>
 801600c:	449a      	add	sl, r3
 801600e:	f1c6 0620 	rsb	r6, r6, #32
 8016012:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8016016:	f000 f9ff 	bl	8016418 <__hi0bits>
 801601a:	42b0      	cmp	r0, r6
 801601c:	dbe7      	blt.n	8015fee <__gethex+0x456>
 801601e:	e7f0      	b.n	8016002 <__gethex+0x46a>
 8016020:	0801a704 	.word	0x0801a704

08016024 <L_shift>:
 8016024:	f1c2 0208 	rsb	r2, r2, #8
 8016028:	0092      	lsls	r2, r2, #2
 801602a:	b570      	push	{r4, r5, r6, lr}
 801602c:	f1c2 0620 	rsb	r6, r2, #32
 8016030:	6843      	ldr	r3, [r0, #4]
 8016032:	6804      	ldr	r4, [r0, #0]
 8016034:	fa03 f506 	lsl.w	r5, r3, r6
 8016038:	432c      	orrs	r4, r5
 801603a:	40d3      	lsrs	r3, r2
 801603c:	6004      	str	r4, [r0, #0]
 801603e:	f840 3f04 	str.w	r3, [r0, #4]!
 8016042:	4288      	cmp	r0, r1
 8016044:	d3f4      	bcc.n	8016030 <L_shift+0xc>
 8016046:	bd70      	pop	{r4, r5, r6, pc}

08016048 <__match>:
 8016048:	b530      	push	{r4, r5, lr}
 801604a:	6803      	ldr	r3, [r0, #0]
 801604c:	3301      	adds	r3, #1
 801604e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016052:	b914      	cbnz	r4, 801605a <__match+0x12>
 8016054:	6003      	str	r3, [r0, #0]
 8016056:	2001      	movs	r0, #1
 8016058:	bd30      	pop	{r4, r5, pc}
 801605a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801605e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8016062:	2d19      	cmp	r5, #25
 8016064:	bf98      	it	ls
 8016066:	3220      	addls	r2, #32
 8016068:	42a2      	cmp	r2, r4
 801606a:	d0f0      	beq.n	801604e <__match+0x6>
 801606c:	2000      	movs	r0, #0
 801606e:	e7f3      	b.n	8016058 <__match+0x10>

08016070 <__hexnan>:
 8016070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016074:	680b      	ldr	r3, [r1, #0]
 8016076:	6801      	ldr	r1, [r0, #0]
 8016078:	115e      	asrs	r6, r3, #5
 801607a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801607e:	f013 031f 	ands.w	r3, r3, #31
 8016082:	b087      	sub	sp, #28
 8016084:	bf18      	it	ne
 8016086:	3604      	addne	r6, #4
 8016088:	2500      	movs	r5, #0
 801608a:	1f37      	subs	r7, r6, #4
 801608c:	4682      	mov	sl, r0
 801608e:	4690      	mov	r8, r2
 8016090:	9301      	str	r3, [sp, #4]
 8016092:	f846 5c04 	str.w	r5, [r6, #-4]
 8016096:	46b9      	mov	r9, r7
 8016098:	463c      	mov	r4, r7
 801609a:	9502      	str	r5, [sp, #8]
 801609c:	46ab      	mov	fp, r5
 801609e:	784a      	ldrb	r2, [r1, #1]
 80160a0:	1c4b      	adds	r3, r1, #1
 80160a2:	9303      	str	r3, [sp, #12]
 80160a4:	b342      	cbz	r2, 80160f8 <__hexnan+0x88>
 80160a6:	4610      	mov	r0, r2
 80160a8:	9105      	str	r1, [sp, #20]
 80160aa:	9204      	str	r2, [sp, #16]
 80160ac:	f7ff fd5f 	bl	8015b6e <__hexdig_fun>
 80160b0:	2800      	cmp	r0, #0
 80160b2:	d14f      	bne.n	8016154 <__hexnan+0xe4>
 80160b4:	9a04      	ldr	r2, [sp, #16]
 80160b6:	9905      	ldr	r1, [sp, #20]
 80160b8:	2a20      	cmp	r2, #32
 80160ba:	d818      	bhi.n	80160ee <__hexnan+0x7e>
 80160bc:	9b02      	ldr	r3, [sp, #8]
 80160be:	459b      	cmp	fp, r3
 80160c0:	dd13      	ble.n	80160ea <__hexnan+0x7a>
 80160c2:	454c      	cmp	r4, r9
 80160c4:	d206      	bcs.n	80160d4 <__hexnan+0x64>
 80160c6:	2d07      	cmp	r5, #7
 80160c8:	dc04      	bgt.n	80160d4 <__hexnan+0x64>
 80160ca:	462a      	mov	r2, r5
 80160cc:	4649      	mov	r1, r9
 80160ce:	4620      	mov	r0, r4
 80160d0:	f7ff ffa8 	bl	8016024 <L_shift>
 80160d4:	4544      	cmp	r4, r8
 80160d6:	d950      	bls.n	801617a <__hexnan+0x10a>
 80160d8:	2300      	movs	r3, #0
 80160da:	f1a4 0904 	sub.w	r9, r4, #4
 80160de:	f844 3c04 	str.w	r3, [r4, #-4]
 80160e2:	f8cd b008 	str.w	fp, [sp, #8]
 80160e6:	464c      	mov	r4, r9
 80160e8:	461d      	mov	r5, r3
 80160ea:	9903      	ldr	r1, [sp, #12]
 80160ec:	e7d7      	b.n	801609e <__hexnan+0x2e>
 80160ee:	2a29      	cmp	r2, #41	; 0x29
 80160f0:	d156      	bne.n	80161a0 <__hexnan+0x130>
 80160f2:	3102      	adds	r1, #2
 80160f4:	f8ca 1000 	str.w	r1, [sl]
 80160f8:	f1bb 0f00 	cmp.w	fp, #0
 80160fc:	d050      	beq.n	80161a0 <__hexnan+0x130>
 80160fe:	454c      	cmp	r4, r9
 8016100:	d206      	bcs.n	8016110 <__hexnan+0xa0>
 8016102:	2d07      	cmp	r5, #7
 8016104:	dc04      	bgt.n	8016110 <__hexnan+0xa0>
 8016106:	462a      	mov	r2, r5
 8016108:	4649      	mov	r1, r9
 801610a:	4620      	mov	r0, r4
 801610c:	f7ff ff8a 	bl	8016024 <L_shift>
 8016110:	4544      	cmp	r4, r8
 8016112:	d934      	bls.n	801617e <__hexnan+0x10e>
 8016114:	f1a8 0204 	sub.w	r2, r8, #4
 8016118:	4623      	mov	r3, r4
 801611a:	f853 1b04 	ldr.w	r1, [r3], #4
 801611e:	f842 1f04 	str.w	r1, [r2, #4]!
 8016122:	429f      	cmp	r7, r3
 8016124:	d2f9      	bcs.n	801611a <__hexnan+0xaa>
 8016126:	1b3b      	subs	r3, r7, r4
 8016128:	f023 0303 	bic.w	r3, r3, #3
 801612c:	3304      	adds	r3, #4
 801612e:	3401      	adds	r4, #1
 8016130:	3e03      	subs	r6, #3
 8016132:	42b4      	cmp	r4, r6
 8016134:	bf88      	it	hi
 8016136:	2304      	movhi	r3, #4
 8016138:	4443      	add	r3, r8
 801613a:	2200      	movs	r2, #0
 801613c:	f843 2b04 	str.w	r2, [r3], #4
 8016140:	429f      	cmp	r7, r3
 8016142:	d2fb      	bcs.n	801613c <__hexnan+0xcc>
 8016144:	683b      	ldr	r3, [r7, #0]
 8016146:	b91b      	cbnz	r3, 8016150 <__hexnan+0xe0>
 8016148:	4547      	cmp	r7, r8
 801614a:	d127      	bne.n	801619c <__hexnan+0x12c>
 801614c:	2301      	movs	r3, #1
 801614e:	603b      	str	r3, [r7, #0]
 8016150:	2005      	movs	r0, #5
 8016152:	e026      	b.n	80161a2 <__hexnan+0x132>
 8016154:	3501      	adds	r5, #1
 8016156:	2d08      	cmp	r5, #8
 8016158:	f10b 0b01 	add.w	fp, fp, #1
 801615c:	dd06      	ble.n	801616c <__hexnan+0xfc>
 801615e:	4544      	cmp	r4, r8
 8016160:	d9c3      	bls.n	80160ea <__hexnan+0x7a>
 8016162:	2300      	movs	r3, #0
 8016164:	f844 3c04 	str.w	r3, [r4, #-4]
 8016168:	2501      	movs	r5, #1
 801616a:	3c04      	subs	r4, #4
 801616c:	6822      	ldr	r2, [r4, #0]
 801616e:	f000 000f 	and.w	r0, r0, #15
 8016172:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8016176:	6022      	str	r2, [r4, #0]
 8016178:	e7b7      	b.n	80160ea <__hexnan+0x7a>
 801617a:	2508      	movs	r5, #8
 801617c:	e7b5      	b.n	80160ea <__hexnan+0x7a>
 801617e:	9b01      	ldr	r3, [sp, #4]
 8016180:	2b00      	cmp	r3, #0
 8016182:	d0df      	beq.n	8016144 <__hexnan+0xd4>
 8016184:	f04f 32ff 	mov.w	r2, #4294967295
 8016188:	f1c3 0320 	rsb	r3, r3, #32
 801618c:	fa22 f303 	lsr.w	r3, r2, r3
 8016190:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8016194:	401a      	ands	r2, r3
 8016196:	f846 2c04 	str.w	r2, [r6, #-4]
 801619a:	e7d3      	b.n	8016144 <__hexnan+0xd4>
 801619c:	3f04      	subs	r7, #4
 801619e:	e7d1      	b.n	8016144 <__hexnan+0xd4>
 80161a0:	2004      	movs	r0, #4
 80161a2:	b007      	add	sp, #28
 80161a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080161a8 <_localeconv_r>:
 80161a8:	4800      	ldr	r0, [pc, #0]	; (80161ac <_localeconv_r+0x4>)
 80161aa:	4770      	bx	lr
 80161ac:	200002f4 	.word	0x200002f4

080161b0 <__retarget_lock_init_recursive>:
 80161b0:	4770      	bx	lr

080161b2 <__retarget_lock_acquire_recursive>:
 80161b2:	4770      	bx	lr

080161b4 <__retarget_lock_release_recursive>:
 80161b4:	4770      	bx	lr
	...

080161b8 <_lseek_r>:
 80161b8:	b538      	push	{r3, r4, r5, lr}
 80161ba:	4d07      	ldr	r5, [pc, #28]	; (80161d8 <_lseek_r+0x20>)
 80161bc:	4604      	mov	r4, r0
 80161be:	4608      	mov	r0, r1
 80161c0:	4611      	mov	r1, r2
 80161c2:	2200      	movs	r2, #0
 80161c4:	602a      	str	r2, [r5, #0]
 80161c6:	461a      	mov	r2, r3
 80161c8:	f7ed f940 	bl	800344c <_lseek>
 80161cc:	1c43      	adds	r3, r0, #1
 80161ce:	d102      	bne.n	80161d6 <_lseek_r+0x1e>
 80161d0:	682b      	ldr	r3, [r5, #0]
 80161d2:	b103      	cbz	r3, 80161d6 <_lseek_r+0x1e>
 80161d4:	6023      	str	r3, [r4, #0]
 80161d6:	bd38      	pop	{r3, r4, r5, pc}
 80161d8:	2000337c 	.word	0x2000337c

080161dc <malloc>:
 80161dc:	4b02      	ldr	r3, [pc, #8]	; (80161e8 <malloc+0xc>)
 80161de:	4601      	mov	r1, r0
 80161e0:	6818      	ldr	r0, [r3, #0]
 80161e2:	f000 bd3d 	b.w	8016c60 <_malloc_r>
 80161e6:	bf00      	nop
 80161e8:	2000019c 	.word	0x2000019c

080161ec <__ascii_mbtowc>:
 80161ec:	b082      	sub	sp, #8
 80161ee:	b901      	cbnz	r1, 80161f2 <__ascii_mbtowc+0x6>
 80161f0:	a901      	add	r1, sp, #4
 80161f2:	b142      	cbz	r2, 8016206 <__ascii_mbtowc+0x1a>
 80161f4:	b14b      	cbz	r3, 801620a <__ascii_mbtowc+0x1e>
 80161f6:	7813      	ldrb	r3, [r2, #0]
 80161f8:	600b      	str	r3, [r1, #0]
 80161fa:	7812      	ldrb	r2, [r2, #0]
 80161fc:	1e10      	subs	r0, r2, #0
 80161fe:	bf18      	it	ne
 8016200:	2001      	movne	r0, #1
 8016202:	b002      	add	sp, #8
 8016204:	4770      	bx	lr
 8016206:	4610      	mov	r0, r2
 8016208:	e7fb      	b.n	8016202 <__ascii_mbtowc+0x16>
 801620a:	f06f 0001 	mvn.w	r0, #1
 801620e:	e7f8      	b.n	8016202 <__ascii_mbtowc+0x16>

08016210 <memcpy>:
 8016210:	440a      	add	r2, r1
 8016212:	4291      	cmp	r1, r2
 8016214:	f100 33ff 	add.w	r3, r0, #4294967295
 8016218:	d100      	bne.n	801621c <memcpy+0xc>
 801621a:	4770      	bx	lr
 801621c:	b510      	push	{r4, lr}
 801621e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016222:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016226:	4291      	cmp	r1, r2
 8016228:	d1f9      	bne.n	801621e <memcpy+0xe>
 801622a:	bd10      	pop	{r4, pc}

0801622c <_Balloc>:
 801622c:	b570      	push	{r4, r5, r6, lr}
 801622e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8016230:	4604      	mov	r4, r0
 8016232:	460d      	mov	r5, r1
 8016234:	b976      	cbnz	r6, 8016254 <_Balloc+0x28>
 8016236:	2010      	movs	r0, #16
 8016238:	f7ff ffd0 	bl	80161dc <malloc>
 801623c:	4602      	mov	r2, r0
 801623e:	6260      	str	r0, [r4, #36]	; 0x24
 8016240:	b920      	cbnz	r0, 801624c <_Balloc+0x20>
 8016242:	4b18      	ldr	r3, [pc, #96]	; (80162a4 <_Balloc+0x78>)
 8016244:	4818      	ldr	r0, [pc, #96]	; (80162a8 <_Balloc+0x7c>)
 8016246:	2166      	movs	r1, #102	; 0x66
 8016248:	f001 fbdc 	bl	8017a04 <__assert_func>
 801624c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016250:	6006      	str	r6, [r0, #0]
 8016252:	60c6      	str	r6, [r0, #12]
 8016254:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8016256:	68f3      	ldr	r3, [r6, #12]
 8016258:	b183      	cbz	r3, 801627c <_Balloc+0x50>
 801625a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801625c:	68db      	ldr	r3, [r3, #12]
 801625e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8016262:	b9b8      	cbnz	r0, 8016294 <_Balloc+0x68>
 8016264:	2101      	movs	r1, #1
 8016266:	fa01 f605 	lsl.w	r6, r1, r5
 801626a:	1d72      	adds	r2, r6, #5
 801626c:	0092      	lsls	r2, r2, #2
 801626e:	4620      	mov	r0, r4
 8016270:	f000 fc97 	bl	8016ba2 <_calloc_r>
 8016274:	b160      	cbz	r0, 8016290 <_Balloc+0x64>
 8016276:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801627a:	e00e      	b.n	801629a <_Balloc+0x6e>
 801627c:	2221      	movs	r2, #33	; 0x21
 801627e:	2104      	movs	r1, #4
 8016280:	4620      	mov	r0, r4
 8016282:	f000 fc8e 	bl	8016ba2 <_calloc_r>
 8016286:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016288:	60f0      	str	r0, [r6, #12]
 801628a:	68db      	ldr	r3, [r3, #12]
 801628c:	2b00      	cmp	r3, #0
 801628e:	d1e4      	bne.n	801625a <_Balloc+0x2e>
 8016290:	2000      	movs	r0, #0
 8016292:	bd70      	pop	{r4, r5, r6, pc}
 8016294:	6802      	ldr	r2, [r0, #0]
 8016296:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801629a:	2300      	movs	r3, #0
 801629c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80162a0:	e7f7      	b.n	8016292 <_Balloc+0x66>
 80162a2:	bf00      	nop
 80162a4:	0801a68e 	.word	0x0801a68e
 80162a8:	0801a7f8 	.word	0x0801a7f8

080162ac <_Bfree>:
 80162ac:	b570      	push	{r4, r5, r6, lr}
 80162ae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80162b0:	4605      	mov	r5, r0
 80162b2:	460c      	mov	r4, r1
 80162b4:	b976      	cbnz	r6, 80162d4 <_Bfree+0x28>
 80162b6:	2010      	movs	r0, #16
 80162b8:	f7ff ff90 	bl	80161dc <malloc>
 80162bc:	4602      	mov	r2, r0
 80162be:	6268      	str	r0, [r5, #36]	; 0x24
 80162c0:	b920      	cbnz	r0, 80162cc <_Bfree+0x20>
 80162c2:	4b09      	ldr	r3, [pc, #36]	; (80162e8 <_Bfree+0x3c>)
 80162c4:	4809      	ldr	r0, [pc, #36]	; (80162ec <_Bfree+0x40>)
 80162c6:	218a      	movs	r1, #138	; 0x8a
 80162c8:	f001 fb9c 	bl	8017a04 <__assert_func>
 80162cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80162d0:	6006      	str	r6, [r0, #0]
 80162d2:	60c6      	str	r6, [r0, #12]
 80162d4:	b13c      	cbz	r4, 80162e6 <_Bfree+0x3a>
 80162d6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80162d8:	6862      	ldr	r2, [r4, #4]
 80162da:	68db      	ldr	r3, [r3, #12]
 80162dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80162e0:	6021      	str	r1, [r4, #0]
 80162e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80162e6:	bd70      	pop	{r4, r5, r6, pc}
 80162e8:	0801a68e 	.word	0x0801a68e
 80162ec:	0801a7f8 	.word	0x0801a7f8

080162f0 <__multadd>:
 80162f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80162f4:	690e      	ldr	r6, [r1, #16]
 80162f6:	4607      	mov	r7, r0
 80162f8:	4698      	mov	r8, r3
 80162fa:	460c      	mov	r4, r1
 80162fc:	f101 0014 	add.w	r0, r1, #20
 8016300:	2300      	movs	r3, #0
 8016302:	6805      	ldr	r5, [r0, #0]
 8016304:	b2a9      	uxth	r1, r5
 8016306:	fb02 8101 	mla	r1, r2, r1, r8
 801630a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801630e:	0c2d      	lsrs	r5, r5, #16
 8016310:	fb02 c505 	mla	r5, r2, r5, ip
 8016314:	b289      	uxth	r1, r1
 8016316:	3301      	adds	r3, #1
 8016318:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 801631c:	429e      	cmp	r6, r3
 801631e:	f840 1b04 	str.w	r1, [r0], #4
 8016322:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8016326:	dcec      	bgt.n	8016302 <__multadd+0x12>
 8016328:	f1b8 0f00 	cmp.w	r8, #0
 801632c:	d022      	beq.n	8016374 <__multadd+0x84>
 801632e:	68a3      	ldr	r3, [r4, #8]
 8016330:	42b3      	cmp	r3, r6
 8016332:	dc19      	bgt.n	8016368 <__multadd+0x78>
 8016334:	6861      	ldr	r1, [r4, #4]
 8016336:	4638      	mov	r0, r7
 8016338:	3101      	adds	r1, #1
 801633a:	f7ff ff77 	bl	801622c <_Balloc>
 801633e:	4605      	mov	r5, r0
 8016340:	b928      	cbnz	r0, 801634e <__multadd+0x5e>
 8016342:	4602      	mov	r2, r0
 8016344:	4b0d      	ldr	r3, [pc, #52]	; (801637c <__multadd+0x8c>)
 8016346:	480e      	ldr	r0, [pc, #56]	; (8016380 <__multadd+0x90>)
 8016348:	21b5      	movs	r1, #181	; 0xb5
 801634a:	f001 fb5b 	bl	8017a04 <__assert_func>
 801634e:	6922      	ldr	r2, [r4, #16]
 8016350:	3202      	adds	r2, #2
 8016352:	f104 010c 	add.w	r1, r4, #12
 8016356:	0092      	lsls	r2, r2, #2
 8016358:	300c      	adds	r0, #12
 801635a:	f7ff ff59 	bl	8016210 <memcpy>
 801635e:	4621      	mov	r1, r4
 8016360:	4638      	mov	r0, r7
 8016362:	f7ff ffa3 	bl	80162ac <_Bfree>
 8016366:	462c      	mov	r4, r5
 8016368:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 801636c:	3601      	adds	r6, #1
 801636e:	f8c3 8014 	str.w	r8, [r3, #20]
 8016372:	6126      	str	r6, [r4, #16]
 8016374:	4620      	mov	r0, r4
 8016376:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801637a:	bf00      	nop
 801637c:	0801a704 	.word	0x0801a704
 8016380:	0801a7f8 	.word	0x0801a7f8

08016384 <__s2b>:
 8016384:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016388:	460c      	mov	r4, r1
 801638a:	4615      	mov	r5, r2
 801638c:	461f      	mov	r7, r3
 801638e:	2209      	movs	r2, #9
 8016390:	3308      	adds	r3, #8
 8016392:	4606      	mov	r6, r0
 8016394:	fb93 f3f2 	sdiv	r3, r3, r2
 8016398:	2100      	movs	r1, #0
 801639a:	2201      	movs	r2, #1
 801639c:	429a      	cmp	r2, r3
 801639e:	db09      	blt.n	80163b4 <__s2b+0x30>
 80163a0:	4630      	mov	r0, r6
 80163a2:	f7ff ff43 	bl	801622c <_Balloc>
 80163a6:	b940      	cbnz	r0, 80163ba <__s2b+0x36>
 80163a8:	4602      	mov	r2, r0
 80163aa:	4b19      	ldr	r3, [pc, #100]	; (8016410 <__s2b+0x8c>)
 80163ac:	4819      	ldr	r0, [pc, #100]	; (8016414 <__s2b+0x90>)
 80163ae:	21ce      	movs	r1, #206	; 0xce
 80163b0:	f001 fb28 	bl	8017a04 <__assert_func>
 80163b4:	0052      	lsls	r2, r2, #1
 80163b6:	3101      	adds	r1, #1
 80163b8:	e7f0      	b.n	801639c <__s2b+0x18>
 80163ba:	9b08      	ldr	r3, [sp, #32]
 80163bc:	6143      	str	r3, [r0, #20]
 80163be:	2d09      	cmp	r5, #9
 80163c0:	f04f 0301 	mov.w	r3, #1
 80163c4:	6103      	str	r3, [r0, #16]
 80163c6:	dd16      	ble.n	80163f6 <__s2b+0x72>
 80163c8:	f104 0909 	add.w	r9, r4, #9
 80163cc:	46c8      	mov	r8, r9
 80163ce:	442c      	add	r4, r5
 80163d0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80163d4:	4601      	mov	r1, r0
 80163d6:	3b30      	subs	r3, #48	; 0x30
 80163d8:	220a      	movs	r2, #10
 80163da:	4630      	mov	r0, r6
 80163dc:	f7ff ff88 	bl	80162f0 <__multadd>
 80163e0:	45a0      	cmp	r8, r4
 80163e2:	d1f5      	bne.n	80163d0 <__s2b+0x4c>
 80163e4:	f1a5 0408 	sub.w	r4, r5, #8
 80163e8:	444c      	add	r4, r9
 80163ea:	1b2d      	subs	r5, r5, r4
 80163ec:	1963      	adds	r3, r4, r5
 80163ee:	42bb      	cmp	r3, r7
 80163f0:	db04      	blt.n	80163fc <__s2b+0x78>
 80163f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80163f6:	340a      	adds	r4, #10
 80163f8:	2509      	movs	r5, #9
 80163fa:	e7f6      	b.n	80163ea <__s2b+0x66>
 80163fc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8016400:	4601      	mov	r1, r0
 8016402:	3b30      	subs	r3, #48	; 0x30
 8016404:	220a      	movs	r2, #10
 8016406:	4630      	mov	r0, r6
 8016408:	f7ff ff72 	bl	80162f0 <__multadd>
 801640c:	e7ee      	b.n	80163ec <__s2b+0x68>
 801640e:	bf00      	nop
 8016410:	0801a704 	.word	0x0801a704
 8016414:	0801a7f8 	.word	0x0801a7f8

08016418 <__hi0bits>:
 8016418:	0c03      	lsrs	r3, r0, #16
 801641a:	041b      	lsls	r3, r3, #16
 801641c:	b9d3      	cbnz	r3, 8016454 <__hi0bits+0x3c>
 801641e:	0400      	lsls	r0, r0, #16
 8016420:	2310      	movs	r3, #16
 8016422:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8016426:	bf04      	itt	eq
 8016428:	0200      	lsleq	r0, r0, #8
 801642a:	3308      	addeq	r3, #8
 801642c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8016430:	bf04      	itt	eq
 8016432:	0100      	lsleq	r0, r0, #4
 8016434:	3304      	addeq	r3, #4
 8016436:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801643a:	bf04      	itt	eq
 801643c:	0080      	lsleq	r0, r0, #2
 801643e:	3302      	addeq	r3, #2
 8016440:	2800      	cmp	r0, #0
 8016442:	db05      	blt.n	8016450 <__hi0bits+0x38>
 8016444:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8016448:	f103 0301 	add.w	r3, r3, #1
 801644c:	bf08      	it	eq
 801644e:	2320      	moveq	r3, #32
 8016450:	4618      	mov	r0, r3
 8016452:	4770      	bx	lr
 8016454:	2300      	movs	r3, #0
 8016456:	e7e4      	b.n	8016422 <__hi0bits+0xa>

08016458 <__lo0bits>:
 8016458:	6803      	ldr	r3, [r0, #0]
 801645a:	f013 0207 	ands.w	r2, r3, #7
 801645e:	4601      	mov	r1, r0
 8016460:	d00b      	beq.n	801647a <__lo0bits+0x22>
 8016462:	07da      	lsls	r2, r3, #31
 8016464:	d424      	bmi.n	80164b0 <__lo0bits+0x58>
 8016466:	0798      	lsls	r0, r3, #30
 8016468:	bf49      	itett	mi
 801646a:	085b      	lsrmi	r3, r3, #1
 801646c:	089b      	lsrpl	r3, r3, #2
 801646e:	2001      	movmi	r0, #1
 8016470:	600b      	strmi	r3, [r1, #0]
 8016472:	bf5c      	itt	pl
 8016474:	600b      	strpl	r3, [r1, #0]
 8016476:	2002      	movpl	r0, #2
 8016478:	4770      	bx	lr
 801647a:	b298      	uxth	r0, r3
 801647c:	b9b0      	cbnz	r0, 80164ac <__lo0bits+0x54>
 801647e:	0c1b      	lsrs	r3, r3, #16
 8016480:	2010      	movs	r0, #16
 8016482:	f013 0fff 	tst.w	r3, #255	; 0xff
 8016486:	bf04      	itt	eq
 8016488:	0a1b      	lsreq	r3, r3, #8
 801648a:	3008      	addeq	r0, #8
 801648c:	071a      	lsls	r2, r3, #28
 801648e:	bf04      	itt	eq
 8016490:	091b      	lsreq	r3, r3, #4
 8016492:	3004      	addeq	r0, #4
 8016494:	079a      	lsls	r2, r3, #30
 8016496:	bf04      	itt	eq
 8016498:	089b      	lsreq	r3, r3, #2
 801649a:	3002      	addeq	r0, #2
 801649c:	07da      	lsls	r2, r3, #31
 801649e:	d403      	bmi.n	80164a8 <__lo0bits+0x50>
 80164a0:	085b      	lsrs	r3, r3, #1
 80164a2:	f100 0001 	add.w	r0, r0, #1
 80164a6:	d005      	beq.n	80164b4 <__lo0bits+0x5c>
 80164a8:	600b      	str	r3, [r1, #0]
 80164aa:	4770      	bx	lr
 80164ac:	4610      	mov	r0, r2
 80164ae:	e7e8      	b.n	8016482 <__lo0bits+0x2a>
 80164b0:	2000      	movs	r0, #0
 80164b2:	4770      	bx	lr
 80164b4:	2020      	movs	r0, #32
 80164b6:	4770      	bx	lr

080164b8 <__i2b>:
 80164b8:	b510      	push	{r4, lr}
 80164ba:	460c      	mov	r4, r1
 80164bc:	2101      	movs	r1, #1
 80164be:	f7ff feb5 	bl	801622c <_Balloc>
 80164c2:	4602      	mov	r2, r0
 80164c4:	b928      	cbnz	r0, 80164d2 <__i2b+0x1a>
 80164c6:	4b05      	ldr	r3, [pc, #20]	; (80164dc <__i2b+0x24>)
 80164c8:	4805      	ldr	r0, [pc, #20]	; (80164e0 <__i2b+0x28>)
 80164ca:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80164ce:	f001 fa99 	bl	8017a04 <__assert_func>
 80164d2:	2301      	movs	r3, #1
 80164d4:	6144      	str	r4, [r0, #20]
 80164d6:	6103      	str	r3, [r0, #16]
 80164d8:	bd10      	pop	{r4, pc}
 80164da:	bf00      	nop
 80164dc:	0801a704 	.word	0x0801a704
 80164e0:	0801a7f8 	.word	0x0801a7f8

080164e4 <__multiply>:
 80164e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80164e8:	4614      	mov	r4, r2
 80164ea:	690a      	ldr	r2, [r1, #16]
 80164ec:	6923      	ldr	r3, [r4, #16]
 80164ee:	429a      	cmp	r2, r3
 80164f0:	bfb8      	it	lt
 80164f2:	460b      	movlt	r3, r1
 80164f4:	460d      	mov	r5, r1
 80164f6:	bfbc      	itt	lt
 80164f8:	4625      	movlt	r5, r4
 80164fa:	461c      	movlt	r4, r3
 80164fc:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8016500:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8016504:	68ab      	ldr	r3, [r5, #8]
 8016506:	6869      	ldr	r1, [r5, #4]
 8016508:	eb0a 0709 	add.w	r7, sl, r9
 801650c:	42bb      	cmp	r3, r7
 801650e:	b085      	sub	sp, #20
 8016510:	bfb8      	it	lt
 8016512:	3101      	addlt	r1, #1
 8016514:	f7ff fe8a 	bl	801622c <_Balloc>
 8016518:	b930      	cbnz	r0, 8016528 <__multiply+0x44>
 801651a:	4602      	mov	r2, r0
 801651c:	4b42      	ldr	r3, [pc, #264]	; (8016628 <__multiply+0x144>)
 801651e:	4843      	ldr	r0, [pc, #268]	; (801662c <__multiply+0x148>)
 8016520:	f240 115d 	movw	r1, #349	; 0x15d
 8016524:	f001 fa6e 	bl	8017a04 <__assert_func>
 8016528:	f100 0614 	add.w	r6, r0, #20
 801652c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8016530:	4633      	mov	r3, r6
 8016532:	2200      	movs	r2, #0
 8016534:	4543      	cmp	r3, r8
 8016536:	d31e      	bcc.n	8016576 <__multiply+0x92>
 8016538:	f105 0c14 	add.w	ip, r5, #20
 801653c:	f104 0314 	add.w	r3, r4, #20
 8016540:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8016544:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8016548:	9202      	str	r2, [sp, #8]
 801654a:	ebac 0205 	sub.w	r2, ip, r5
 801654e:	3a15      	subs	r2, #21
 8016550:	f022 0203 	bic.w	r2, r2, #3
 8016554:	3204      	adds	r2, #4
 8016556:	f105 0115 	add.w	r1, r5, #21
 801655a:	458c      	cmp	ip, r1
 801655c:	bf38      	it	cc
 801655e:	2204      	movcc	r2, #4
 8016560:	9201      	str	r2, [sp, #4]
 8016562:	9a02      	ldr	r2, [sp, #8]
 8016564:	9303      	str	r3, [sp, #12]
 8016566:	429a      	cmp	r2, r3
 8016568:	d808      	bhi.n	801657c <__multiply+0x98>
 801656a:	2f00      	cmp	r7, #0
 801656c:	dc55      	bgt.n	801661a <__multiply+0x136>
 801656e:	6107      	str	r7, [r0, #16]
 8016570:	b005      	add	sp, #20
 8016572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016576:	f843 2b04 	str.w	r2, [r3], #4
 801657a:	e7db      	b.n	8016534 <__multiply+0x50>
 801657c:	f8b3 a000 	ldrh.w	sl, [r3]
 8016580:	f1ba 0f00 	cmp.w	sl, #0
 8016584:	d020      	beq.n	80165c8 <__multiply+0xe4>
 8016586:	f105 0e14 	add.w	lr, r5, #20
 801658a:	46b1      	mov	r9, r6
 801658c:	2200      	movs	r2, #0
 801658e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8016592:	f8d9 b000 	ldr.w	fp, [r9]
 8016596:	b2a1      	uxth	r1, r4
 8016598:	fa1f fb8b 	uxth.w	fp, fp
 801659c:	fb0a b101 	mla	r1, sl, r1, fp
 80165a0:	4411      	add	r1, r2
 80165a2:	f8d9 2000 	ldr.w	r2, [r9]
 80165a6:	0c24      	lsrs	r4, r4, #16
 80165a8:	0c12      	lsrs	r2, r2, #16
 80165aa:	fb0a 2404 	mla	r4, sl, r4, r2
 80165ae:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80165b2:	b289      	uxth	r1, r1
 80165b4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80165b8:	45f4      	cmp	ip, lr
 80165ba:	f849 1b04 	str.w	r1, [r9], #4
 80165be:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80165c2:	d8e4      	bhi.n	801658e <__multiply+0xaa>
 80165c4:	9901      	ldr	r1, [sp, #4]
 80165c6:	5072      	str	r2, [r6, r1]
 80165c8:	9a03      	ldr	r2, [sp, #12]
 80165ca:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80165ce:	3304      	adds	r3, #4
 80165d0:	f1b9 0f00 	cmp.w	r9, #0
 80165d4:	d01f      	beq.n	8016616 <__multiply+0x132>
 80165d6:	6834      	ldr	r4, [r6, #0]
 80165d8:	f105 0114 	add.w	r1, r5, #20
 80165dc:	46b6      	mov	lr, r6
 80165de:	f04f 0a00 	mov.w	sl, #0
 80165e2:	880a      	ldrh	r2, [r1, #0]
 80165e4:	f8be b002 	ldrh.w	fp, [lr, #2]
 80165e8:	fb09 b202 	mla	r2, r9, r2, fp
 80165ec:	4492      	add	sl, r2
 80165ee:	b2a4      	uxth	r4, r4
 80165f0:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80165f4:	f84e 4b04 	str.w	r4, [lr], #4
 80165f8:	f851 4b04 	ldr.w	r4, [r1], #4
 80165fc:	f8be 2000 	ldrh.w	r2, [lr]
 8016600:	0c24      	lsrs	r4, r4, #16
 8016602:	fb09 2404 	mla	r4, r9, r4, r2
 8016606:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801660a:	458c      	cmp	ip, r1
 801660c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8016610:	d8e7      	bhi.n	80165e2 <__multiply+0xfe>
 8016612:	9a01      	ldr	r2, [sp, #4]
 8016614:	50b4      	str	r4, [r6, r2]
 8016616:	3604      	adds	r6, #4
 8016618:	e7a3      	b.n	8016562 <__multiply+0x7e>
 801661a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801661e:	2b00      	cmp	r3, #0
 8016620:	d1a5      	bne.n	801656e <__multiply+0x8a>
 8016622:	3f01      	subs	r7, #1
 8016624:	e7a1      	b.n	801656a <__multiply+0x86>
 8016626:	bf00      	nop
 8016628:	0801a704 	.word	0x0801a704
 801662c:	0801a7f8 	.word	0x0801a7f8

08016630 <__pow5mult>:
 8016630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016634:	4615      	mov	r5, r2
 8016636:	f012 0203 	ands.w	r2, r2, #3
 801663a:	4606      	mov	r6, r0
 801663c:	460f      	mov	r7, r1
 801663e:	d007      	beq.n	8016650 <__pow5mult+0x20>
 8016640:	4c25      	ldr	r4, [pc, #148]	; (80166d8 <__pow5mult+0xa8>)
 8016642:	3a01      	subs	r2, #1
 8016644:	2300      	movs	r3, #0
 8016646:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801664a:	f7ff fe51 	bl	80162f0 <__multadd>
 801664e:	4607      	mov	r7, r0
 8016650:	10ad      	asrs	r5, r5, #2
 8016652:	d03d      	beq.n	80166d0 <__pow5mult+0xa0>
 8016654:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8016656:	b97c      	cbnz	r4, 8016678 <__pow5mult+0x48>
 8016658:	2010      	movs	r0, #16
 801665a:	f7ff fdbf 	bl	80161dc <malloc>
 801665e:	4602      	mov	r2, r0
 8016660:	6270      	str	r0, [r6, #36]	; 0x24
 8016662:	b928      	cbnz	r0, 8016670 <__pow5mult+0x40>
 8016664:	4b1d      	ldr	r3, [pc, #116]	; (80166dc <__pow5mult+0xac>)
 8016666:	481e      	ldr	r0, [pc, #120]	; (80166e0 <__pow5mult+0xb0>)
 8016668:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801666c:	f001 f9ca 	bl	8017a04 <__assert_func>
 8016670:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016674:	6004      	str	r4, [r0, #0]
 8016676:	60c4      	str	r4, [r0, #12]
 8016678:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801667c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016680:	b94c      	cbnz	r4, 8016696 <__pow5mult+0x66>
 8016682:	f240 2171 	movw	r1, #625	; 0x271
 8016686:	4630      	mov	r0, r6
 8016688:	f7ff ff16 	bl	80164b8 <__i2b>
 801668c:	2300      	movs	r3, #0
 801668e:	f8c8 0008 	str.w	r0, [r8, #8]
 8016692:	4604      	mov	r4, r0
 8016694:	6003      	str	r3, [r0, #0]
 8016696:	f04f 0900 	mov.w	r9, #0
 801669a:	07eb      	lsls	r3, r5, #31
 801669c:	d50a      	bpl.n	80166b4 <__pow5mult+0x84>
 801669e:	4639      	mov	r1, r7
 80166a0:	4622      	mov	r2, r4
 80166a2:	4630      	mov	r0, r6
 80166a4:	f7ff ff1e 	bl	80164e4 <__multiply>
 80166a8:	4639      	mov	r1, r7
 80166aa:	4680      	mov	r8, r0
 80166ac:	4630      	mov	r0, r6
 80166ae:	f7ff fdfd 	bl	80162ac <_Bfree>
 80166b2:	4647      	mov	r7, r8
 80166b4:	106d      	asrs	r5, r5, #1
 80166b6:	d00b      	beq.n	80166d0 <__pow5mult+0xa0>
 80166b8:	6820      	ldr	r0, [r4, #0]
 80166ba:	b938      	cbnz	r0, 80166cc <__pow5mult+0x9c>
 80166bc:	4622      	mov	r2, r4
 80166be:	4621      	mov	r1, r4
 80166c0:	4630      	mov	r0, r6
 80166c2:	f7ff ff0f 	bl	80164e4 <__multiply>
 80166c6:	6020      	str	r0, [r4, #0]
 80166c8:	f8c0 9000 	str.w	r9, [r0]
 80166cc:	4604      	mov	r4, r0
 80166ce:	e7e4      	b.n	801669a <__pow5mult+0x6a>
 80166d0:	4638      	mov	r0, r7
 80166d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80166d6:	bf00      	nop
 80166d8:	0801a948 	.word	0x0801a948
 80166dc:	0801a68e 	.word	0x0801a68e
 80166e0:	0801a7f8 	.word	0x0801a7f8

080166e4 <__lshift>:
 80166e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80166e8:	460c      	mov	r4, r1
 80166ea:	6849      	ldr	r1, [r1, #4]
 80166ec:	6923      	ldr	r3, [r4, #16]
 80166ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80166f2:	68a3      	ldr	r3, [r4, #8]
 80166f4:	4607      	mov	r7, r0
 80166f6:	4691      	mov	r9, r2
 80166f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80166fc:	f108 0601 	add.w	r6, r8, #1
 8016700:	42b3      	cmp	r3, r6
 8016702:	db0b      	blt.n	801671c <__lshift+0x38>
 8016704:	4638      	mov	r0, r7
 8016706:	f7ff fd91 	bl	801622c <_Balloc>
 801670a:	4605      	mov	r5, r0
 801670c:	b948      	cbnz	r0, 8016722 <__lshift+0x3e>
 801670e:	4602      	mov	r2, r0
 8016710:	4b28      	ldr	r3, [pc, #160]	; (80167b4 <__lshift+0xd0>)
 8016712:	4829      	ldr	r0, [pc, #164]	; (80167b8 <__lshift+0xd4>)
 8016714:	f240 11d9 	movw	r1, #473	; 0x1d9
 8016718:	f001 f974 	bl	8017a04 <__assert_func>
 801671c:	3101      	adds	r1, #1
 801671e:	005b      	lsls	r3, r3, #1
 8016720:	e7ee      	b.n	8016700 <__lshift+0x1c>
 8016722:	2300      	movs	r3, #0
 8016724:	f100 0114 	add.w	r1, r0, #20
 8016728:	f100 0210 	add.w	r2, r0, #16
 801672c:	4618      	mov	r0, r3
 801672e:	4553      	cmp	r3, sl
 8016730:	db33      	blt.n	801679a <__lshift+0xb6>
 8016732:	6920      	ldr	r0, [r4, #16]
 8016734:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8016738:	f104 0314 	add.w	r3, r4, #20
 801673c:	f019 091f 	ands.w	r9, r9, #31
 8016740:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016744:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8016748:	d02b      	beq.n	80167a2 <__lshift+0xbe>
 801674a:	f1c9 0e20 	rsb	lr, r9, #32
 801674e:	468a      	mov	sl, r1
 8016750:	2200      	movs	r2, #0
 8016752:	6818      	ldr	r0, [r3, #0]
 8016754:	fa00 f009 	lsl.w	r0, r0, r9
 8016758:	4302      	orrs	r2, r0
 801675a:	f84a 2b04 	str.w	r2, [sl], #4
 801675e:	f853 2b04 	ldr.w	r2, [r3], #4
 8016762:	459c      	cmp	ip, r3
 8016764:	fa22 f20e 	lsr.w	r2, r2, lr
 8016768:	d8f3      	bhi.n	8016752 <__lshift+0x6e>
 801676a:	ebac 0304 	sub.w	r3, ip, r4
 801676e:	3b15      	subs	r3, #21
 8016770:	f023 0303 	bic.w	r3, r3, #3
 8016774:	3304      	adds	r3, #4
 8016776:	f104 0015 	add.w	r0, r4, #21
 801677a:	4584      	cmp	ip, r0
 801677c:	bf38      	it	cc
 801677e:	2304      	movcc	r3, #4
 8016780:	50ca      	str	r2, [r1, r3]
 8016782:	b10a      	cbz	r2, 8016788 <__lshift+0xa4>
 8016784:	f108 0602 	add.w	r6, r8, #2
 8016788:	3e01      	subs	r6, #1
 801678a:	4638      	mov	r0, r7
 801678c:	612e      	str	r6, [r5, #16]
 801678e:	4621      	mov	r1, r4
 8016790:	f7ff fd8c 	bl	80162ac <_Bfree>
 8016794:	4628      	mov	r0, r5
 8016796:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801679a:	f842 0f04 	str.w	r0, [r2, #4]!
 801679e:	3301      	adds	r3, #1
 80167a0:	e7c5      	b.n	801672e <__lshift+0x4a>
 80167a2:	3904      	subs	r1, #4
 80167a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80167a8:	f841 2f04 	str.w	r2, [r1, #4]!
 80167ac:	459c      	cmp	ip, r3
 80167ae:	d8f9      	bhi.n	80167a4 <__lshift+0xc0>
 80167b0:	e7ea      	b.n	8016788 <__lshift+0xa4>
 80167b2:	bf00      	nop
 80167b4:	0801a704 	.word	0x0801a704
 80167b8:	0801a7f8 	.word	0x0801a7f8

080167bc <__mcmp>:
 80167bc:	b530      	push	{r4, r5, lr}
 80167be:	6902      	ldr	r2, [r0, #16]
 80167c0:	690c      	ldr	r4, [r1, #16]
 80167c2:	1b12      	subs	r2, r2, r4
 80167c4:	d10e      	bne.n	80167e4 <__mcmp+0x28>
 80167c6:	f100 0314 	add.w	r3, r0, #20
 80167ca:	3114      	adds	r1, #20
 80167cc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80167d0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80167d4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80167d8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80167dc:	42a5      	cmp	r5, r4
 80167de:	d003      	beq.n	80167e8 <__mcmp+0x2c>
 80167e0:	d305      	bcc.n	80167ee <__mcmp+0x32>
 80167e2:	2201      	movs	r2, #1
 80167e4:	4610      	mov	r0, r2
 80167e6:	bd30      	pop	{r4, r5, pc}
 80167e8:	4283      	cmp	r3, r0
 80167ea:	d3f3      	bcc.n	80167d4 <__mcmp+0x18>
 80167ec:	e7fa      	b.n	80167e4 <__mcmp+0x28>
 80167ee:	f04f 32ff 	mov.w	r2, #4294967295
 80167f2:	e7f7      	b.n	80167e4 <__mcmp+0x28>

080167f4 <__mdiff>:
 80167f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80167f8:	460c      	mov	r4, r1
 80167fa:	4606      	mov	r6, r0
 80167fc:	4611      	mov	r1, r2
 80167fe:	4620      	mov	r0, r4
 8016800:	4617      	mov	r7, r2
 8016802:	f7ff ffdb 	bl	80167bc <__mcmp>
 8016806:	1e05      	subs	r5, r0, #0
 8016808:	d110      	bne.n	801682c <__mdiff+0x38>
 801680a:	4629      	mov	r1, r5
 801680c:	4630      	mov	r0, r6
 801680e:	f7ff fd0d 	bl	801622c <_Balloc>
 8016812:	b930      	cbnz	r0, 8016822 <__mdiff+0x2e>
 8016814:	4b39      	ldr	r3, [pc, #228]	; (80168fc <__mdiff+0x108>)
 8016816:	4602      	mov	r2, r0
 8016818:	f240 2132 	movw	r1, #562	; 0x232
 801681c:	4838      	ldr	r0, [pc, #224]	; (8016900 <__mdiff+0x10c>)
 801681e:	f001 f8f1 	bl	8017a04 <__assert_func>
 8016822:	2301      	movs	r3, #1
 8016824:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8016828:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801682c:	bfa4      	itt	ge
 801682e:	463b      	movge	r3, r7
 8016830:	4627      	movge	r7, r4
 8016832:	4630      	mov	r0, r6
 8016834:	6879      	ldr	r1, [r7, #4]
 8016836:	bfa6      	itte	ge
 8016838:	461c      	movge	r4, r3
 801683a:	2500      	movge	r5, #0
 801683c:	2501      	movlt	r5, #1
 801683e:	f7ff fcf5 	bl	801622c <_Balloc>
 8016842:	b920      	cbnz	r0, 801684e <__mdiff+0x5a>
 8016844:	4b2d      	ldr	r3, [pc, #180]	; (80168fc <__mdiff+0x108>)
 8016846:	4602      	mov	r2, r0
 8016848:	f44f 7110 	mov.w	r1, #576	; 0x240
 801684c:	e7e6      	b.n	801681c <__mdiff+0x28>
 801684e:	693e      	ldr	r6, [r7, #16]
 8016850:	60c5      	str	r5, [r0, #12]
 8016852:	6925      	ldr	r5, [r4, #16]
 8016854:	f107 0114 	add.w	r1, r7, #20
 8016858:	f104 0914 	add.w	r9, r4, #20
 801685c:	f100 0e14 	add.w	lr, r0, #20
 8016860:	f107 0210 	add.w	r2, r7, #16
 8016864:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8016868:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 801686c:	46f2      	mov	sl, lr
 801686e:	2700      	movs	r7, #0
 8016870:	f859 3b04 	ldr.w	r3, [r9], #4
 8016874:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8016878:	fa1f f883 	uxth.w	r8, r3
 801687c:	fa17 f78b 	uxtah	r7, r7, fp
 8016880:	0c1b      	lsrs	r3, r3, #16
 8016882:	eba7 0808 	sub.w	r8, r7, r8
 8016886:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801688a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801688e:	fa1f f888 	uxth.w	r8, r8
 8016892:	141f      	asrs	r7, r3, #16
 8016894:	454d      	cmp	r5, r9
 8016896:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801689a:	f84a 3b04 	str.w	r3, [sl], #4
 801689e:	d8e7      	bhi.n	8016870 <__mdiff+0x7c>
 80168a0:	1b2b      	subs	r3, r5, r4
 80168a2:	3b15      	subs	r3, #21
 80168a4:	f023 0303 	bic.w	r3, r3, #3
 80168a8:	3304      	adds	r3, #4
 80168aa:	3415      	adds	r4, #21
 80168ac:	42a5      	cmp	r5, r4
 80168ae:	bf38      	it	cc
 80168b0:	2304      	movcc	r3, #4
 80168b2:	4419      	add	r1, r3
 80168b4:	4473      	add	r3, lr
 80168b6:	469e      	mov	lr, r3
 80168b8:	460d      	mov	r5, r1
 80168ba:	4565      	cmp	r5, ip
 80168bc:	d30e      	bcc.n	80168dc <__mdiff+0xe8>
 80168be:	f10c 0203 	add.w	r2, ip, #3
 80168c2:	1a52      	subs	r2, r2, r1
 80168c4:	f022 0203 	bic.w	r2, r2, #3
 80168c8:	3903      	subs	r1, #3
 80168ca:	458c      	cmp	ip, r1
 80168cc:	bf38      	it	cc
 80168ce:	2200      	movcc	r2, #0
 80168d0:	441a      	add	r2, r3
 80168d2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80168d6:	b17b      	cbz	r3, 80168f8 <__mdiff+0x104>
 80168d8:	6106      	str	r6, [r0, #16]
 80168da:	e7a5      	b.n	8016828 <__mdiff+0x34>
 80168dc:	f855 8b04 	ldr.w	r8, [r5], #4
 80168e0:	fa17 f488 	uxtah	r4, r7, r8
 80168e4:	1422      	asrs	r2, r4, #16
 80168e6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80168ea:	b2a4      	uxth	r4, r4
 80168ec:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80168f0:	f84e 4b04 	str.w	r4, [lr], #4
 80168f4:	1417      	asrs	r7, r2, #16
 80168f6:	e7e0      	b.n	80168ba <__mdiff+0xc6>
 80168f8:	3e01      	subs	r6, #1
 80168fa:	e7ea      	b.n	80168d2 <__mdiff+0xde>
 80168fc:	0801a704 	.word	0x0801a704
 8016900:	0801a7f8 	.word	0x0801a7f8

08016904 <__ulp>:
 8016904:	b082      	sub	sp, #8
 8016906:	ed8d 0b00 	vstr	d0, [sp]
 801690a:	9b01      	ldr	r3, [sp, #4]
 801690c:	4912      	ldr	r1, [pc, #72]	; (8016958 <__ulp+0x54>)
 801690e:	4019      	ands	r1, r3
 8016910:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8016914:	2900      	cmp	r1, #0
 8016916:	dd05      	ble.n	8016924 <__ulp+0x20>
 8016918:	2200      	movs	r2, #0
 801691a:	460b      	mov	r3, r1
 801691c:	ec43 2b10 	vmov	d0, r2, r3
 8016920:	b002      	add	sp, #8
 8016922:	4770      	bx	lr
 8016924:	4249      	negs	r1, r1
 8016926:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801692a:	ea4f 5021 	mov.w	r0, r1, asr #20
 801692e:	f04f 0200 	mov.w	r2, #0
 8016932:	f04f 0300 	mov.w	r3, #0
 8016936:	da04      	bge.n	8016942 <__ulp+0x3e>
 8016938:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 801693c:	fa41 f300 	asr.w	r3, r1, r0
 8016940:	e7ec      	b.n	801691c <__ulp+0x18>
 8016942:	f1a0 0114 	sub.w	r1, r0, #20
 8016946:	291e      	cmp	r1, #30
 8016948:	bfda      	itte	le
 801694a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801694e:	fa20 f101 	lsrle.w	r1, r0, r1
 8016952:	2101      	movgt	r1, #1
 8016954:	460a      	mov	r2, r1
 8016956:	e7e1      	b.n	801691c <__ulp+0x18>
 8016958:	7ff00000 	.word	0x7ff00000

0801695c <__b2d>:
 801695c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801695e:	6905      	ldr	r5, [r0, #16]
 8016960:	f100 0714 	add.w	r7, r0, #20
 8016964:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8016968:	1f2e      	subs	r6, r5, #4
 801696a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801696e:	4620      	mov	r0, r4
 8016970:	f7ff fd52 	bl	8016418 <__hi0bits>
 8016974:	f1c0 0320 	rsb	r3, r0, #32
 8016978:	280a      	cmp	r0, #10
 801697a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80169f8 <__b2d+0x9c>
 801697e:	600b      	str	r3, [r1, #0]
 8016980:	dc14      	bgt.n	80169ac <__b2d+0x50>
 8016982:	f1c0 0e0b 	rsb	lr, r0, #11
 8016986:	fa24 f10e 	lsr.w	r1, r4, lr
 801698a:	42b7      	cmp	r7, r6
 801698c:	ea41 030c 	orr.w	r3, r1, ip
 8016990:	bf34      	ite	cc
 8016992:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8016996:	2100      	movcs	r1, #0
 8016998:	3015      	adds	r0, #21
 801699a:	fa04 f000 	lsl.w	r0, r4, r0
 801699e:	fa21 f10e 	lsr.w	r1, r1, lr
 80169a2:	ea40 0201 	orr.w	r2, r0, r1
 80169a6:	ec43 2b10 	vmov	d0, r2, r3
 80169aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80169ac:	42b7      	cmp	r7, r6
 80169ae:	bf3a      	itte	cc
 80169b0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80169b4:	f1a5 0608 	subcc.w	r6, r5, #8
 80169b8:	2100      	movcs	r1, #0
 80169ba:	380b      	subs	r0, #11
 80169bc:	d017      	beq.n	80169ee <__b2d+0x92>
 80169be:	f1c0 0c20 	rsb	ip, r0, #32
 80169c2:	fa04 f500 	lsl.w	r5, r4, r0
 80169c6:	42be      	cmp	r6, r7
 80169c8:	fa21 f40c 	lsr.w	r4, r1, ip
 80169cc:	ea45 0504 	orr.w	r5, r5, r4
 80169d0:	bf8c      	ite	hi
 80169d2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80169d6:	2400      	movls	r4, #0
 80169d8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80169dc:	fa01 f000 	lsl.w	r0, r1, r0
 80169e0:	fa24 f40c 	lsr.w	r4, r4, ip
 80169e4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80169e8:	ea40 0204 	orr.w	r2, r0, r4
 80169ec:	e7db      	b.n	80169a6 <__b2d+0x4a>
 80169ee:	ea44 030c 	orr.w	r3, r4, ip
 80169f2:	460a      	mov	r2, r1
 80169f4:	e7d7      	b.n	80169a6 <__b2d+0x4a>
 80169f6:	bf00      	nop
 80169f8:	3ff00000 	.word	0x3ff00000

080169fc <__d2b>:
 80169fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016a00:	4689      	mov	r9, r1
 8016a02:	2101      	movs	r1, #1
 8016a04:	ec57 6b10 	vmov	r6, r7, d0
 8016a08:	4690      	mov	r8, r2
 8016a0a:	f7ff fc0f 	bl	801622c <_Balloc>
 8016a0e:	4604      	mov	r4, r0
 8016a10:	b930      	cbnz	r0, 8016a20 <__d2b+0x24>
 8016a12:	4602      	mov	r2, r0
 8016a14:	4b25      	ldr	r3, [pc, #148]	; (8016aac <__d2b+0xb0>)
 8016a16:	4826      	ldr	r0, [pc, #152]	; (8016ab0 <__d2b+0xb4>)
 8016a18:	f240 310a 	movw	r1, #778	; 0x30a
 8016a1c:	f000 fff2 	bl	8017a04 <__assert_func>
 8016a20:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8016a24:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8016a28:	bb35      	cbnz	r5, 8016a78 <__d2b+0x7c>
 8016a2a:	2e00      	cmp	r6, #0
 8016a2c:	9301      	str	r3, [sp, #4]
 8016a2e:	d028      	beq.n	8016a82 <__d2b+0x86>
 8016a30:	4668      	mov	r0, sp
 8016a32:	9600      	str	r6, [sp, #0]
 8016a34:	f7ff fd10 	bl	8016458 <__lo0bits>
 8016a38:	9900      	ldr	r1, [sp, #0]
 8016a3a:	b300      	cbz	r0, 8016a7e <__d2b+0x82>
 8016a3c:	9a01      	ldr	r2, [sp, #4]
 8016a3e:	f1c0 0320 	rsb	r3, r0, #32
 8016a42:	fa02 f303 	lsl.w	r3, r2, r3
 8016a46:	430b      	orrs	r3, r1
 8016a48:	40c2      	lsrs	r2, r0
 8016a4a:	6163      	str	r3, [r4, #20]
 8016a4c:	9201      	str	r2, [sp, #4]
 8016a4e:	9b01      	ldr	r3, [sp, #4]
 8016a50:	61a3      	str	r3, [r4, #24]
 8016a52:	2b00      	cmp	r3, #0
 8016a54:	bf14      	ite	ne
 8016a56:	2202      	movne	r2, #2
 8016a58:	2201      	moveq	r2, #1
 8016a5a:	6122      	str	r2, [r4, #16]
 8016a5c:	b1d5      	cbz	r5, 8016a94 <__d2b+0x98>
 8016a5e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8016a62:	4405      	add	r5, r0
 8016a64:	f8c9 5000 	str.w	r5, [r9]
 8016a68:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8016a6c:	f8c8 0000 	str.w	r0, [r8]
 8016a70:	4620      	mov	r0, r4
 8016a72:	b003      	add	sp, #12
 8016a74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016a78:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8016a7c:	e7d5      	b.n	8016a2a <__d2b+0x2e>
 8016a7e:	6161      	str	r1, [r4, #20]
 8016a80:	e7e5      	b.n	8016a4e <__d2b+0x52>
 8016a82:	a801      	add	r0, sp, #4
 8016a84:	f7ff fce8 	bl	8016458 <__lo0bits>
 8016a88:	9b01      	ldr	r3, [sp, #4]
 8016a8a:	6163      	str	r3, [r4, #20]
 8016a8c:	2201      	movs	r2, #1
 8016a8e:	6122      	str	r2, [r4, #16]
 8016a90:	3020      	adds	r0, #32
 8016a92:	e7e3      	b.n	8016a5c <__d2b+0x60>
 8016a94:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8016a98:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8016a9c:	f8c9 0000 	str.w	r0, [r9]
 8016aa0:	6918      	ldr	r0, [r3, #16]
 8016aa2:	f7ff fcb9 	bl	8016418 <__hi0bits>
 8016aa6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8016aaa:	e7df      	b.n	8016a6c <__d2b+0x70>
 8016aac:	0801a704 	.word	0x0801a704
 8016ab0:	0801a7f8 	.word	0x0801a7f8

08016ab4 <__ratio>:
 8016ab4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016ab8:	4688      	mov	r8, r1
 8016aba:	4669      	mov	r1, sp
 8016abc:	4681      	mov	r9, r0
 8016abe:	f7ff ff4d 	bl	801695c <__b2d>
 8016ac2:	a901      	add	r1, sp, #4
 8016ac4:	4640      	mov	r0, r8
 8016ac6:	ec55 4b10 	vmov	r4, r5, d0
 8016aca:	f7ff ff47 	bl	801695c <__b2d>
 8016ace:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8016ad2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8016ad6:	eba3 0c02 	sub.w	ip, r3, r2
 8016ada:	e9dd 3200 	ldrd	r3, r2, [sp]
 8016ade:	1a9b      	subs	r3, r3, r2
 8016ae0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8016ae4:	ec51 0b10 	vmov	r0, r1, d0
 8016ae8:	2b00      	cmp	r3, #0
 8016aea:	bfd6      	itet	le
 8016aec:	460a      	movle	r2, r1
 8016aee:	462a      	movgt	r2, r5
 8016af0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8016af4:	468b      	mov	fp, r1
 8016af6:	462f      	mov	r7, r5
 8016af8:	bfd4      	ite	le
 8016afa:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8016afe:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8016b02:	4620      	mov	r0, r4
 8016b04:	ee10 2a10 	vmov	r2, s0
 8016b08:	465b      	mov	r3, fp
 8016b0a:	4639      	mov	r1, r7
 8016b0c:	f7e9 fe9e 	bl	800084c <__aeabi_ddiv>
 8016b10:	ec41 0b10 	vmov	d0, r0, r1
 8016b14:	b003      	add	sp, #12
 8016b16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016b1a <__copybits>:
 8016b1a:	3901      	subs	r1, #1
 8016b1c:	b570      	push	{r4, r5, r6, lr}
 8016b1e:	1149      	asrs	r1, r1, #5
 8016b20:	6914      	ldr	r4, [r2, #16]
 8016b22:	3101      	adds	r1, #1
 8016b24:	f102 0314 	add.w	r3, r2, #20
 8016b28:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8016b2c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8016b30:	1f05      	subs	r5, r0, #4
 8016b32:	42a3      	cmp	r3, r4
 8016b34:	d30c      	bcc.n	8016b50 <__copybits+0x36>
 8016b36:	1aa3      	subs	r3, r4, r2
 8016b38:	3b11      	subs	r3, #17
 8016b3a:	f023 0303 	bic.w	r3, r3, #3
 8016b3e:	3211      	adds	r2, #17
 8016b40:	42a2      	cmp	r2, r4
 8016b42:	bf88      	it	hi
 8016b44:	2300      	movhi	r3, #0
 8016b46:	4418      	add	r0, r3
 8016b48:	2300      	movs	r3, #0
 8016b4a:	4288      	cmp	r0, r1
 8016b4c:	d305      	bcc.n	8016b5a <__copybits+0x40>
 8016b4e:	bd70      	pop	{r4, r5, r6, pc}
 8016b50:	f853 6b04 	ldr.w	r6, [r3], #4
 8016b54:	f845 6f04 	str.w	r6, [r5, #4]!
 8016b58:	e7eb      	b.n	8016b32 <__copybits+0x18>
 8016b5a:	f840 3b04 	str.w	r3, [r0], #4
 8016b5e:	e7f4      	b.n	8016b4a <__copybits+0x30>

08016b60 <__any_on>:
 8016b60:	f100 0214 	add.w	r2, r0, #20
 8016b64:	6900      	ldr	r0, [r0, #16]
 8016b66:	114b      	asrs	r3, r1, #5
 8016b68:	4298      	cmp	r0, r3
 8016b6a:	b510      	push	{r4, lr}
 8016b6c:	db11      	blt.n	8016b92 <__any_on+0x32>
 8016b6e:	dd0a      	ble.n	8016b86 <__any_on+0x26>
 8016b70:	f011 011f 	ands.w	r1, r1, #31
 8016b74:	d007      	beq.n	8016b86 <__any_on+0x26>
 8016b76:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8016b7a:	fa24 f001 	lsr.w	r0, r4, r1
 8016b7e:	fa00 f101 	lsl.w	r1, r0, r1
 8016b82:	428c      	cmp	r4, r1
 8016b84:	d10b      	bne.n	8016b9e <__any_on+0x3e>
 8016b86:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8016b8a:	4293      	cmp	r3, r2
 8016b8c:	d803      	bhi.n	8016b96 <__any_on+0x36>
 8016b8e:	2000      	movs	r0, #0
 8016b90:	bd10      	pop	{r4, pc}
 8016b92:	4603      	mov	r3, r0
 8016b94:	e7f7      	b.n	8016b86 <__any_on+0x26>
 8016b96:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016b9a:	2900      	cmp	r1, #0
 8016b9c:	d0f5      	beq.n	8016b8a <__any_on+0x2a>
 8016b9e:	2001      	movs	r0, #1
 8016ba0:	e7f6      	b.n	8016b90 <__any_on+0x30>

08016ba2 <_calloc_r>:
 8016ba2:	b513      	push	{r0, r1, r4, lr}
 8016ba4:	434a      	muls	r2, r1
 8016ba6:	4611      	mov	r1, r2
 8016ba8:	9201      	str	r2, [sp, #4]
 8016baa:	f000 f859 	bl	8016c60 <_malloc_r>
 8016bae:	4604      	mov	r4, r0
 8016bb0:	b118      	cbz	r0, 8016bba <_calloc_r+0x18>
 8016bb2:	9a01      	ldr	r2, [sp, #4]
 8016bb4:	2100      	movs	r1, #0
 8016bb6:	f7fc f9f9 	bl	8012fac <memset>
 8016bba:	4620      	mov	r0, r4
 8016bbc:	b002      	add	sp, #8
 8016bbe:	bd10      	pop	{r4, pc}

08016bc0 <_free_r>:
 8016bc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016bc2:	2900      	cmp	r1, #0
 8016bc4:	d048      	beq.n	8016c58 <_free_r+0x98>
 8016bc6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016bca:	9001      	str	r0, [sp, #4]
 8016bcc:	2b00      	cmp	r3, #0
 8016bce:	f1a1 0404 	sub.w	r4, r1, #4
 8016bd2:	bfb8      	it	lt
 8016bd4:	18e4      	addlt	r4, r4, r3
 8016bd6:	f001 f885 	bl	8017ce4 <__malloc_lock>
 8016bda:	4a20      	ldr	r2, [pc, #128]	; (8016c5c <_free_r+0x9c>)
 8016bdc:	9801      	ldr	r0, [sp, #4]
 8016bde:	6813      	ldr	r3, [r2, #0]
 8016be0:	4615      	mov	r5, r2
 8016be2:	b933      	cbnz	r3, 8016bf2 <_free_r+0x32>
 8016be4:	6063      	str	r3, [r4, #4]
 8016be6:	6014      	str	r4, [r2, #0]
 8016be8:	b003      	add	sp, #12
 8016bea:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016bee:	f001 b87f 	b.w	8017cf0 <__malloc_unlock>
 8016bf2:	42a3      	cmp	r3, r4
 8016bf4:	d90b      	bls.n	8016c0e <_free_r+0x4e>
 8016bf6:	6821      	ldr	r1, [r4, #0]
 8016bf8:	1862      	adds	r2, r4, r1
 8016bfa:	4293      	cmp	r3, r2
 8016bfc:	bf04      	itt	eq
 8016bfe:	681a      	ldreq	r2, [r3, #0]
 8016c00:	685b      	ldreq	r3, [r3, #4]
 8016c02:	6063      	str	r3, [r4, #4]
 8016c04:	bf04      	itt	eq
 8016c06:	1852      	addeq	r2, r2, r1
 8016c08:	6022      	streq	r2, [r4, #0]
 8016c0a:	602c      	str	r4, [r5, #0]
 8016c0c:	e7ec      	b.n	8016be8 <_free_r+0x28>
 8016c0e:	461a      	mov	r2, r3
 8016c10:	685b      	ldr	r3, [r3, #4]
 8016c12:	b10b      	cbz	r3, 8016c18 <_free_r+0x58>
 8016c14:	42a3      	cmp	r3, r4
 8016c16:	d9fa      	bls.n	8016c0e <_free_r+0x4e>
 8016c18:	6811      	ldr	r1, [r2, #0]
 8016c1a:	1855      	adds	r5, r2, r1
 8016c1c:	42a5      	cmp	r5, r4
 8016c1e:	d10b      	bne.n	8016c38 <_free_r+0x78>
 8016c20:	6824      	ldr	r4, [r4, #0]
 8016c22:	4421      	add	r1, r4
 8016c24:	1854      	adds	r4, r2, r1
 8016c26:	42a3      	cmp	r3, r4
 8016c28:	6011      	str	r1, [r2, #0]
 8016c2a:	d1dd      	bne.n	8016be8 <_free_r+0x28>
 8016c2c:	681c      	ldr	r4, [r3, #0]
 8016c2e:	685b      	ldr	r3, [r3, #4]
 8016c30:	6053      	str	r3, [r2, #4]
 8016c32:	4421      	add	r1, r4
 8016c34:	6011      	str	r1, [r2, #0]
 8016c36:	e7d7      	b.n	8016be8 <_free_r+0x28>
 8016c38:	d902      	bls.n	8016c40 <_free_r+0x80>
 8016c3a:	230c      	movs	r3, #12
 8016c3c:	6003      	str	r3, [r0, #0]
 8016c3e:	e7d3      	b.n	8016be8 <_free_r+0x28>
 8016c40:	6825      	ldr	r5, [r4, #0]
 8016c42:	1961      	adds	r1, r4, r5
 8016c44:	428b      	cmp	r3, r1
 8016c46:	bf04      	itt	eq
 8016c48:	6819      	ldreq	r1, [r3, #0]
 8016c4a:	685b      	ldreq	r3, [r3, #4]
 8016c4c:	6063      	str	r3, [r4, #4]
 8016c4e:	bf04      	itt	eq
 8016c50:	1949      	addeq	r1, r1, r5
 8016c52:	6021      	streq	r1, [r4, #0]
 8016c54:	6054      	str	r4, [r2, #4]
 8016c56:	e7c7      	b.n	8016be8 <_free_r+0x28>
 8016c58:	b003      	add	sp, #12
 8016c5a:	bd30      	pop	{r4, r5, pc}
 8016c5c:	200008a4 	.word	0x200008a4

08016c60 <_malloc_r>:
 8016c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016c62:	1ccd      	adds	r5, r1, #3
 8016c64:	f025 0503 	bic.w	r5, r5, #3
 8016c68:	3508      	adds	r5, #8
 8016c6a:	2d0c      	cmp	r5, #12
 8016c6c:	bf38      	it	cc
 8016c6e:	250c      	movcc	r5, #12
 8016c70:	2d00      	cmp	r5, #0
 8016c72:	4606      	mov	r6, r0
 8016c74:	db01      	blt.n	8016c7a <_malloc_r+0x1a>
 8016c76:	42a9      	cmp	r1, r5
 8016c78:	d903      	bls.n	8016c82 <_malloc_r+0x22>
 8016c7a:	230c      	movs	r3, #12
 8016c7c:	6033      	str	r3, [r6, #0]
 8016c7e:	2000      	movs	r0, #0
 8016c80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016c82:	f001 f82f 	bl	8017ce4 <__malloc_lock>
 8016c86:	4921      	ldr	r1, [pc, #132]	; (8016d0c <_malloc_r+0xac>)
 8016c88:	680a      	ldr	r2, [r1, #0]
 8016c8a:	4614      	mov	r4, r2
 8016c8c:	b99c      	cbnz	r4, 8016cb6 <_malloc_r+0x56>
 8016c8e:	4f20      	ldr	r7, [pc, #128]	; (8016d10 <_malloc_r+0xb0>)
 8016c90:	683b      	ldr	r3, [r7, #0]
 8016c92:	b923      	cbnz	r3, 8016c9e <_malloc_r+0x3e>
 8016c94:	4621      	mov	r1, r4
 8016c96:	4630      	mov	r0, r6
 8016c98:	f000 fcd2 	bl	8017640 <_sbrk_r>
 8016c9c:	6038      	str	r0, [r7, #0]
 8016c9e:	4629      	mov	r1, r5
 8016ca0:	4630      	mov	r0, r6
 8016ca2:	f000 fccd 	bl	8017640 <_sbrk_r>
 8016ca6:	1c43      	adds	r3, r0, #1
 8016ca8:	d123      	bne.n	8016cf2 <_malloc_r+0x92>
 8016caa:	230c      	movs	r3, #12
 8016cac:	6033      	str	r3, [r6, #0]
 8016cae:	4630      	mov	r0, r6
 8016cb0:	f001 f81e 	bl	8017cf0 <__malloc_unlock>
 8016cb4:	e7e3      	b.n	8016c7e <_malloc_r+0x1e>
 8016cb6:	6823      	ldr	r3, [r4, #0]
 8016cb8:	1b5b      	subs	r3, r3, r5
 8016cba:	d417      	bmi.n	8016cec <_malloc_r+0x8c>
 8016cbc:	2b0b      	cmp	r3, #11
 8016cbe:	d903      	bls.n	8016cc8 <_malloc_r+0x68>
 8016cc0:	6023      	str	r3, [r4, #0]
 8016cc2:	441c      	add	r4, r3
 8016cc4:	6025      	str	r5, [r4, #0]
 8016cc6:	e004      	b.n	8016cd2 <_malloc_r+0x72>
 8016cc8:	6863      	ldr	r3, [r4, #4]
 8016cca:	42a2      	cmp	r2, r4
 8016ccc:	bf0c      	ite	eq
 8016cce:	600b      	streq	r3, [r1, #0]
 8016cd0:	6053      	strne	r3, [r2, #4]
 8016cd2:	4630      	mov	r0, r6
 8016cd4:	f001 f80c 	bl	8017cf0 <__malloc_unlock>
 8016cd8:	f104 000b 	add.w	r0, r4, #11
 8016cdc:	1d23      	adds	r3, r4, #4
 8016cde:	f020 0007 	bic.w	r0, r0, #7
 8016ce2:	1ac2      	subs	r2, r0, r3
 8016ce4:	d0cc      	beq.n	8016c80 <_malloc_r+0x20>
 8016ce6:	1a1b      	subs	r3, r3, r0
 8016ce8:	50a3      	str	r3, [r4, r2]
 8016cea:	e7c9      	b.n	8016c80 <_malloc_r+0x20>
 8016cec:	4622      	mov	r2, r4
 8016cee:	6864      	ldr	r4, [r4, #4]
 8016cf0:	e7cc      	b.n	8016c8c <_malloc_r+0x2c>
 8016cf2:	1cc4      	adds	r4, r0, #3
 8016cf4:	f024 0403 	bic.w	r4, r4, #3
 8016cf8:	42a0      	cmp	r0, r4
 8016cfa:	d0e3      	beq.n	8016cc4 <_malloc_r+0x64>
 8016cfc:	1a21      	subs	r1, r4, r0
 8016cfe:	4630      	mov	r0, r6
 8016d00:	f000 fc9e 	bl	8017640 <_sbrk_r>
 8016d04:	3001      	adds	r0, #1
 8016d06:	d1dd      	bne.n	8016cc4 <_malloc_r+0x64>
 8016d08:	e7cf      	b.n	8016caa <_malloc_r+0x4a>
 8016d0a:	bf00      	nop
 8016d0c:	200008a4 	.word	0x200008a4
 8016d10:	200008a8 	.word	0x200008a8

08016d14 <__ssputs_r>:
 8016d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016d18:	688e      	ldr	r6, [r1, #8]
 8016d1a:	429e      	cmp	r6, r3
 8016d1c:	4682      	mov	sl, r0
 8016d1e:	460c      	mov	r4, r1
 8016d20:	4690      	mov	r8, r2
 8016d22:	461f      	mov	r7, r3
 8016d24:	d838      	bhi.n	8016d98 <__ssputs_r+0x84>
 8016d26:	898a      	ldrh	r2, [r1, #12]
 8016d28:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8016d2c:	d032      	beq.n	8016d94 <__ssputs_r+0x80>
 8016d2e:	6825      	ldr	r5, [r4, #0]
 8016d30:	6909      	ldr	r1, [r1, #16]
 8016d32:	eba5 0901 	sub.w	r9, r5, r1
 8016d36:	6965      	ldr	r5, [r4, #20]
 8016d38:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016d3c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8016d40:	3301      	adds	r3, #1
 8016d42:	444b      	add	r3, r9
 8016d44:	106d      	asrs	r5, r5, #1
 8016d46:	429d      	cmp	r5, r3
 8016d48:	bf38      	it	cc
 8016d4a:	461d      	movcc	r5, r3
 8016d4c:	0553      	lsls	r3, r2, #21
 8016d4e:	d531      	bpl.n	8016db4 <__ssputs_r+0xa0>
 8016d50:	4629      	mov	r1, r5
 8016d52:	f7ff ff85 	bl	8016c60 <_malloc_r>
 8016d56:	4606      	mov	r6, r0
 8016d58:	b950      	cbnz	r0, 8016d70 <__ssputs_r+0x5c>
 8016d5a:	230c      	movs	r3, #12
 8016d5c:	f8ca 3000 	str.w	r3, [sl]
 8016d60:	89a3      	ldrh	r3, [r4, #12]
 8016d62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016d66:	81a3      	strh	r3, [r4, #12]
 8016d68:	f04f 30ff 	mov.w	r0, #4294967295
 8016d6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016d70:	6921      	ldr	r1, [r4, #16]
 8016d72:	464a      	mov	r2, r9
 8016d74:	f7ff fa4c 	bl	8016210 <memcpy>
 8016d78:	89a3      	ldrh	r3, [r4, #12]
 8016d7a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8016d7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016d82:	81a3      	strh	r3, [r4, #12]
 8016d84:	6126      	str	r6, [r4, #16]
 8016d86:	6165      	str	r5, [r4, #20]
 8016d88:	444e      	add	r6, r9
 8016d8a:	eba5 0509 	sub.w	r5, r5, r9
 8016d8e:	6026      	str	r6, [r4, #0]
 8016d90:	60a5      	str	r5, [r4, #8]
 8016d92:	463e      	mov	r6, r7
 8016d94:	42be      	cmp	r6, r7
 8016d96:	d900      	bls.n	8016d9a <__ssputs_r+0x86>
 8016d98:	463e      	mov	r6, r7
 8016d9a:	4632      	mov	r2, r6
 8016d9c:	6820      	ldr	r0, [r4, #0]
 8016d9e:	4641      	mov	r1, r8
 8016da0:	f000 ff86 	bl	8017cb0 <memmove>
 8016da4:	68a3      	ldr	r3, [r4, #8]
 8016da6:	6822      	ldr	r2, [r4, #0]
 8016da8:	1b9b      	subs	r3, r3, r6
 8016daa:	4432      	add	r2, r6
 8016dac:	60a3      	str	r3, [r4, #8]
 8016dae:	6022      	str	r2, [r4, #0]
 8016db0:	2000      	movs	r0, #0
 8016db2:	e7db      	b.n	8016d6c <__ssputs_r+0x58>
 8016db4:	462a      	mov	r2, r5
 8016db6:	f000 ffa1 	bl	8017cfc <_realloc_r>
 8016dba:	4606      	mov	r6, r0
 8016dbc:	2800      	cmp	r0, #0
 8016dbe:	d1e1      	bne.n	8016d84 <__ssputs_r+0x70>
 8016dc0:	6921      	ldr	r1, [r4, #16]
 8016dc2:	4650      	mov	r0, sl
 8016dc4:	f7ff fefc 	bl	8016bc0 <_free_r>
 8016dc8:	e7c7      	b.n	8016d5a <__ssputs_r+0x46>
	...

08016dcc <_svfiprintf_r>:
 8016dcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016dd0:	4698      	mov	r8, r3
 8016dd2:	898b      	ldrh	r3, [r1, #12]
 8016dd4:	061b      	lsls	r3, r3, #24
 8016dd6:	b09d      	sub	sp, #116	; 0x74
 8016dd8:	4607      	mov	r7, r0
 8016dda:	460d      	mov	r5, r1
 8016ddc:	4614      	mov	r4, r2
 8016dde:	d50e      	bpl.n	8016dfe <_svfiprintf_r+0x32>
 8016de0:	690b      	ldr	r3, [r1, #16]
 8016de2:	b963      	cbnz	r3, 8016dfe <_svfiprintf_r+0x32>
 8016de4:	2140      	movs	r1, #64	; 0x40
 8016de6:	f7ff ff3b 	bl	8016c60 <_malloc_r>
 8016dea:	6028      	str	r0, [r5, #0]
 8016dec:	6128      	str	r0, [r5, #16]
 8016dee:	b920      	cbnz	r0, 8016dfa <_svfiprintf_r+0x2e>
 8016df0:	230c      	movs	r3, #12
 8016df2:	603b      	str	r3, [r7, #0]
 8016df4:	f04f 30ff 	mov.w	r0, #4294967295
 8016df8:	e0d1      	b.n	8016f9e <_svfiprintf_r+0x1d2>
 8016dfa:	2340      	movs	r3, #64	; 0x40
 8016dfc:	616b      	str	r3, [r5, #20]
 8016dfe:	2300      	movs	r3, #0
 8016e00:	9309      	str	r3, [sp, #36]	; 0x24
 8016e02:	2320      	movs	r3, #32
 8016e04:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016e08:	f8cd 800c 	str.w	r8, [sp, #12]
 8016e0c:	2330      	movs	r3, #48	; 0x30
 8016e0e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8016fb8 <_svfiprintf_r+0x1ec>
 8016e12:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016e16:	f04f 0901 	mov.w	r9, #1
 8016e1a:	4623      	mov	r3, r4
 8016e1c:	469a      	mov	sl, r3
 8016e1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016e22:	b10a      	cbz	r2, 8016e28 <_svfiprintf_r+0x5c>
 8016e24:	2a25      	cmp	r2, #37	; 0x25
 8016e26:	d1f9      	bne.n	8016e1c <_svfiprintf_r+0x50>
 8016e28:	ebba 0b04 	subs.w	fp, sl, r4
 8016e2c:	d00b      	beq.n	8016e46 <_svfiprintf_r+0x7a>
 8016e2e:	465b      	mov	r3, fp
 8016e30:	4622      	mov	r2, r4
 8016e32:	4629      	mov	r1, r5
 8016e34:	4638      	mov	r0, r7
 8016e36:	f7ff ff6d 	bl	8016d14 <__ssputs_r>
 8016e3a:	3001      	adds	r0, #1
 8016e3c:	f000 80aa 	beq.w	8016f94 <_svfiprintf_r+0x1c8>
 8016e40:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016e42:	445a      	add	r2, fp
 8016e44:	9209      	str	r2, [sp, #36]	; 0x24
 8016e46:	f89a 3000 	ldrb.w	r3, [sl]
 8016e4a:	2b00      	cmp	r3, #0
 8016e4c:	f000 80a2 	beq.w	8016f94 <_svfiprintf_r+0x1c8>
 8016e50:	2300      	movs	r3, #0
 8016e52:	f04f 32ff 	mov.w	r2, #4294967295
 8016e56:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016e5a:	f10a 0a01 	add.w	sl, sl, #1
 8016e5e:	9304      	str	r3, [sp, #16]
 8016e60:	9307      	str	r3, [sp, #28]
 8016e62:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016e66:	931a      	str	r3, [sp, #104]	; 0x68
 8016e68:	4654      	mov	r4, sl
 8016e6a:	2205      	movs	r2, #5
 8016e6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016e70:	4851      	ldr	r0, [pc, #324]	; (8016fb8 <_svfiprintf_r+0x1ec>)
 8016e72:	f7e9 f9b5 	bl	80001e0 <memchr>
 8016e76:	9a04      	ldr	r2, [sp, #16]
 8016e78:	b9d8      	cbnz	r0, 8016eb2 <_svfiprintf_r+0xe6>
 8016e7a:	06d0      	lsls	r0, r2, #27
 8016e7c:	bf44      	itt	mi
 8016e7e:	2320      	movmi	r3, #32
 8016e80:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016e84:	0711      	lsls	r1, r2, #28
 8016e86:	bf44      	itt	mi
 8016e88:	232b      	movmi	r3, #43	; 0x2b
 8016e8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016e8e:	f89a 3000 	ldrb.w	r3, [sl]
 8016e92:	2b2a      	cmp	r3, #42	; 0x2a
 8016e94:	d015      	beq.n	8016ec2 <_svfiprintf_r+0xf6>
 8016e96:	9a07      	ldr	r2, [sp, #28]
 8016e98:	4654      	mov	r4, sl
 8016e9a:	2000      	movs	r0, #0
 8016e9c:	f04f 0c0a 	mov.w	ip, #10
 8016ea0:	4621      	mov	r1, r4
 8016ea2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016ea6:	3b30      	subs	r3, #48	; 0x30
 8016ea8:	2b09      	cmp	r3, #9
 8016eaa:	d94e      	bls.n	8016f4a <_svfiprintf_r+0x17e>
 8016eac:	b1b0      	cbz	r0, 8016edc <_svfiprintf_r+0x110>
 8016eae:	9207      	str	r2, [sp, #28]
 8016eb0:	e014      	b.n	8016edc <_svfiprintf_r+0x110>
 8016eb2:	eba0 0308 	sub.w	r3, r0, r8
 8016eb6:	fa09 f303 	lsl.w	r3, r9, r3
 8016eba:	4313      	orrs	r3, r2
 8016ebc:	9304      	str	r3, [sp, #16]
 8016ebe:	46a2      	mov	sl, r4
 8016ec0:	e7d2      	b.n	8016e68 <_svfiprintf_r+0x9c>
 8016ec2:	9b03      	ldr	r3, [sp, #12]
 8016ec4:	1d19      	adds	r1, r3, #4
 8016ec6:	681b      	ldr	r3, [r3, #0]
 8016ec8:	9103      	str	r1, [sp, #12]
 8016eca:	2b00      	cmp	r3, #0
 8016ecc:	bfbb      	ittet	lt
 8016ece:	425b      	neglt	r3, r3
 8016ed0:	f042 0202 	orrlt.w	r2, r2, #2
 8016ed4:	9307      	strge	r3, [sp, #28]
 8016ed6:	9307      	strlt	r3, [sp, #28]
 8016ed8:	bfb8      	it	lt
 8016eda:	9204      	strlt	r2, [sp, #16]
 8016edc:	7823      	ldrb	r3, [r4, #0]
 8016ede:	2b2e      	cmp	r3, #46	; 0x2e
 8016ee0:	d10c      	bne.n	8016efc <_svfiprintf_r+0x130>
 8016ee2:	7863      	ldrb	r3, [r4, #1]
 8016ee4:	2b2a      	cmp	r3, #42	; 0x2a
 8016ee6:	d135      	bne.n	8016f54 <_svfiprintf_r+0x188>
 8016ee8:	9b03      	ldr	r3, [sp, #12]
 8016eea:	1d1a      	adds	r2, r3, #4
 8016eec:	681b      	ldr	r3, [r3, #0]
 8016eee:	9203      	str	r2, [sp, #12]
 8016ef0:	2b00      	cmp	r3, #0
 8016ef2:	bfb8      	it	lt
 8016ef4:	f04f 33ff 	movlt.w	r3, #4294967295
 8016ef8:	3402      	adds	r4, #2
 8016efa:	9305      	str	r3, [sp, #20]
 8016efc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8016fc8 <_svfiprintf_r+0x1fc>
 8016f00:	7821      	ldrb	r1, [r4, #0]
 8016f02:	2203      	movs	r2, #3
 8016f04:	4650      	mov	r0, sl
 8016f06:	f7e9 f96b 	bl	80001e0 <memchr>
 8016f0a:	b140      	cbz	r0, 8016f1e <_svfiprintf_r+0x152>
 8016f0c:	2340      	movs	r3, #64	; 0x40
 8016f0e:	eba0 000a 	sub.w	r0, r0, sl
 8016f12:	fa03 f000 	lsl.w	r0, r3, r0
 8016f16:	9b04      	ldr	r3, [sp, #16]
 8016f18:	4303      	orrs	r3, r0
 8016f1a:	3401      	adds	r4, #1
 8016f1c:	9304      	str	r3, [sp, #16]
 8016f1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016f22:	4826      	ldr	r0, [pc, #152]	; (8016fbc <_svfiprintf_r+0x1f0>)
 8016f24:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016f28:	2206      	movs	r2, #6
 8016f2a:	f7e9 f959 	bl	80001e0 <memchr>
 8016f2e:	2800      	cmp	r0, #0
 8016f30:	d038      	beq.n	8016fa4 <_svfiprintf_r+0x1d8>
 8016f32:	4b23      	ldr	r3, [pc, #140]	; (8016fc0 <_svfiprintf_r+0x1f4>)
 8016f34:	bb1b      	cbnz	r3, 8016f7e <_svfiprintf_r+0x1b2>
 8016f36:	9b03      	ldr	r3, [sp, #12]
 8016f38:	3307      	adds	r3, #7
 8016f3a:	f023 0307 	bic.w	r3, r3, #7
 8016f3e:	3308      	adds	r3, #8
 8016f40:	9303      	str	r3, [sp, #12]
 8016f42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016f44:	4433      	add	r3, r6
 8016f46:	9309      	str	r3, [sp, #36]	; 0x24
 8016f48:	e767      	b.n	8016e1a <_svfiprintf_r+0x4e>
 8016f4a:	fb0c 3202 	mla	r2, ip, r2, r3
 8016f4e:	460c      	mov	r4, r1
 8016f50:	2001      	movs	r0, #1
 8016f52:	e7a5      	b.n	8016ea0 <_svfiprintf_r+0xd4>
 8016f54:	2300      	movs	r3, #0
 8016f56:	3401      	adds	r4, #1
 8016f58:	9305      	str	r3, [sp, #20]
 8016f5a:	4619      	mov	r1, r3
 8016f5c:	f04f 0c0a 	mov.w	ip, #10
 8016f60:	4620      	mov	r0, r4
 8016f62:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016f66:	3a30      	subs	r2, #48	; 0x30
 8016f68:	2a09      	cmp	r2, #9
 8016f6a:	d903      	bls.n	8016f74 <_svfiprintf_r+0x1a8>
 8016f6c:	2b00      	cmp	r3, #0
 8016f6e:	d0c5      	beq.n	8016efc <_svfiprintf_r+0x130>
 8016f70:	9105      	str	r1, [sp, #20]
 8016f72:	e7c3      	b.n	8016efc <_svfiprintf_r+0x130>
 8016f74:	fb0c 2101 	mla	r1, ip, r1, r2
 8016f78:	4604      	mov	r4, r0
 8016f7a:	2301      	movs	r3, #1
 8016f7c:	e7f0      	b.n	8016f60 <_svfiprintf_r+0x194>
 8016f7e:	ab03      	add	r3, sp, #12
 8016f80:	9300      	str	r3, [sp, #0]
 8016f82:	462a      	mov	r2, r5
 8016f84:	4b0f      	ldr	r3, [pc, #60]	; (8016fc4 <_svfiprintf_r+0x1f8>)
 8016f86:	a904      	add	r1, sp, #16
 8016f88:	4638      	mov	r0, r7
 8016f8a:	f7fc f8b7 	bl	80130fc <_printf_float>
 8016f8e:	1c42      	adds	r2, r0, #1
 8016f90:	4606      	mov	r6, r0
 8016f92:	d1d6      	bne.n	8016f42 <_svfiprintf_r+0x176>
 8016f94:	89ab      	ldrh	r3, [r5, #12]
 8016f96:	065b      	lsls	r3, r3, #25
 8016f98:	f53f af2c 	bmi.w	8016df4 <_svfiprintf_r+0x28>
 8016f9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016f9e:	b01d      	add	sp, #116	; 0x74
 8016fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016fa4:	ab03      	add	r3, sp, #12
 8016fa6:	9300      	str	r3, [sp, #0]
 8016fa8:	462a      	mov	r2, r5
 8016faa:	4b06      	ldr	r3, [pc, #24]	; (8016fc4 <_svfiprintf_r+0x1f8>)
 8016fac:	a904      	add	r1, sp, #16
 8016fae:	4638      	mov	r0, r7
 8016fb0:	f7fc fb48 	bl	8013644 <_printf_i>
 8016fb4:	e7eb      	b.n	8016f8e <_svfiprintf_r+0x1c2>
 8016fb6:	bf00      	nop
 8016fb8:	0801a954 	.word	0x0801a954
 8016fbc:	0801a95e 	.word	0x0801a95e
 8016fc0:	080130fd 	.word	0x080130fd
 8016fc4:	08016d15 	.word	0x08016d15
 8016fc8:	0801a95a 	.word	0x0801a95a

08016fcc <_sungetc_r>:
 8016fcc:	b538      	push	{r3, r4, r5, lr}
 8016fce:	1c4b      	adds	r3, r1, #1
 8016fd0:	4614      	mov	r4, r2
 8016fd2:	d103      	bne.n	8016fdc <_sungetc_r+0x10>
 8016fd4:	f04f 35ff 	mov.w	r5, #4294967295
 8016fd8:	4628      	mov	r0, r5
 8016fda:	bd38      	pop	{r3, r4, r5, pc}
 8016fdc:	8993      	ldrh	r3, [r2, #12]
 8016fde:	f023 0320 	bic.w	r3, r3, #32
 8016fe2:	8193      	strh	r3, [r2, #12]
 8016fe4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016fe6:	6852      	ldr	r2, [r2, #4]
 8016fe8:	b2cd      	uxtb	r5, r1
 8016fea:	b18b      	cbz	r3, 8017010 <_sungetc_r+0x44>
 8016fec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8016fee:	4293      	cmp	r3, r2
 8016ff0:	dd08      	ble.n	8017004 <_sungetc_r+0x38>
 8016ff2:	6823      	ldr	r3, [r4, #0]
 8016ff4:	1e5a      	subs	r2, r3, #1
 8016ff6:	6022      	str	r2, [r4, #0]
 8016ff8:	f803 5c01 	strb.w	r5, [r3, #-1]
 8016ffc:	6863      	ldr	r3, [r4, #4]
 8016ffe:	3301      	adds	r3, #1
 8017000:	6063      	str	r3, [r4, #4]
 8017002:	e7e9      	b.n	8016fd8 <_sungetc_r+0xc>
 8017004:	4621      	mov	r1, r4
 8017006:	f000 fbf5 	bl	80177f4 <__submore>
 801700a:	2800      	cmp	r0, #0
 801700c:	d0f1      	beq.n	8016ff2 <_sungetc_r+0x26>
 801700e:	e7e1      	b.n	8016fd4 <_sungetc_r+0x8>
 8017010:	6921      	ldr	r1, [r4, #16]
 8017012:	6823      	ldr	r3, [r4, #0]
 8017014:	b151      	cbz	r1, 801702c <_sungetc_r+0x60>
 8017016:	4299      	cmp	r1, r3
 8017018:	d208      	bcs.n	801702c <_sungetc_r+0x60>
 801701a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801701e:	42a9      	cmp	r1, r5
 8017020:	d104      	bne.n	801702c <_sungetc_r+0x60>
 8017022:	3b01      	subs	r3, #1
 8017024:	3201      	adds	r2, #1
 8017026:	6023      	str	r3, [r4, #0]
 8017028:	6062      	str	r2, [r4, #4]
 801702a:	e7d5      	b.n	8016fd8 <_sungetc_r+0xc>
 801702c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8017030:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017034:	6363      	str	r3, [r4, #52]	; 0x34
 8017036:	2303      	movs	r3, #3
 8017038:	63a3      	str	r3, [r4, #56]	; 0x38
 801703a:	4623      	mov	r3, r4
 801703c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8017040:	6023      	str	r3, [r4, #0]
 8017042:	2301      	movs	r3, #1
 8017044:	e7dc      	b.n	8017000 <_sungetc_r+0x34>

08017046 <__ssrefill_r>:
 8017046:	b510      	push	{r4, lr}
 8017048:	460c      	mov	r4, r1
 801704a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801704c:	b169      	cbz	r1, 801706a <__ssrefill_r+0x24>
 801704e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017052:	4299      	cmp	r1, r3
 8017054:	d001      	beq.n	801705a <__ssrefill_r+0x14>
 8017056:	f7ff fdb3 	bl	8016bc0 <_free_r>
 801705a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801705c:	6063      	str	r3, [r4, #4]
 801705e:	2000      	movs	r0, #0
 8017060:	6360      	str	r0, [r4, #52]	; 0x34
 8017062:	b113      	cbz	r3, 801706a <__ssrefill_r+0x24>
 8017064:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8017066:	6023      	str	r3, [r4, #0]
 8017068:	bd10      	pop	{r4, pc}
 801706a:	6923      	ldr	r3, [r4, #16]
 801706c:	6023      	str	r3, [r4, #0]
 801706e:	2300      	movs	r3, #0
 8017070:	6063      	str	r3, [r4, #4]
 8017072:	89a3      	ldrh	r3, [r4, #12]
 8017074:	f043 0320 	orr.w	r3, r3, #32
 8017078:	81a3      	strh	r3, [r4, #12]
 801707a:	f04f 30ff 	mov.w	r0, #4294967295
 801707e:	e7f3      	b.n	8017068 <__ssrefill_r+0x22>

08017080 <__ssvfiscanf_r>:
 8017080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017084:	460c      	mov	r4, r1
 8017086:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 801708a:	2100      	movs	r1, #0
 801708c:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8017090:	49b2      	ldr	r1, [pc, #712]	; (801735c <__ssvfiscanf_r+0x2dc>)
 8017092:	91a0      	str	r1, [sp, #640]	; 0x280
 8017094:	f10d 0804 	add.w	r8, sp, #4
 8017098:	49b1      	ldr	r1, [pc, #708]	; (8017360 <__ssvfiscanf_r+0x2e0>)
 801709a:	4fb2      	ldr	r7, [pc, #712]	; (8017364 <__ssvfiscanf_r+0x2e4>)
 801709c:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 8017368 <__ssvfiscanf_r+0x2e8>
 80170a0:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80170a4:	4606      	mov	r6, r0
 80170a6:	91a1      	str	r1, [sp, #644]	; 0x284
 80170a8:	9300      	str	r3, [sp, #0]
 80170aa:	f892 a000 	ldrb.w	sl, [r2]
 80170ae:	f1ba 0f00 	cmp.w	sl, #0
 80170b2:	f000 8151 	beq.w	8017358 <__ssvfiscanf_r+0x2d8>
 80170b6:	f81a 3007 	ldrb.w	r3, [sl, r7]
 80170ba:	f013 0308 	ands.w	r3, r3, #8
 80170be:	f102 0501 	add.w	r5, r2, #1
 80170c2:	d019      	beq.n	80170f8 <__ssvfiscanf_r+0x78>
 80170c4:	6863      	ldr	r3, [r4, #4]
 80170c6:	2b00      	cmp	r3, #0
 80170c8:	dd0f      	ble.n	80170ea <__ssvfiscanf_r+0x6a>
 80170ca:	6823      	ldr	r3, [r4, #0]
 80170cc:	781a      	ldrb	r2, [r3, #0]
 80170ce:	5cba      	ldrb	r2, [r7, r2]
 80170d0:	0712      	lsls	r2, r2, #28
 80170d2:	d401      	bmi.n	80170d8 <__ssvfiscanf_r+0x58>
 80170d4:	462a      	mov	r2, r5
 80170d6:	e7e8      	b.n	80170aa <__ssvfiscanf_r+0x2a>
 80170d8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80170da:	3201      	adds	r2, #1
 80170dc:	9245      	str	r2, [sp, #276]	; 0x114
 80170de:	6862      	ldr	r2, [r4, #4]
 80170e0:	3301      	adds	r3, #1
 80170e2:	3a01      	subs	r2, #1
 80170e4:	6062      	str	r2, [r4, #4]
 80170e6:	6023      	str	r3, [r4, #0]
 80170e8:	e7ec      	b.n	80170c4 <__ssvfiscanf_r+0x44>
 80170ea:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80170ec:	4621      	mov	r1, r4
 80170ee:	4630      	mov	r0, r6
 80170f0:	4798      	blx	r3
 80170f2:	2800      	cmp	r0, #0
 80170f4:	d0e9      	beq.n	80170ca <__ssvfiscanf_r+0x4a>
 80170f6:	e7ed      	b.n	80170d4 <__ssvfiscanf_r+0x54>
 80170f8:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 80170fc:	f040 8083 	bne.w	8017206 <__ssvfiscanf_r+0x186>
 8017100:	9341      	str	r3, [sp, #260]	; 0x104
 8017102:	9343      	str	r3, [sp, #268]	; 0x10c
 8017104:	7853      	ldrb	r3, [r2, #1]
 8017106:	2b2a      	cmp	r3, #42	; 0x2a
 8017108:	bf02      	ittt	eq
 801710a:	2310      	moveq	r3, #16
 801710c:	1c95      	addeq	r5, r2, #2
 801710e:	9341      	streq	r3, [sp, #260]	; 0x104
 8017110:	220a      	movs	r2, #10
 8017112:	46ab      	mov	fp, r5
 8017114:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8017118:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 801711c:	2b09      	cmp	r3, #9
 801711e:	d91d      	bls.n	801715c <__ssvfiscanf_r+0xdc>
 8017120:	4891      	ldr	r0, [pc, #580]	; (8017368 <__ssvfiscanf_r+0x2e8>)
 8017122:	2203      	movs	r2, #3
 8017124:	f7e9 f85c 	bl	80001e0 <memchr>
 8017128:	b140      	cbz	r0, 801713c <__ssvfiscanf_r+0xbc>
 801712a:	2301      	movs	r3, #1
 801712c:	eba0 0009 	sub.w	r0, r0, r9
 8017130:	fa03 f000 	lsl.w	r0, r3, r0
 8017134:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8017136:	4318      	orrs	r0, r3
 8017138:	9041      	str	r0, [sp, #260]	; 0x104
 801713a:	465d      	mov	r5, fp
 801713c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8017140:	2b78      	cmp	r3, #120	; 0x78
 8017142:	d806      	bhi.n	8017152 <__ssvfiscanf_r+0xd2>
 8017144:	2b57      	cmp	r3, #87	; 0x57
 8017146:	d810      	bhi.n	801716a <__ssvfiscanf_r+0xea>
 8017148:	2b25      	cmp	r3, #37	; 0x25
 801714a:	d05c      	beq.n	8017206 <__ssvfiscanf_r+0x186>
 801714c:	d856      	bhi.n	80171fc <__ssvfiscanf_r+0x17c>
 801714e:	2b00      	cmp	r3, #0
 8017150:	d074      	beq.n	801723c <__ssvfiscanf_r+0x1bc>
 8017152:	2303      	movs	r3, #3
 8017154:	9347      	str	r3, [sp, #284]	; 0x11c
 8017156:	230a      	movs	r3, #10
 8017158:	9342      	str	r3, [sp, #264]	; 0x108
 801715a:	e081      	b.n	8017260 <__ssvfiscanf_r+0x1e0>
 801715c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801715e:	fb02 1303 	mla	r3, r2, r3, r1
 8017162:	3b30      	subs	r3, #48	; 0x30
 8017164:	9343      	str	r3, [sp, #268]	; 0x10c
 8017166:	465d      	mov	r5, fp
 8017168:	e7d3      	b.n	8017112 <__ssvfiscanf_r+0x92>
 801716a:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 801716e:	2a20      	cmp	r2, #32
 8017170:	d8ef      	bhi.n	8017152 <__ssvfiscanf_r+0xd2>
 8017172:	a101      	add	r1, pc, #4	; (adr r1, 8017178 <__ssvfiscanf_r+0xf8>)
 8017174:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8017178:	0801724b 	.word	0x0801724b
 801717c:	08017153 	.word	0x08017153
 8017180:	08017153 	.word	0x08017153
 8017184:	080172a9 	.word	0x080172a9
 8017188:	08017153 	.word	0x08017153
 801718c:	08017153 	.word	0x08017153
 8017190:	08017153 	.word	0x08017153
 8017194:	08017153 	.word	0x08017153
 8017198:	08017153 	.word	0x08017153
 801719c:	08017153 	.word	0x08017153
 80171a0:	08017153 	.word	0x08017153
 80171a4:	080172bf 	.word	0x080172bf
 80171a8:	08017295 	.word	0x08017295
 80171ac:	08017203 	.word	0x08017203
 80171b0:	08017203 	.word	0x08017203
 80171b4:	08017203 	.word	0x08017203
 80171b8:	08017153 	.word	0x08017153
 80171bc:	08017299 	.word	0x08017299
 80171c0:	08017153 	.word	0x08017153
 80171c4:	08017153 	.word	0x08017153
 80171c8:	08017153 	.word	0x08017153
 80171cc:	08017153 	.word	0x08017153
 80171d0:	080172cf 	.word	0x080172cf
 80171d4:	080172a1 	.word	0x080172a1
 80171d8:	08017243 	.word	0x08017243
 80171dc:	08017153 	.word	0x08017153
 80171e0:	08017153 	.word	0x08017153
 80171e4:	080172cb 	.word	0x080172cb
 80171e8:	08017153 	.word	0x08017153
 80171ec:	08017295 	.word	0x08017295
 80171f0:	08017153 	.word	0x08017153
 80171f4:	08017153 	.word	0x08017153
 80171f8:	0801724b 	.word	0x0801724b
 80171fc:	3b45      	subs	r3, #69	; 0x45
 80171fe:	2b02      	cmp	r3, #2
 8017200:	d8a7      	bhi.n	8017152 <__ssvfiscanf_r+0xd2>
 8017202:	2305      	movs	r3, #5
 8017204:	e02b      	b.n	801725e <__ssvfiscanf_r+0x1de>
 8017206:	6863      	ldr	r3, [r4, #4]
 8017208:	2b00      	cmp	r3, #0
 801720a:	dd0d      	ble.n	8017228 <__ssvfiscanf_r+0x1a8>
 801720c:	6823      	ldr	r3, [r4, #0]
 801720e:	781a      	ldrb	r2, [r3, #0]
 8017210:	4552      	cmp	r2, sl
 8017212:	f040 80a1 	bne.w	8017358 <__ssvfiscanf_r+0x2d8>
 8017216:	3301      	adds	r3, #1
 8017218:	6862      	ldr	r2, [r4, #4]
 801721a:	6023      	str	r3, [r4, #0]
 801721c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801721e:	3a01      	subs	r2, #1
 8017220:	3301      	adds	r3, #1
 8017222:	6062      	str	r2, [r4, #4]
 8017224:	9345      	str	r3, [sp, #276]	; 0x114
 8017226:	e755      	b.n	80170d4 <__ssvfiscanf_r+0x54>
 8017228:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801722a:	4621      	mov	r1, r4
 801722c:	4630      	mov	r0, r6
 801722e:	4798      	blx	r3
 8017230:	2800      	cmp	r0, #0
 8017232:	d0eb      	beq.n	801720c <__ssvfiscanf_r+0x18c>
 8017234:	9844      	ldr	r0, [sp, #272]	; 0x110
 8017236:	2800      	cmp	r0, #0
 8017238:	f040 8084 	bne.w	8017344 <__ssvfiscanf_r+0x2c4>
 801723c:	f04f 30ff 	mov.w	r0, #4294967295
 8017240:	e086      	b.n	8017350 <__ssvfiscanf_r+0x2d0>
 8017242:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8017244:	f042 0220 	orr.w	r2, r2, #32
 8017248:	9241      	str	r2, [sp, #260]	; 0x104
 801724a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801724c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8017250:	9241      	str	r2, [sp, #260]	; 0x104
 8017252:	2210      	movs	r2, #16
 8017254:	2b6f      	cmp	r3, #111	; 0x6f
 8017256:	9242      	str	r2, [sp, #264]	; 0x108
 8017258:	bf34      	ite	cc
 801725a:	2303      	movcc	r3, #3
 801725c:	2304      	movcs	r3, #4
 801725e:	9347      	str	r3, [sp, #284]	; 0x11c
 8017260:	6863      	ldr	r3, [r4, #4]
 8017262:	2b00      	cmp	r3, #0
 8017264:	dd41      	ble.n	80172ea <__ssvfiscanf_r+0x26a>
 8017266:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8017268:	0659      	lsls	r1, r3, #25
 801726a:	d404      	bmi.n	8017276 <__ssvfiscanf_r+0x1f6>
 801726c:	6823      	ldr	r3, [r4, #0]
 801726e:	781a      	ldrb	r2, [r3, #0]
 8017270:	5cba      	ldrb	r2, [r7, r2]
 8017272:	0712      	lsls	r2, r2, #28
 8017274:	d440      	bmi.n	80172f8 <__ssvfiscanf_r+0x278>
 8017276:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8017278:	2b02      	cmp	r3, #2
 801727a:	dc4f      	bgt.n	801731c <__ssvfiscanf_r+0x29c>
 801727c:	466b      	mov	r3, sp
 801727e:	4622      	mov	r2, r4
 8017280:	a941      	add	r1, sp, #260	; 0x104
 8017282:	4630      	mov	r0, r6
 8017284:	f000 f874 	bl	8017370 <_scanf_chars>
 8017288:	2801      	cmp	r0, #1
 801728a:	d065      	beq.n	8017358 <__ssvfiscanf_r+0x2d8>
 801728c:	2802      	cmp	r0, #2
 801728e:	f47f af21 	bne.w	80170d4 <__ssvfiscanf_r+0x54>
 8017292:	e7cf      	b.n	8017234 <__ssvfiscanf_r+0x1b4>
 8017294:	220a      	movs	r2, #10
 8017296:	e7dd      	b.n	8017254 <__ssvfiscanf_r+0x1d4>
 8017298:	2300      	movs	r3, #0
 801729a:	9342      	str	r3, [sp, #264]	; 0x108
 801729c:	2303      	movs	r3, #3
 801729e:	e7de      	b.n	801725e <__ssvfiscanf_r+0x1de>
 80172a0:	2308      	movs	r3, #8
 80172a2:	9342      	str	r3, [sp, #264]	; 0x108
 80172a4:	2304      	movs	r3, #4
 80172a6:	e7da      	b.n	801725e <__ssvfiscanf_r+0x1de>
 80172a8:	4629      	mov	r1, r5
 80172aa:	4640      	mov	r0, r8
 80172ac:	f000 f9d8 	bl	8017660 <__sccl>
 80172b0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80172b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80172b6:	9341      	str	r3, [sp, #260]	; 0x104
 80172b8:	4605      	mov	r5, r0
 80172ba:	2301      	movs	r3, #1
 80172bc:	e7cf      	b.n	801725e <__ssvfiscanf_r+0x1de>
 80172be:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80172c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80172c4:	9341      	str	r3, [sp, #260]	; 0x104
 80172c6:	2300      	movs	r3, #0
 80172c8:	e7c9      	b.n	801725e <__ssvfiscanf_r+0x1de>
 80172ca:	2302      	movs	r3, #2
 80172cc:	e7c7      	b.n	801725e <__ssvfiscanf_r+0x1de>
 80172ce:	9841      	ldr	r0, [sp, #260]	; 0x104
 80172d0:	06c3      	lsls	r3, r0, #27
 80172d2:	f53f aeff 	bmi.w	80170d4 <__ssvfiscanf_r+0x54>
 80172d6:	9b00      	ldr	r3, [sp, #0]
 80172d8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80172da:	1d19      	adds	r1, r3, #4
 80172dc:	9100      	str	r1, [sp, #0]
 80172de:	681b      	ldr	r3, [r3, #0]
 80172e0:	07c0      	lsls	r0, r0, #31
 80172e2:	bf4c      	ite	mi
 80172e4:	801a      	strhmi	r2, [r3, #0]
 80172e6:	601a      	strpl	r2, [r3, #0]
 80172e8:	e6f4      	b.n	80170d4 <__ssvfiscanf_r+0x54>
 80172ea:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80172ec:	4621      	mov	r1, r4
 80172ee:	4630      	mov	r0, r6
 80172f0:	4798      	blx	r3
 80172f2:	2800      	cmp	r0, #0
 80172f4:	d0b7      	beq.n	8017266 <__ssvfiscanf_r+0x1e6>
 80172f6:	e79d      	b.n	8017234 <__ssvfiscanf_r+0x1b4>
 80172f8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80172fa:	3201      	adds	r2, #1
 80172fc:	9245      	str	r2, [sp, #276]	; 0x114
 80172fe:	6862      	ldr	r2, [r4, #4]
 8017300:	3a01      	subs	r2, #1
 8017302:	2a00      	cmp	r2, #0
 8017304:	6062      	str	r2, [r4, #4]
 8017306:	dd02      	ble.n	801730e <__ssvfiscanf_r+0x28e>
 8017308:	3301      	adds	r3, #1
 801730a:	6023      	str	r3, [r4, #0]
 801730c:	e7ae      	b.n	801726c <__ssvfiscanf_r+0x1ec>
 801730e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8017310:	4621      	mov	r1, r4
 8017312:	4630      	mov	r0, r6
 8017314:	4798      	blx	r3
 8017316:	2800      	cmp	r0, #0
 8017318:	d0a8      	beq.n	801726c <__ssvfiscanf_r+0x1ec>
 801731a:	e78b      	b.n	8017234 <__ssvfiscanf_r+0x1b4>
 801731c:	2b04      	cmp	r3, #4
 801731e:	dc06      	bgt.n	801732e <__ssvfiscanf_r+0x2ae>
 8017320:	466b      	mov	r3, sp
 8017322:	4622      	mov	r2, r4
 8017324:	a941      	add	r1, sp, #260	; 0x104
 8017326:	4630      	mov	r0, r6
 8017328:	f000 f87a 	bl	8017420 <_scanf_i>
 801732c:	e7ac      	b.n	8017288 <__ssvfiscanf_r+0x208>
 801732e:	4b0f      	ldr	r3, [pc, #60]	; (801736c <__ssvfiscanf_r+0x2ec>)
 8017330:	2b00      	cmp	r3, #0
 8017332:	f43f aecf 	beq.w	80170d4 <__ssvfiscanf_r+0x54>
 8017336:	466b      	mov	r3, sp
 8017338:	4622      	mov	r2, r4
 801733a:	a941      	add	r1, sp, #260	; 0x104
 801733c:	4630      	mov	r0, r6
 801733e:	f7fc faa7 	bl	8013890 <_scanf_float>
 8017342:	e7a1      	b.n	8017288 <__ssvfiscanf_r+0x208>
 8017344:	89a3      	ldrh	r3, [r4, #12]
 8017346:	f013 0f40 	tst.w	r3, #64	; 0x40
 801734a:	bf18      	it	ne
 801734c:	f04f 30ff 	movne.w	r0, #4294967295
 8017350:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8017354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017358:	9844      	ldr	r0, [sp, #272]	; 0x110
 801735a:	e7f9      	b.n	8017350 <__ssvfiscanf_r+0x2d0>
 801735c:	08016fcd 	.word	0x08016fcd
 8017360:	08017047 	.word	0x08017047
 8017364:	0801a581 	.word	0x0801a581
 8017368:	0801a95a 	.word	0x0801a95a
 801736c:	08013891 	.word	0x08013891

08017370 <_scanf_chars>:
 8017370:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017374:	4615      	mov	r5, r2
 8017376:	688a      	ldr	r2, [r1, #8]
 8017378:	4680      	mov	r8, r0
 801737a:	460c      	mov	r4, r1
 801737c:	b932      	cbnz	r2, 801738c <_scanf_chars+0x1c>
 801737e:	698a      	ldr	r2, [r1, #24]
 8017380:	2a00      	cmp	r2, #0
 8017382:	bf0c      	ite	eq
 8017384:	2201      	moveq	r2, #1
 8017386:	f04f 32ff 	movne.w	r2, #4294967295
 801738a:	608a      	str	r2, [r1, #8]
 801738c:	6822      	ldr	r2, [r4, #0]
 801738e:	f8df 908c 	ldr.w	r9, [pc, #140]	; 801741c <_scanf_chars+0xac>
 8017392:	06d1      	lsls	r1, r2, #27
 8017394:	bf5f      	itttt	pl
 8017396:	681a      	ldrpl	r2, [r3, #0]
 8017398:	1d11      	addpl	r1, r2, #4
 801739a:	6019      	strpl	r1, [r3, #0]
 801739c:	6816      	ldrpl	r6, [r2, #0]
 801739e:	2700      	movs	r7, #0
 80173a0:	69a0      	ldr	r0, [r4, #24]
 80173a2:	b188      	cbz	r0, 80173c8 <_scanf_chars+0x58>
 80173a4:	2801      	cmp	r0, #1
 80173a6:	d107      	bne.n	80173b8 <_scanf_chars+0x48>
 80173a8:	682b      	ldr	r3, [r5, #0]
 80173aa:	781a      	ldrb	r2, [r3, #0]
 80173ac:	6963      	ldr	r3, [r4, #20]
 80173ae:	5c9b      	ldrb	r3, [r3, r2]
 80173b0:	b953      	cbnz	r3, 80173c8 <_scanf_chars+0x58>
 80173b2:	bb27      	cbnz	r7, 80173fe <_scanf_chars+0x8e>
 80173b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80173b8:	2802      	cmp	r0, #2
 80173ba:	d120      	bne.n	80173fe <_scanf_chars+0x8e>
 80173bc:	682b      	ldr	r3, [r5, #0]
 80173be:	781b      	ldrb	r3, [r3, #0]
 80173c0:	f813 3009 	ldrb.w	r3, [r3, r9]
 80173c4:	071b      	lsls	r3, r3, #28
 80173c6:	d41a      	bmi.n	80173fe <_scanf_chars+0x8e>
 80173c8:	6823      	ldr	r3, [r4, #0]
 80173ca:	06da      	lsls	r2, r3, #27
 80173cc:	bf5e      	ittt	pl
 80173ce:	682b      	ldrpl	r3, [r5, #0]
 80173d0:	781b      	ldrbpl	r3, [r3, #0]
 80173d2:	f806 3b01 	strbpl.w	r3, [r6], #1
 80173d6:	682a      	ldr	r2, [r5, #0]
 80173d8:	686b      	ldr	r3, [r5, #4]
 80173da:	3201      	adds	r2, #1
 80173dc:	602a      	str	r2, [r5, #0]
 80173de:	68a2      	ldr	r2, [r4, #8]
 80173e0:	3b01      	subs	r3, #1
 80173e2:	3a01      	subs	r2, #1
 80173e4:	606b      	str	r3, [r5, #4]
 80173e6:	3701      	adds	r7, #1
 80173e8:	60a2      	str	r2, [r4, #8]
 80173ea:	b142      	cbz	r2, 80173fe <_scanf_chars+0x8e>
 80173ec:	2b00      	cmp	r3, #0
 80173ee:	dcd7      	bgt.n	80173a0 <_scanf_chars+0x30>
 80173f0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80173f4:	4629      	mov	r1, r5
 80173f6:	4640      	mov	r0, r8
 80173f8:	4798      	blx	r3
 80173fa:	2800      	cmp	r0, #0
 80173fc:	d0d0      	beq.n	80173a0 <_scanf_chars+0x30>
 80173fe:	6823      	ldr	r3, [r4, #0]
 8017400:	f013 0310 	ands.w	r3, r3, #16
 8017404:	d105      	bne.n	8017412 <_scanf_chars+0xa2>
 8017406:	68e2      	ldr	r2, [r4, #12]
 8017408:	3201      	adds	r2, #1
 801740a:	60e2      	str	r2, [r4, #12]
 801740c:	69a2      	ldr	r2, [r4, #24]
 801740e:	b102      	cbz	r2, 8017412 <_scanf_chars+0xa2>
 8017410:	7033      	strb	r3, [r6, #0]
 8017412:	6923      	ldr	r3, [r4, #16]
 8017414:	441f      	add	r7, r3
 8017416:	6127      	str	r7, [r4, #16]
 8017418:	2000      	movs	r0, #0
 801741a:	e7cb      	b.n	80173b4 <_scanf_chars+0x44>
 801741c:	0801a581 	.word	0x0801a581

08017420 <_scanf_i>:
 8017420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017424:	4698      	mov	r8, r3
 8017426:	4b74      	ldr	r3, [pc, #464]	; (80175f8 <_scanf_i+0x1d8>)
 8017428:	460c      	mov	r4, r1
 801742a:	4682      	mov	sl, r0
 801742c:	4616      	mov	r6, r2
 801742e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8017432:	b087      	sub	sp, #28
 8017434:	ab03      	add	r3, sp, #12
 8017436:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801743a:	4b70      	ldr	r3, [pc, #448]	; (80175fc <_scanf_i+0x1dc>)
 801743c:	69a1      	ldr	r1, [r4, #24]
 801743e:	4a70      	ldr	r2, [pc, #448]	; (8017600 <_scanf_i+0x1e0>)
 8017440:	2903      	cmp	r1, #3
 8017442:	bf18      	it	ne
 8017444:	461a      	movne	r2, r3
 8017446:	68a3      	ldr	r3, [r4, #8]
 8017448:	9201      	str	r2, [sp, #4]
 801744a:	1e5a      	subs	r2, r3, #1
 801744c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8017450:	bf88      	it	hi
 8017452:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8017456:	4627      	mov	r7, r4
 8017458:	bf82      	ittt	hi
 801745a:	eb03 0905 	addhi.w	r9, r3, r5
 801745e:	f240 135d 	movwhi	r3, #349	; 0x15d
 8017462:	60a3      	strhi	r3, [r4, #8]
 8017464:	f857 3b1c 	ldr.w	r3, [r7], #28
 8017468:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801746c:	bf98      	it	ls
 801746e:	f04f 0900 	movls.w	r9, #0
 8017472:	6023      	str	r3, [r4, #0]
 8017474:	463d      	mov	r5, r7
 8017476:	f04f 0b00 	mov.w	fp, #0
 801747a:	6831      	ldr	r1, [r6, #0]
 801747c:	ab03      	add	r3, sp, #12
 801747e:	7809      	ldrb	r1, [r1, #0]
 8017480:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8017484:	2202      	movs	r2, #2
 8017486:	f7e8 feab 	bl	80001e0 <memchr>
 801748a:	b328      	cbz	r0, 80174d8 <_scanf_i+0xb8>
 801748c:	f1bb 0f01 	cmp.w	fp, #1
 8017490:	d159      	bne.n	8017546 <_scanf_i+0x126>
 8017492:	6862      	ldr	r2, [r4, #4]
 8017494:	b92a      	cbnz	r2, 80174a2 <_scanf_i+0x82>
 8017496:	6822      	ldr	r2, [r4, #0]
 8017498:	2308      	movs	r3, #8
 801749a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801749e:	6063      	str	r3, [r4, #4]
 80174a0:	6022      	str	r2, [r4, #0]
 80174a2:	6822      	ldr	r2, [r4, #0]
 80174a4:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80174a8:	6022      	str	r2, [r4, #0]
 80174aa:	68a2      	ldr	r2, [r4, #8]
 80174ac:	1e51      	subs	r1, r2, #1
 80174ae:	60a1      	str	r1, [r4, #8]
 80174b0:	b192      	cbz	r2, 80174d8 <_scanf_i+0xb8>
 80174b2:	6832      	ldr	r2, [r6, #0]
 80174b4:	1c51      	adds	r1, r2, #1
 80174b6:	6031      	str	r1, [r6, #0]
 80174b8:	7812      	ldrb	r2, [r2, #0]
 80174ba:	f805 2b01 	strb.w	r2, [r5], #1
 80174be:	6872      	ldr	r2, [r6, #4]
 80174c0:	3a01      	subs	r2, #1
 80174c2:	2a00      	cmp	r2, #0
 80174c4:	6072      	str	r2, [r6, #4]
 80174c6:	dc07      	bgt.n	80174d8 <_scanf_i+0xb8>
 80174c8:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 80174cc:	4631      	mov	r1, r6
 80174ce:	4650      	mov	r0, sl
 80174d0:	4790      	blx	r2
 80174d2:	2800      	cmp	r0, #0
 80174d4:	f040 8085 	bne.w	80175e2 <_scanf_i+0x1c2>
 80174d8:	f10b 0b01 	add.w	fp, fp, #1
 80174dc:	f1bb 0f03 	cmp.w	fp, #3
 80174e0:	d1cb      	bne.n	801747a <_scanf_i+0x5a>
 80174e2:	6863      	ldr	r3, [r4, #4]
 80174e4:	b90b      	cbnz	r3, 80174ea <_scanf_i+0xca>
 80174e6:	230a      	movs	r3, #10
 80174e8:	6063      	str	r3, [r4, #4]
 80174ea:	6863      	ldr	r3, [r4, #4]
 80174ec:	4945      	ldr	r1, [pc, #276]	; (8017604 <_scanf_i+0x1e4>)
 80174ee:	6960      	ldr	r0, [r4, #20]
 80174f0:	1ac9      	subs	r1, r1, r3
 80174f2:	f000 f8b5 	bl	8017660 <__sccl>
 80174f6:	f04f 0b00 	mov.w	fp, #0
 80174fa:	68a3      	ldr	r3, [r4, #8]
 80174fc:	6822      	ldr	r2, [r4, #0]
 80174fe:	2b00      	cmp	r3, #0
 8017500:	d03d      	beq.n	801757e <_scanf_i+0x15e>
 8017502:	6831      	ldr	r1, [r6, #0]
 8017504:	6960      	ldr	r0, [r4, #20]
 8017506:	f891 c000 	ldrb.w	ip, [r1]
 801750a:	f810 000c 	ldrb.w	r0, [r0, ip]
 801750e:	2800      	cmp	r0, #0
 8017510:	d035      	beq.n	801757e <_scanf_i+0x15e>
 8017512:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8017516:	d124      	bne.n	8017562 <_scanf_i+0x142>
 8017518:	0510      	lsls	r0, r2, #20
 801751a:	d522      	bpl.n	8017562 <_scanf_i+0x142>
 801751c:	f10b 0b01 	add.w	fp, fp, #1
 8017520:	f1b9 0f00 	cmp.w	r9, #0
 8017524:	d003      	beq.n	801752e <_scanf_i+0x10e>
 8017526:	3301      	adds	r3, #1
 8017528:	f109 39ff 	add.w	r9, r9, #4294967295
 801752c:	60a3      	str	r3, [r4, #8]
 801752e:	6873      	ldr	r3, [r6, #4]
 8017530:	3b01      	subs	r3, #1
 8017532:	2b00      	cmp	r3, #0
 8017534:	6073      	str	r3, [r6, #4]
 8017536:	dd1b      	ble.n	8017570 <_scanf_i+0x150>
 8017538:	6833      	ldr	r3, [r6, #0]
 801753a:	3301      	adds	r3, #1
 801753c:	6033      	str	r3, [r6, #0]
 801753e:	68a3      	ldr	r3, [r4, #8]
 8017540:	3b01      	subs	r3, #1
 8017542:	60a3      	str	r3, [r4, #8]
 8017544:	e7d9      	b.n	80174fa <_scanf_i+0xda>
 8017546:	f1bb 0f02 	cmp.w	fp, #2
 801754a:	d1ae      	bne.n	80174aa <_scanf_i+0x8a>
 801754c:	6822      	ldr	r2, [r4, #0]
 801754e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8017552:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8017556:	d1bf      	bne.n	80174d8 <_scanf_i+0xb8>
 8017558:	2310      	movs	r3, #16
 801755a:	6063      	str	r3, [r4, #4]
 801755c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8017560:	e7a2      	b.n	80174a8 <_scanf_i+0x88>
 8017562:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8017566:	6022      	str	r2, [r4, #0]
 8017568:	780b      	ldrb	r3, [r1, #0]
 801756a:	f805 3b01 	strb.w	r3, [r5], #1
 801756e:	e7de      	b.n	801752e <_scanf_i+0x10e>
 8017570:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017574:	4631      	mov	r1, r6
 8017576:	4650      	mov	r0, sl
 8017578:	4798      	blx	r3
 801757a:	2800      	cmp	r0, #0
 801757c:	d0df      	beq.n	801753e <_scanf_i+0x11e>
 801757e:	6823      	ldr	r3, [r4, #0]
 8017580:	05d9      	lsls	r1, r3, #23
 8017582:	d50d      	bpl.n	80175a0 <_scanf_i+0x180>
 8017584:	42bd      	cmp	r5, r7
 8017586:	d909      	bls.n	801759c <_scanf_i+0x17c>
 8017588:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801758c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8017590:	4632      	mov	r2, r6
 8017592:	4650      	mov	r0, sl
 8017594:	4798      	blx	r3
 8017596:	f105 39ff 	add.w	r9, r5, #4294967295
 801759a:	464d      	mov	r5, r9
 801759c:	42bd      	cmp	r5, r7
 801759e:	d028      	beq.n	80175f2 <_scanf_i+0x1d2>
 80175a0:	6822      	ldr	r2, [r4, #0]
 80175a2:	f012 0210 	ands.w	r2, r2, #16
 80175a6:	d113      	bne.n	80175d0 <_scanf_i+0x1b0>
 80175a8:	702a      	strb	r2, [r5, #0]
 80175aa:	6863      	ldr	r3, [r4, #4]
 80175ac:	9e01      	ldr	r6, [sp, #4]
 80175ae:	4639      	mov	r1, r7
 80175b0:	4650      	mov	r0, sl
 80175b2:	47b0      	blx	r6
 80175b4:	f8d8 3000 	ldr.w	r3, [r8]
 80175b8:	6821      	ldr	r1, [r4, #0]
 80175ba:	1d1a      	adds	r2, r3, #4
 80175bc:	f8c8 2000 	str.w	r2, [r8]
 80175c0:	f011 0f20 	tst.w	r1, #32
 80175c4:	681b      	ldr	r3, [r3, #0]
 80175c6:	d00f      	beq.n	80175e8 <_scanf_i+0x1c8>
 80175c8:	6018      	str	r0, [r3, #0]
 80175ca:	68e3      	ldr	r3, [r4, #12]
 80175cc:	3301      	adds	r3, #1
 80175ce:	60e3      	str	r3, [r4, #12]
 80175d0:	1bed      	subs	r5, r5, r7
 80175d2:	44ab      	add	fp, r5
 80175d4:	6925      	ldr	r5, [r4, #16]
 80175d6:	445d      	add	r5, fp
 80175d8:	6125      	str	r5, [r4, #16]
 80175da:	2000      	movs	r0, #0
 80175dc:	b007      	add	sp, #28
 80175de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80175e2:	f04f 0b00 	mov.w	fp, #0
 80175e6:	e7ca      	b.n	801757e <_scanf_i+0x15e>
 80175e8:	07ca      	lsls	r2, r1, #31
 80175ea:	bf4c      	ite	mi
 80175ec:	8018      	strhmi	r0, [r3, #0]
 80175ee:	6018      	strpl	r0, [r3, #0]
 80175f0:	e7eb      	b.n	80175ca <_scanf_i+0x1aa>
 80175f2:	2001      	movs	r0, #1
 80175f4:	e7f2      	b.n	80175dc <_scanf_i+0x1bc>
 80175f6:	bf00      	nop
 80175f8:	08018b1c 	.word	0x08018b1c
 80175fc:	080177f1 	.word	0x080177f1
 8017600:	08014ba9 	.word	0x08014ba9
 8017604:	0801a97e 	.word	0x0801a97e

08017608 <_read_r>:
 8017608:	b538      	push	{r3, r4, r5, lr}
 801760a:	4d07      	ldr	r5, [pc, #28]	; (8017628 <_read_r+0x20>)
 801760c:	4604      	mov	r4, r0
 801760e:	4608      	mov	r0, r1
 8017610:	4611      	mov	r1, r2
 8017612:	2200      	movs	r2, #0
 8017614:	602a      	str	r2, [r5, #0]
 8017616:	461a      	mov	r2, r3
 8017618:	f7eb feb8 	bl	800338c <_read>
 801761c:	1c43      	adds	r3, r0, #1
 801761e:	d102      	bne.n	8017626 <_read_r+0x1e>
 8017620:	682b      	ldr	r3, [r5, #0]
 8017622:	b103      	cbz	r3, 8017626 <_read_r+0x1e>
 8017624:	6023      	str	r3, [r4, #0]
 8017626:	bd38      	pop	{r3, r4, r5, pc}
 8017628:	2000337c 	.word	0x2000337c
 801762c:	00000000 	.word	0x00000000

08017630 <nan>:
 8017630:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8017638 <nan+0x8>
 8017634:	4770      	bx	lr
 8017636:	bf00      	nop
 8017638:	00000000 	.word	0x00000000
 801763c:	7ff80000 	.word	0x7ff80000

08017640 <_sbrk_r>:
 8017640:	b538      	push	{r3, r4, r5, lr}
 8017642:	4d06      	ldr	r5, [pc, #24]	; (801765c <_sbrk_r+0x1c>)
 8017644:	2300      	movs	r3, #0
 8017646:	4604      	mov	r4, r0
 8017648:	4608      	mov	r0, r1
 801764a:	602b      	str	r3, [r5, #0]
 801764c:	f7eb ff0c 	bl	8003468 <_sbrk>
 8017650:	1c43      	adds	r3, r0, #1
 8017652:	d102      	bne.n	801765a <_sbrk_r+0x1a>
 8017654:	682b      	ldr	r3, [r5, #0]
 8017656:	b103      	cbz	r3, 801765a <_sbrk_r+0x1a>
 8017658:	6023      	str	r3, [r4, #0]
 801765a:	bd38      	pop	{r3, r4, r5, pc}
 801765c:	2000337c 	.word	0x2000337c

08017660 <__sccl>:
 8017660:	b570      	push	{r4, r5, r6, lr}
 8017662:	780b      	ldrb	r3, [r1, #0]
 8017664:	4604      	mov	r4, r0
 8017666:	2b5e      	cmp	r3, #94	; 0x5e
 8017668:	bf0b      	itete	eq
 801766a:	784b      	ldrbeq	r3, [r1, #1]
 801766c:	1c48      	addne	r0, r1, #1
 801766e:	1c88      	addeq	r0, r1, #2
 8017670:	2200      	movne	r2, #0
 8017672:	bf08      	it	eq
 8017674:	2201      	moveq	r2, #1
 8017676:	1e61      	subs	r1, r4, #1
 8017678:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 801767c:	f801 2f01 	strb.w	r2, [r1, #1]!
 8017680:	42a9      	cmp	r1, r5
 8017682:	d1fb      	bne.n	801767c <__sccl+0x1c>
 8017684:	b90b      	cbnz	r3, 801768a <__sccl+0x2a>
 8017686:	3801      	subs	r0, #1
 8017688:	bd70      	pop	{r4, r5, r6, pc}
 801768a:	f082 0101 	eor.w	r1, r2, #1
 801768e:	54e1      	strb	r1, [r4, r3]
 8017690:	1c42      	adds	r2, r0, #1
 8017692:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 8017696:	2d2d      	cmp	r5, #45	; 0x2d
 8017698:	f102 36ff 	add.w	r6, r2, #4294967295
 801769c:	4610      	mov	r0, r2
 801769e:	d006      	beq.n	80176ae <__sccl+0x4e>
 80176a0:	2d5d      	cmp	r5, #93	; 0x5d
 80176a2:	d0f1      	beq.n	8017688 <__sccl+0x28>
 80176a4:	b90d      	cbnz	r5, 80176aa <__sccl+0x4a>
 80176a6:	4630      	mov	r0, r6
 80176a8:	e7ee      	b.n	8017688 <__sccl+0x28>
 80176aa:	462b      	mov	r3, r5
 80176ac:	e7ef      	b.n	801768e <__sccl+0x2e>
 80176ae:	7816      	ldrb	r6, [r2, #0]
 80176b0:	2e5d      	cmp	r6, #93	; 0x5d
 80176b2:	d0fa      	beq.n	80176aa <__sccl+0x4a>
 80176b4:	42b3      	cmp	r3, r6
 80176b6:	dcf8      	bgt.n	80176aa <__sccl+0x4a>
 80176b8:	4618      	mov	r0, r3
 80176ba:	3001      	adds	r0, #1
 80176bc:	4286      	cmp	r6, r0
 80176be:	5421      	strb	r1, [r4, r0]
 80176c0:	dcfb      	bgt.n	80176ba <__sccl+0x5a>
 80176c2:	43d8      	mvns	r0, r3
 80176c4:	4430      	add	r0, r6
 80176c6:	1c5d      	adds	r5, r3, #1
 80176c8:	42b3      	cmp	r3, r6
 80176ca:	bfa8      	it	ge
 80176cc:	2000      	movge	r0, #0
 80176ce:	182b      	adds	r3, r5, r0
 80176d0:	3202      	adds	r2, #2
 80176d2:	e7de      	b.n	8017692 <__sccl+0x32>

080176d4 <strncmp>:
 80176d4:	b510      	push	{r4, lr}
 80176d6:	b16a      	cbz	r2, 80176f4 <strncmp+0x20>
 80176d8:	3901      	subs	r1, #1
 80176da:	1884      	adds	r4, r0, r2
 80176dc:	f810 3b01 	ldrb.w	r3, [r0], #1
 80176e0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80176e4:	4293      	cmp	r3, r2
 80176e6:	d103      	bne.n	80176f0 <strncmp+0x1c>
 80176e8:	42a0      	cmp	r0, r4
 80176ea:	d001      	beq.n	80176f0 <strncmp+0x1c>
 80176ec:	2b00      	cmp	r3, #0
 80176ee:	d1f5      	bne.n	80176dc <strncmp+0x8>
 80176f0:	1a98      	subs	r0, r3, r2
 80176f2:	bd10      	pop	{r4, pc}
 80176f4:	4610      	mov	r0, r2
 80176f6:	e7fc      	b.n	80176f2 <strncmp+0x1e>

080176f8 <_strtoul_l.isra.0>:
 80176f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80176fc:	4e3b      	ldr	r6, [pc, #236]	; (80177ec <_strtoul_l.isra.0+0xf4>)
 80176fe:	4686      	mov	lr, r0
 8017700:	468c      	mov	ip, r1
 8017702:	4660      	mov	r0, ip
 8017704:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8017708:	5da5      	ldrb	r5, [r4, r6]
 801770a:	f015 0508 	ands.w	r5, r5, #8
 801770e:	d1f8      	bne.n	8017702 <_strtoul_l.isra.0+0xa>
 8017710:	2c2d      	cmp	r4, #45	; 0x2d
 8017712:	d134      	bne.n	801777e <_strtoul_l.isra.0+0x86>
 8017714:	f89c 4000 	ldrb.w	r4, [ip]
 8017718:	f04f 0801 	mov.w	r8, #1
 801771c:	f100 0c02 	add.w	ip, r0, #2
 8017720:	2b00      	cmp	r3, #0
 8017722:	d05e      	beq.n	80177e2 <_strtoul_l.isra.0+0xea>
 8017724:	2b10      	cmp	r3, #16
 8017726:	d10c      	bne.n	8017742 <_strtoul_l.isra.0+0x4a>
 8017728:	2c30      	cmp	r4, #48	; 0x30
 801772a:	d10a      	bne.n	8017742 <_strtoul_l.isra.0+0x4a>
 801772c:	f89c 0000 	ldrb.w	r0, [ip]
 8017730:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8017734:	2858      	cmp	r0, #88	; 0x58
 8017736:	d14f      	bne.n	80177d8 <_strtoul_l.isra.0+0xe0>
 8017738:	f89c 4001 	ldrb.w	r4, [ip, #1]
 801773c:	2310      	movs	r3, #16
 801773e:	f10c 0c02 	add.w	ip, ip, #2
 8017742:	f04f 37ff 	mov.w	r7, #4294967295
 8017746:	2500      	movs	r5, #0
 8017748:	fbb7 f7f3 	udiv	r7, r7, r3
 801774c:	fb03 f907 	mul.w	r9, r3, r7
 8017750:	ea6f 0909 	mvn.w	r9, r9
 8017754:	4628      	mov	r0, r5
 8017756:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 801775a:	2e09      	cmp	r6, #9
 801775c:	d818      	bhi.n	8017790 <_strtoul_l.isra.0+0x98>
 801775e:	4634      	mov	r4, r6
 8017760:	42a3      	cmp	r3, r4
 8017762:	dd24      	ble.n	80177ae <_strtoul_l.isra.0+0xb6>
 8017764:	2d00      	cmp	r5, #0
 8017766:	db1f      	blt.n	80177a8 <_strtoul_l.isra.0+0xb0>
 8017768:	4287      	cmp	r7, r0
 801776a:	d31d      	bcc.n	80177a8 <_strtoul_l.isra.0+0xb0>
 801776c:	d101      	bne.n	8017772 <_strtoul_l.isra.0+0x7a>
 801776e:	45a1      	cmp	r9, r4
 8017770:	db1a      	blt.n	80177a8 <_strtoul_l.isra.0+0xb0>
 8017772:	fb00 4003 	mla	r0, r0, r3, r4
 8017776:	2501      	movs	r5, #1
 8017778:	f81c 4b01 	ldrb.w	r4, [ip], #1
 801777c:	e7eb      	b.n	8017756 <_strtoul_l.isra.0+0x5e>
 801777e:	2c2b      	cmp	r4, #43	; 0x2b
 8017780:	bf08      	it	eq
 8017782:	f89c 4000 	ldrbeq.w	r4, [ip]
 8017786:	46a8      	mov	r8, r5
 8017788:	bf08      	it	eq
 801778a:	f100 0c02 	addeq.w	ip, r0, #2
 801778e:	e7c7      	b.n	8017720 <_strtoul_l.isra.0+0x28>
 8017790:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8017794:	2e19      	cmp	r6, #25
 8017796:	d801      	bhi.n	801779c <_strtoul_l.isra.0+0xa4>
 8017798:	3c37      	subs	r4, #55	; 0x37
 801779a:	e7e1      	b.n	8017760 <_strtoul_l.isra.0+0x68>
 801779c:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 80177a0:	2e19      	cmp	r6, #25
 80177a2:	d804      	bhi.n	80177ae <_strtoul_l.isra.0+0xb6>
 80177a4:	3c57      	subs	r4, #87	; 0x57
 80177a6:	e7db      	b.n	8017760 <_strtoul_l.isra.0+0x68>
 80177a8:	f04f 35ff 	mov.w	r5, #4294967295
 80177ac:	e7e4      	b.n	8017778 <_strtoul_l.isra.0+0x80>
 80177ae:	2d00      	cmp	r5, #0
 80177b0:	da07      	bge.n	80177c2 <_strtoul_l.isra.0+0xca>
 80177b2:	2322      	movs	r3, #34	; 0x22
 80177b4:	f8ce 3000 	str.w	r3, [lr]
 80177b8:	f04f 30ff 	mov.w	r0, #4294967295
 80177bc:	b942      	cbnz	r2, 80177d0 <_strtoul_l.isra.0+0xd8>
 80177be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80177c2:	f1b8 0f00 	cmp.w	r8, #0
 80177c6:	d000      	beq.n	80177ca <_strtoul_l.isra.0+0xd2>
 80177c8:	4240      	negs	r0, r0
 80177ca:	2a00      	cmp	r2, #0
 80177cc:	d0f7      	beq.n	80177be <_strtoul_l.isra.0+0xc6>
 80177ce:	b10d      	cbz	r5, 80177d4 <_strtoul_l.isra.0+0xdc>
 80177d0:	f10c 31ff 	add.w	r1, ip, #4294967295
 80177d4:	6011      	str	r1, [r2, #0]
 80177d6:	e7f2      	b.n	80177be <_strtoul_l.isra.0+0xc6>
 80177d8:	2430      	movs	r4, #48	; 0x30
 80177da:	2b00      	cmp	r3, #0
 80177dc:	d1b1      	bne.n	8017742 <_strtoul_l.isra.0+0x4a>
 80177de:	2308      	movs	r3, #8
 80177e0:	e7af      	b.n	8017742 <_strtoul_l.isra.0+0x4a>
 80177e2:	2c30      	cmp	r4, #48	; 0x30
 80177e4:	d0a2      	beq.n	801772c <_strtoul_l.isra.0+0x34>
 80177e6:	230a      	movs	r3, #10
 80177e8:	e7ab      	b.n	8017742 <_strtoul_l.isra.0+0x4a>
 80177ea:	bf00      	nop
 80177ec:	0801a581 	.word	0x0801a581

080177f0 <_strtoul_r>:
 80177f0:	f7ff bf82 	b.w	80176f8 <_strtoul_l.isra.0>

080177f4 <__submore>:
 80177f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80177f8:	460c      	mov	r4, r1
 80177fa:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80177fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017800:	4299      	cmp	r1, r3
 8017802:	d11d      	bne.n	8017840 <__submore+0x4c>
 8017804:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8017808:	f7ff fa2a 	bl	8016c60 <_malloc_r>
 801780c:	b918      	cbnz	r0, 8017816 <__submore+0x22>
 801780e:	f04f 30ff 	mov.w	r0, #4294967295
 8017812:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017816:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801781a:	63a3      	str	r3, [r4, #56]	; 0x38
 801781c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8017820:	6360      	str	r0, [r4, #52]	; 0x34
 8017822:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8017826:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801782a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801782e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8017832:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8017836:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 801783a:	6020      	str	r0, [r4, #0]
 801783c:	2000      	movs	r0, #0
 801783e:	e7e8      	b.n	8017812 <__submore+0x1e>
 8017840:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8017842:	0077      	lsls	r7, r6, #1
 8017844:	463a      	mov	r2, r7
 8017846:	f000 fa59 	bl	8017cfc <_realloc_r>
 801784a:	4605      	mov	r5, r0
 801784c:	2800      	cmp	r0, #0
 801784e:	d0de      	beq.n	801780e <__submore+0x1a>
 8017850:	eb00 0806 	add.w	r8, r0, r6
 8017854:	4601      	mov	r1, r0
 8017856:	4632      	mov	r2, r6
 8017858:	4640      	mov	r0, r8
 801785a:	f7fe fcd9 	bl	8016210 <memcpy>
 801785e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8017862:	f8c4 8000 	str.w	r8, [r4]
 8017866:	e7e9      	b.n	801783c <__submore+0x48>

08017868 <__swbuf_r>:
 8017868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801786a:	460e      	mov	r6, r1
 801786c:	4614      	mov	r4, r2
 801786e:	4605      	mov	r5, r0
 8017870:	b118      	cbz	r0, 801787a <__swbuf_r+0x12>
 8017872:	6983      	ldr	r3, [r0, #24]
 8017874:	b90b      	cbnz	r3, 801787a <__swbuf_r+0x12>
 8017876:	f7fe f88b 	bl	8015990 <__sinit>
 801787a:	4b21      	ldr	r3, [pc, #132]	; (8017900 <__swbuf_r+0x98>)
 801787c:	429c      	cmp	r4, r3
 801787e:	d12b      	bne.n	80178d8 <__swbuf_r+0x70>
 8017880:	686c      	ldr	r4, [r5, #4]
 8017882:	69a3      	ldr	r3, [r4, #24]
 8017884:	60a3      	str	r3, [r4, #8]
 8017886:	89a3      	ldrh	r3, [r4, #12]
 8017888:	071a      	lsls	r2, r3, #28
 801788a:	d52f      	bpl.n	80178ec <__swbuf_r+0x84>
 801788c:	6923      	ldr	r3, [r4, #16]
 801788e:	b36b      	cbz	r3, 80178ec <__swbuf_r+0x84>
 8017890:	6923      	ldr	r3, [r4, #16]
 8017892:	6820      	ldr	r0, [r4, #0]
 8017894:	1ac0      	subs	r0, r0, r3
 8017896:	6963      	ldr	r3, [r4, #20]
 8017898:	b2f6      	uxtb	r6, r6
 801789a:	4283      	cmp	r3, r0
 801789c:	4637      	mov	r7, r6
 801789e:	dc04      	bgt.n	80178aa <__swbuf_r+0x42>
 80178a0:	4621      	mov	r1, r4
 80178a2:	4628      	mov	r0, r5
 80178a4:	f000 f952 	bl	8017b4c <_fflush_r>
 80178a8:	bb30      	cbnz	r0, 80178f8 <__swbuf_r+0x90>
 80178aa:	68a3      	ldr	r3, [r4, #8]
 80178ac:	3b01      	subs	r3, #1
 80178ae:	60a3      	str	r3, [r4, #8]
 80178b0:	6823      	ldr	r3, [r4, #0]
 80178b2:	1c5a      	adds	r2, r3, #1
 80178b4:	6022      	str	r2, [r4, #0]
 80178b6:	701e      	strb	r6, [r3, #0]
 80178b8:	6963      	ldr	r3, [r4, #20]
 80178ba:	3001      	adds	r0, #1
 80178bc:	4283      	cmp	r3, r0
 80178be:	d004      	beq.n	80178ca <__swbuf_r+0x62>
 80178c0:	89a3      	ldrh	r3, [r4, #12]
 80178c2:	07db      	lsls	r3, r3, #31
 80178c4:	d506      	bpl.n	80178d4 <__swbuf_r+0x6c>
 80178c6:	2e0a      	cmp	r6, #10
 80178c8:	d104      	bne.n	80178d4 <__swbuf_r+0x6c>
 80178ca:	4621      	mov	r1, r4
 80178cc:	4628      	mov	r0, r5
 80178ce:	f000 f93d 	bl	8017b4c <_fflush_r>
 80178d2:	b988      	cbnz	r0, 80178f8 <__swbuf_r+0x90>
 80178d4:	4638      	mov	r0, r7
 80178d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80178d8:	4b0a      	ldr	r3, [pc, #40]	; (8017904 <__swbuf_r+0x9c>)
 80178da:	429c      	cmp	r4, r3
 80178dc:	d101      	bne.n	80178e2 <__swbuf_r+0x7a>
 80178de:	68ac      	ldr	r4, [r5, #8]
 80178e0:	e7cf      	b.n	8017882 <__swbuf_r+0x1a>
 80178e2:	4b09      	ldr	r3, [pc, #36]	; (8017908 <__swbuf_r+0xa0>)
 80178e4:	429c      	cmp	r4, r3
 80178e6:	bf08      	it	eq
 80178e8:	68ec      	ldreq	r4, [r5, #12]
 80178ea:	e7ca      	b.n	8017882 <__swbuf_r+0x1a>
 80178ec:	4621      	mov	r1, r4
 80178ee:	4628      	mov	r0, r5
 80178f0:	f000 f81a 	bl	8017928 <__swsetup_r>
 80178f4:	2800      	cmp	r0, #0
 80178f6:	d0cb      	beq.n	8017890 <__swbuf_r+0x28>
 80178f8:	f04f 37ff 	mov.w	r7, #4294967295
 80178fc:	e7ea      	b.n	80178d4 <__swbuf_r+0x6c>
 80178fe:	bf00      	nop
 8017900:	0801a738 	.word	0x0801a738
 8017904:	0801a758 	.word	0x0801a758
 8017908:	0801a718 	.word	0x0801a718

0801790c <__ascii_wctomb>:
 801790c:	b149      	cbz	r1, 8017922 <__ascii_wctomb+0x16>
 801790e:	2aff      	cmp	r2, #255	; 0xff
 8017910:	bf85      	ittet	hi
 8017912:	238a      	movhi	r3, #138	; 0x8a
 8017914:	6003      	strhi	r3, [r0, #0]
 8017916:	700a      	strbls	r2, [r1, #0]
 8017918:	f04f 30ff 	movhi.w	r0, #4294967295
 801791c:	bf98      	it	ls
 801791e:	2001      	movls	r0, #1
 8017920:	4770      	bx	lr
 8017922:	4608      	mov	r0, r1
 8017924:	4770      	bx	lr
	...

08017928 <__swsetup_r>:
 8017928:	4b32      	ldr	r3, [pc, #200]	; (80179f4 <__swsetup_r+0xcc>)
 801792a:	b570      	push	{r4, r5, r6, lr}
 801792c:	681d      	ldr	r5, [r3, #0]
 801792e:	4606      	mov	r6, r0
 8017930:	460c      	mov	r4, r1
 8017932:	b125      	cbz	r5, 801793e <__swsetup_r+0x16>
 8017934:	69ab      	ldr	r3, [r5, #24]
 8017936:	b913      	cbnz	r3, 801793e <__swsetup_r+0x16>
 8017938:	4628      	mov	r0, r5
 801793a:	f7fe f829 	bl	8015990 <__sinit>
 801793e:	4b2e      	ldr	r3, [pc, #184]	; (80179f8 <__swsetup_r+0xd0>)
 8017940:	429c      	cmp	r4, r3
 8017942:	d10f      	bne.n	8017964 <__swsetup_r+0x3c>
 8017944:	686c      	ldr	r4, [r5, #4]
 8017946:	89a3      	ldrh	r3, [r4, #12]
 8017948:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801794c:	0719      	lsls	r1, r3, #28
 801794e:	d42c      	bmi.n	80179aa <__swsetup_r+0x82>
 8017950:	06dd      	lsls	r5, r3, #27
 8017952:	d411      	bmi.n	8017978 <__swsetup_r+0x50>
 8017954:	2309      	movs	r3, #9
 8017956:	6033      	str	r3, [r6, #0]
 8017958:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801795c:	81a3      	strh	r3, [r4, #12]
 801795e:	f04f 30ff 	mov.w	r0, #4294967295
 8017962:	e03e      	b.n	80179e2 <__swsetup_r+0xba>
 8017964:	4b25      	ldr	r3, [pc, #148]	; (80179fc <__swsetup_r+0xd4>)
 8017966:	429c      	cmp	r4, r3
 8017968:	d101      	bne.n	801796e <__swsetup_r+0x46>
 801796a:	68ac      	ldr	r4, [r5, #8]
 801796c:	e7eb      	b.n	8017946 <__swsetup_r+0x1e>
 801796e:	4b24      	ldr	r3, [pc, #144]	; (8017a00 <__swsetup_r+0xd8>)
 8017970:	429c      	cmp	r4, r3
 8017972:	bf08      	it	eq
 8017974:	68ec      	ldreq	r4, [r5, #12]
 8017976:	e7e6      	b.n	8017946 <__swsetup_r+0x1e>
 8017978:	0758      	lsls	r0, r3, #29
 801797a:	d512      	bpl.n	80179a2 <__swsetup_r+0x7a>
 801797c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801797e:	b141      	cbz	r1, 8017992 <__swsetup_r+0x6a>
 8017980:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017984:	4299      	cmp	r1, r3
 8017986:	d002      	beq.n	801798e <__swsetup_r+0x66>
 8017988:	4630      	mov	r0, r6
 801798a:	f7ff f919 	bl	8016bc0 <_free_r>
 801798e:	2300      	movs	r3, #0
 8017990:	6363      	str	r3, [r4, #52]	; 0x34
 8017992:	89a3      	ldrh	r3, [r4, #12]
 8017994:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8017998:	81a3      	strh	r3, [r4, #12]
 801799a:	2300      	movs	r3, #0
 801799c:	6063      	str	r3, [r4, #4]
 801799e:	6923      	ldr	r3, [r4, #16]
 80179a0:	6023      	str	r3, [r4, #0]
 80179a2:	89a3      	ldrh	r3, [r4, #12]
 80179a4:	f043 0308 	orr.w	r3, r3, #8
 80179a8:	81a3      	strh	r3, [r4, #12]
 80179aa:	6923      	ldr	r3, [r4, #16]
 80179ac:	b94b      	cbnz	r3, 80179c2 <__swsetup_r+0x9a>
 80179ae:	89a3      	ldrh	r3, [r4, #12]
 80179b0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80179b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80179b8:	d003      	beq.n	80179c2 <__swsetup_r+0x9a>
 80179ba:	4621      	mov	r1, r4
 80179bc:	4630      	mov	r0, r6
 80179be:	f000 f937 	bl	8017c30 <__smakebuf_r>
 80179c2:	89a0      	ldrh	r0, [r4, #12]
 80179c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80179c8:	f010 0301 	ands.w	r3, r0, #1
 80179cc:	d00a      	beq.n	80179e4 <__swsetup_r+0xbc>
 80179ce:	2300      	movs	r3, #0
 80179d0:	60a3      	str	r3, [r4, #8]
 80179d2:	6963      	ldr	r3, [r4, #20]
 80179d4:	425b      	negs	r3, r3
 80179d6:	61a3      	str	r3, [r4, #24]
 80179d8:	6923      	ldr	r3, [r4, #16]
 80179da:	b943      	cbnz	r3, 80179ee <__swsetup_r+0xc6>
 80179dc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80179e0:	d1ba      	bne.n	8017958 <__swsetup_r+0x30>
 80179e2:	bd70      	pop	{r4, r5, r6, pc}
 80179e4:	0781      	lsls	r1, r0, #30
 80179e6:	bf58      	it	pl
 80179e8:	6963      	ldrpl	r3, [r4, #20]
 80179ea:	60a3      	str	r3, [r4, #8]
 80179ec:	e7f4      	b.n	80179d8 <__swsetup_r+0xb0>
 80179ee:	2000      	movs	r0, #0
 80179f0:	e7f7      	b.n	80179e2 <__swsetup_r+0xba>
 80179f2:	bf00      	nop
 80179f4:	2000019c 	.word	0x2000019c
 80179f8:	0801a738 	.word	0x0801a738
 80179fc:	0801a758 	.word	0x0801a758
 8017a00:	0801a718 	.word	0x0801a718

08017a04 <__assert_func>:
 8017a04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8017a06:	4614      	mov	r4, r2
 8017a08:	461a      	mov	r2, r3
 8017a0a:	4b09      	ldr	r3, [pc, #36]	; (8017a30 <__assert_func+0x2c>)
 8017a0c:	681b      	ldr	r3, [r3, #0]
 8017a0e:	4605      	mov	r5, r0
 8017a10:	68d8      	ldr	r0, [r3, #12]
 8017a12:	b14c      	cbz	r4, 8017a28 <__assert_func+0x24>
 8017a14:	4b07      	ldr	r3, [pc, #28]	; (8017a34 <__assert_func+0x30>)
 8017a16:	9100      	str	r1, [sp, #0]
 8017a18:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8017a1c:	4906      	ldr	r1, [pc, #24]	; (8017a38 <__assert_func+0x34>)
 8017a1e:	462b      	mov	r3, r5
 8017a20:	f000 f8d0 	bl	8017bc4 <fiprintf>
 8017a24:	f000 faea 	bl	8017ffc <abort>
 8017a28:	4b04      	ldr	r3, [pc, #16]	; (8017a3c <__assert_func+0x38>)
 8017a2a:	461c      	mov	r4, r3
 8017a2c:	e7f3      	b.n	8017a16 <__assert_func+0x12>
 8017a2e:	bf00      	nop
 8017a30:	2000019c 	.word	0x2000019c
 8017a34:	0801a980 	.word	0x0801a980
 8017a38:	0801a98d 	.word	0x0801a98d
 8017a3c:	0801a9bb 	.word	0x0801a9bb

08017a40 <__sflush_r>:
 8017a40:	898a      	ldrh	r2, [r1, #12]
 8017a42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017a46:	4605      	mov	r5, r0
 8017a48:	0710      	lsls	r0, r2, #28
 8017a4a:	460c      	mov	r4, r1
 8017a4c:	d458      	bmi.n	8017b00 <__sflush_r+0xc0>
 8017a4e:	684b      	ldr	r3, [r1, #4]
 8017a50:	2b00      	cmp	r3, #0
 8017a52:	dc05      	bgt.n	8017a60 <__sflush_r+0x20>
 8017a54:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8017a56:	2b00      	cmp	r3, #0
 8017a58:	dc02      	bgt.n	8017a60 <__sflush_r+0x20>
 8017a5a:	2000      	movs	r0, #0
 8017a5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017a60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8017a62:	2e00      	cmp	r6, #0
 8017a64:	d0f9      	beq.n	8017a5a <__sflush_r+0x1a>
 8017a66:	2300      	movs	r3, #0
 8017a68:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8017a6c:	682f      	ldr	r7, [r5, #0]
 8017a6e:	602b      	str	r3, [r5, #0]
 8017a70:	d032      	beq.n	8017ad8 <__sflush_r+0x98>
 8017a72:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8017a74:	89a3      	ldrh	r3, [r4, #12]
 8017a76:	075a      	lsls	r2, r3, #29
 8017a78:	d505      	bpl.n	8017a86 <__sflush_r+0x46>
 8017a7a:	6863      	ldr	r3, [r4, #4]
 8017a7c:	1ac0      	subs	r0, r0, r3
 8017a7e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8017a80:	b10b      	cbz	r3, 8017a86 <__sflush_r+0x46>
 8017a82:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8017a84:	1ac0      	subs	r0, r0, r3
 8017a86:	2300      	movs	r3, #0
 8017a88:	4602      	mov	r2, r0
 8017a8a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8017a8c:	6a21      	ldr	r1, [r4, #32]
 8017a8e:	4628      	mov	r0, r5
 8017a90:	47b0      	blx	r6
 8017a92:	1c43      	adds	r3, r0, #1
 8017a94:	89a3      	ldrh	r3, [r4, #12]
 8017a96:	d106      	bne.n	8017aa6 <__sflush_r+0x66>
 8017a98:	6829      	ldr	r1, [r5, #0]
 8017a9a:	291d      	cmp	r1, #29
 8017a9c:	d82c      	bhi.n	8017af8 <__sflush_r+0xb8>
 8017a9e:	4a2a      	ldr	r2, [pc, #168]	; (8017b48 <__sflush_r+0x108>)
 8017aa0:	40ca      	lsrs	r2, r1
 8017aa2:	07d6      	lsls	r6, r2, #31
 8017aa4:	d528      	bpl.n	8017af8 <__sflush_r+0xb8>
 8017aa6:	2200      	movs	r2, #0
 8017aa8:	6062      	str	r2, [r4, #4]
 8017aaa:	04d9      	lsls	r1, r3, #19
 8017aac:	6922      	ldr	r2, [r4, #16]
 8017aae:	6022      	str	r2, [r4, #0]
 8017ab0:	d504      	bpl.n	8017abc <__sflush_r+0x7c>
 8017ab2:	1c42      	adds	r2, r0, #1
 8017ab4:	d101      	bne.n	8017aba <__sflush_r+0x7a>
 8017ab6:	682b      	ldr	r3, [r5, #0]
 8017ab8:	b903      	cbnz	r3, 8017abc <__sflush_r+0x7c>
 8017aba:	6560      	str	r0, [r4, #84]	; 0x54
 8017abc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017abe:	602f      	str	r7, [r5, #0]
 8017ac0:	2900      	cmp	r1, #0
 8017ac2:	d0ca      	beq.n	8017a5a <__sflush_r+0x1a>
 8017ac4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017ac8:	4299      	cmp	r1, r3
 8017aca:	d002      	beq.n	8017ad2 <__sflush_r+0x92>
 8017acc:	4628      	mov	r0, r5
 8017ace:	f7ff f877 	bl	8016bc0 <_free_r>
 8017ad2:	2000      	movs	r0, #0
 8017ad4:	6360      	str	r0, [r4, #52]	; 0x34
 8017ad6:	e7c1      	b.n	8017a5c <__sflush_r+0x1c>
 8017ad8:	6a21      	ldr	r1, [r4, #32]
 8017ada:	2301      	movs	r3, #1
 8017adc:	4628      	mov	r0, r5
 8017ade:	47b0      	blx	r6
 8017ae0:	1c41      	adds	r1, r0, #1
 8017ae2:	d1c7      	bne.n	8017a74 <__sflush_r+0x34>
 8017ae4:	682b      	ldr	r3, [r5, #0]
 8017ae6:	2b00      	cmp	r3, #0
 8017ae8:	d0c4      	beq.n	8017a74 <__sflush_r+0x34>
 8017aea:	2b1d      	cmp	r3, #29
 8017aec:	d001      	beq.n	8017af2 <__sflush_r+0xb2>
 8017aee:	2b16      	cmp	r3, #22
 8017af0:	d101      	bne.n	8017af6 <__sflush_r+0xb6>
 8017af2:	602f      	str	r7, [r5, #0]
 8017af4:	e7b1      	b.n	8017a5a <__sflush_r+0x1a>
 8017af6:	89a3      	ldrh	r3, [r4, #12]
 8017af8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017afc:	81a3      	strh	r3, [r4, #12]
 8017afe:	e7ad      	b.n	8017a5c <__sflush_r+0x1c>
 8017b00:	690f      	ldr	r7, [r1, #16]
 8017b02:	2f00      	cmp	r7, #0
 8017b04:	d0a9      	beq.n	8017a5a <__sflush_r+0x1a>
 8017b06:	0793      	lsls	r3, r2, #30
 8017b08:	680e      	ldr	r6, [r1, #0]
 8017b0a:	bf08      	it	eq
 8017b0c:	694b      	ldreq	r3, [r1, #20]
 8017b0e:	600f      	str	r7, [r1, #0]
 8017b10:	bf18      	it	ne
 8017b12:	2300      	movne	r3, #0
 8017b14:	eba6 0807 	sub.w	r8, r6, r7
 8017b18:	608b      	str	r3, [r1, #8]
 8017b1a:	f1b8 0f00 	cmp.w	r8, #0
 8017b1e:	dd9c      	ble.n	8017a5a <__sflush_r+0x1a>
 8017b20:	6a21      	ldr	r1, [r4, #32]
 8017b22:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8017b24:	4643      	mov	r3, r8
 8017b26:	463a      	mov	r2, r7
 8017b28:	4628      	mov	r0, r5
 8017b2a:	47b0      	blx	r6
 8017b2c:	2800      	cmp	r0, #0
 8017b2e:	dc06      	bgt.n	8017b3e <__sflush_r+0xfe>
 8017b30:	89a3      	ldrh	r3, [r4, #12]
 8017b32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017b36:	81a3      	strh	r3, [r4, #12]
 8017b38:	f04f 30ff 	mov.w	r0, #4294967295
 8017b3c:	e78e      	b.n	8017a5c <__sflush_r+0x1c>
 8017b3e:	4407      	add	r7, r0
 8017b40:	eba8 0800 	sub.w	r8, r8, r0
 8017b44:	e7e9      	b.n	8017b1a <__sflush_r+0xda>
 8017b46:	bf00      	nop
 8017b48:	20400001 	.word	0x20400001

08017b4c <_fflush_r>:
 8017b4c:	b538      	push	{r3, r4, r5, lr}
 8017b4e:	690b      	ldr	r3, [r1, #16]
 8017b50:	4605      	mov	r5, r0
 8017b52:	460c      	mov	r4, r1
 8017b54:	b913      	cbnz	r3, 8017b5c <_fflush_r+0x10>
 8017b56:	2500      	movs	r5, #0
 8017b58:	4628      	mov	r0, r5
 8017b5a:	bd38      	pop	{r3, r4, r5, pc}
 8017b5c:	b118      	cbz	r0, 8017b66 <_fflush_r+0x1a>
 8017b5e:	6983      	ldr	r3, [r0, #24]
 8017b60:	b90b      	cbnz	r3, 8017b66 <_fflush_r+0x1a>
 8017b62:	f7fd ff15 	bl	8015990 <__sinit>
 8017b66:	4b14      	ldr	r3, [pc, #80]	; (8017bb8 <_fflush_r+0x6c>)
 8017b68:	429c      	cmp	r4, r3
 8017b6a:	d11b      	bne.n	8017ba4 <_fflush_r+0x58>
 8017b6c:	686c      	ldr	r4, [r5, #4]
 8017b6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017b72:	2b00      	cmp	r3, #0
 8017b74:	d0ef      	beq.n	8017b56 <_fflush_r+0xa>
 8017b76:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8017b78:	07d0      	lsls	r0, r2, #31
 8017b7a:	d404      	bmi.n	8017b86 <_fflush_r+0x3a>
 8017b7c:	0599      	lsls	r1, r3, #22
 8017b7e:	d402      	bmi.n	8017b86 <_fflush_r+0x3a>
 8017b80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017b82:	f7fe fb16 	bl	80161b2 <__retarget_lock_acquire_recursive>
 8017b86:	4628      	mov	r0, r5
 8017b88:	4621      	mov	r1, r4
 8017b8a:	f7ff ff59 	bl	8017a40 <__sflush_r>
 8017b8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8017b90:	07da      	lsls	r2, r3, #31
 8017b92:	4605      	mov	r5, r0
 8017b94:	d4e0      	bmi.n	8017b58 <_fflush_r+0xc>
 8017b96:	89a3      	ldrh	r3, [r4, #12]
 8017b98:	059b      	lsls	r3, r3, #22
 8017b9a:	d4dd      	bmi.n	8017b58 <_fflush_r+0xc>
 8017b9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017b9e:	f7fe fb09 	bl	80161b4 <__retarget_lock_release_recursive>
 8017ba2:	e7d9      	b.n	8017b58 <_fflush_r+0xc>
 8017ba4:	4b05      	ldr	r3, [pc, #20]	; (8017bbc <_fflush_r+0x70>)
 8017ba6:	429c      	cmp	r4, r3
 8017ba8:	d101      	bne.n	8017bae <_fflush_r+0x62>
 8017baa:	68ac      	ldr	r4, [r5, #8]
 8017bac:	e7df      	b.n	8017b6e <_fflush_r+0x22>
 8017bae:	4b04      	ldr	r3, [pc, #16]	; (8017bc0 <_fflush_r+0x74>)
 8017bb0:	429c      	cmp	r4, r3
 8017bb2:	bf08      	it	eq
 8017bb4:	68ec      	ldreq	r4, [r5, #12]
 8017bb6:	e7da      	b.n	8017b6e <_fflush_r+0x22>
 8017bb8:	0801a738 	.word	0x0801a738
 8017bbc:	0801a758 	.word	0x0801a758
 8017bc0:	0801a718 	.word	0x0801a718

08017bc4 <fiprintf>:
 8017bc4:	b40e      	push	{r1, r2, r3}
 8017bc6:	b503      	push	{r0, r1, lr}
 8017bc8:	4601      	mov	r1, r0
 8017bca:	ab03      	add	r3, sp, #12
 8017bcc:	4805      	ldr	r0, [pc, #20]	; (8017be4 <fiprintf+0x20>)
 8017bce:	f853 2b04 	ldr.w	r2, [r3], #4
 8017bd2:	6800      	ldr	r0, [r0, #0]
 8017bd4:	9301      	str	r3, [sp, #4]
 8017bd6:	f000 f8e1 	bl	8017d9c <_vfiprintf_r>
 8017bda:	b002      	add	sp, #8
 8017bdc:	f85d eb04 	ldr.w	lr, [sp], #4
 8017be0:	b003      	add	sp, #12
 8017be2:	4770      	bx	lr
 8017be4:	2000019c 	.word	0x2000019c

08017be8 <__swhatbuf_r>:
 8017be8:	b570      	push	{r4, r5, r6, lr}
 8017bea:	460e      	mov	r6, r1
 8017bec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017bf0:	2900      	cmp	r1, #0
 8017bf2:	b096      	sub	sp, #88	; 0x58
 8017bf4:	4614      	mov	r4, r2
 8017bf6:	461d      	mov	r5, r3
 8017bf8:	da07      	bge.n	8017c0a <__swhatbuf_r+0x22>
 8017bfa:	2300      	movs	r3, #0
 8017bfc:	602b      	str	r3, [r5, #0]
 8017bfe:	89b3      	ldrh	r3, [r6, #12]
 8017c00:	061a      	lsls	r2, r3, #24
 8017c02:	d410      	bmi.n	8017c26 <__swhatbuf_r+0x3e>
 8017c04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8017c08:	e00e      	b.n	8017c28 <__swhatbuf_r+0x40>
 8017c0a:	466a      	mov	r2, sp
 8017c0c:	f000 f9fe 	bl	801800c <_fstat_r>
 8017c10:	2800      	cmp	r0, #0
 8017c12:	dbf2      	blt.n	8017bfa <__swhatbuf_r+0x12>
 8017c14:	9a01      	ldr	r2, [sp, #4]
 8017c16:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8017c1a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8017c1e:	425a      	negs	r2, r3
 8017c20:	415a      	adcs	r2, r3
 8017c22:	602a      	str	r2, [r5, #0]
 8017c24:	e7ee      	b.n	8017c04 <__swhatbuf_r+0x1c>
 8017c26:	2340      	movs	r3, #64	; 0x40
 8017c28:	2000      	movs	r0, #0
 8017c2a:	6023      	str	r3, [r4, #0]
 8017c2c:	b016      	add	sp, #88	; 0x58
 8017c2e:	bd70      	pop	{r4, r5, r6, pc}

08017c30 <__smakebuf_r>:
 8017c30:	898b      	ldrh	r3, [r1, #12]
 8017c32:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8017c34:	079d      	lsls	r5, r3, #30
 8017c36:	4606      	mov	r6, r0
 8017c38:	460c      	mov	r4, r1
 8017c3a:	d507      	bpl.n	8017c4c <__smakebuf_r+0x1c>
 8017c3c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8017c40:	6023      	str	r3, [r4, #0]
 8017c42:	6123      	str	r3, [r4, #16]
 8017c44:	2301      	movs	r3, #1
 8017c46:	6163      	str	r3, [r4, #20]
 8017c48:	b002      	add	sp, #8
 8017c4a:	bd70      	pop	{r4, r5, r6, pc}
 8017c4c:	ab01      	add	r3, sp, #4
 8017c4e:	466a      	mov	r2, sp
 8017c50:	f7ff ffca 	bl	8017be8 <__swhatbuf_r>
 8017c54:	9900      	ldr	r1, [sp, #0]
 8017c56:	4605      	mov	r5, r0
 8017c58:	4630      	mov	r0, r6
 8017c5a:	f7ff f801 	bl	8016c60 <_malloc_r>
 8017c5e:	b948      	cbnz	r0, 8017c74 <__smakebuf_r+0x44>
 8017c60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017c64:	059a      	lsls	r2, r3, #22
 8017c66:	d4ef      	bmi.n	8017c48 <__smakebuf_r+0x18>
 8017c68:	f023 0303 	bic.w	r3, r3, #3
 8017c6c:	f043 0302 	orr.w	r3, r3, #2
 8017c70:	81a3      	strh	r3, [r4, #12]
 8017c72:	e7e3      	b.n	8017c3c <__smakebuf_r+0xc>
 8017c74:	4b0d      	ldr	r3, [pc, #52]	; (8017cac <__smakebuf_r+0x7c>)
 8017c76:	62b3      	str	r3, [r6, #40]	; 0x28
 8017c78:	89a3      	ldrh	r3, [r4, #12]
 8017c7a:	6020      	str	r0, [r4, #0]
 8017c7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017c80:	81a3      	strh	r3, [r4, #12]
 8017c82:	9b00      	ldr	r3, [sp, #0]
 8017c84:	6163      	str	r3, [r4, #20]
 8017c86:	9b01      	ldr	r3, [sp, #4]
 8017c88:	6120      	str	r0, [r4, #16]
 8017c8a:	b15b      	cbz	r3, 8017ca4 <__smakebuf_r+0x74>
 8017c8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017c90:	4630      	mov	r0, r6
 8017c92:	f000 f9cd 	bl	8018030 <_isatty_r>
 8017c96:	b128      	cbz	r0, 8017ca4 <__smakebuf_r+0x74>
 8017c98:	89a3      	ldrh	r3, [r4, #12]
 8017c9a:	f023 0303 	bic.w	r3, r3, #3
 8017c9e:	f043 0301 	orr.w	r3, r3, #1
 8017ca2:	81a3      	strh	r3, [r4, #12]
 8017ca4:	89a0      	ldrh	r0, [r4, #12]
 8017ca6:	4305      	orrs	r5, r0
 8017ca8:	81a5      	strh	r5, [r4, #12]
 8017caa:	e7cd      	b.n	8017c48 <__smakebuf_r+0x18>
 8017cac:	08015929 	.word	0x08015929

08017cb0 <memmove>:
 8017cb0:	4288      	cmp	r0, r1
 8017cb2:	b510      	push	{r4, lr}
 8017cb4:	eb01 0402 	add.w	r4, r1, r2
 8017cb8:	d902      	bls.n	8017cc0 <memmove+0x10>
 8017cba:	4284      	cmp	r4, r0
 8017cbc:	4623      	mov	r3, r4
 8017cbe:	d807      	bhi.n	8017cd0 <memmove+0x20>
 8017cc0:	1e43      	subs	r3, r0, #1
 8017cc2:	42a1      	cmp	r1, r4
 8017cc4:	d008      	beq.n	8017cd8 <memmove+0x28>
 8017cc6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8017cca:	f803 2f01 	strb.w	r2, [r3, #1]!
 8017cce:	e7f8      	b.n	8017cc2 <memmove+0x12>
 8017cd0:	4402      	add	r2, r0
 8017cd2:	4601      	mov	r1, r0
 8017cd4:	428a      	cmp	r2, r1
 8017cd6:	d100      	bne.n	8017cda <memmove+0x2a>
 8017cd8:	bd10      	pop	{r4, pc}
 8017cda:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8017cde:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8017ce2:	e7f7      	b.n	8017cd4 <memmove+0x24>

08017ce4 <__malloc_lock>:
 8017ce4:	4801      	ldr	r0, [pc, #4]	; (8017cec <__malloc_lock+0x8>)
 8017ce6:	f7fe ba64 	b.w	80161b2 <__retarget_lock_acquire_recursive>
 8017cea:	bf00      	nop
 8017cec:	20003370 	.word	0x20003370

08017cf0 <__malloc_unlock>:
 8017cf0:	4801      	ldr	r0, [pc, #4]	; (8017cf8 <__malloc_unlock+0x8>)
 8017cf2:	f7fe ba5f 	b.w	80161b4 <__retarget_lock_release_recursive>
 8017cf6:	bf00      	nop
 8017cf8:	20003370 	.word	0x20003370

08017cfc <_realloc_r>:
 8017cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017cfe:	4607      	mov	r7, r0
 8017d00:	4614      	mov	r4, r2
 8017d02:	460e      	mov	r6, r1
 8017d04:	b921      	cbnz	r1, 8017d10 <_realloc_r+0x14>
 8017d06:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8017d0a:	4611      	mov	r1, r2
 8017d0c:	f7fe bfa8 	b.w	8016c60 <_malloc_r>
 8017d10:	b922      	cbnz	r2, 8017d1c <_realloc_r+0x20>
 8017d12:	f7fe ff55 	bl	8016bc0 <_free_r>
 8017d16:	4625      	mov	r5, r4
 8017d18:	4628      	mov	r0, r5
 8017d1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017d1c:	f000 f998 	bl	8018050 <_malloc_usable_size_r>
 8017d20:	42a0      	cmp	r0, r4
 8017d22:	d20f      	bcs.n	8017d44 <_realloc_r+0x48>
 8017d24:	4621      	mov	r1, r4
 8017d26:	4638      	mov	r0, r7
 8017d28:	f7fe ff9a 	bl	8016c60 <_malloc_r>
 8017d2c:	4605      	mov	r5, r0
 8017d2e:	2800      	cmp	r0, #0
 8017d30:	d0f2      	beq.n	8017d18 <_realloc_r+0x1c>
 8017d32:	4631      	mov	r1, r6
 8017d34:	4622      	mov	r2, r4
 8017d36:	f7fe fa6b 	bl	8016210 <memcpy>
 8017d3a:	4631      	mov	r1, r6
 8017d3c:	4638      	mov	r0, r7
 8017d3e:	f7fe ff3f 	bl	8016bc0 <_free_r>
 8017d42:	e7e9      	b.n	8017d18 <_realloc_r+0x1c>
 8017d44:	4635      	mov	r5, r6
 8017d46:	e7e7      	b.n	8017d18 <_realloc_r+0x1c>

08017d48 <__sfputc_r>:
 8017d48:	6893      	ldr	r3, [r2, #8]
 8017d4a:	3b01      	subs	r3, #1
 8017d4c:	2b00      	cmp	r3, #0
 8017d4e:	b410      	push	{r4}
 8017d50:	6093      	str	r3, [r2, #8]
 8017d52:	da08      	bge.n	8017d66 <__sfputc_r+0x1e>
 8017d54:	6994      	ldr	r4, [r2, #24]
 8017d56:	42a3      	cmp	r3, r4
 8017d58:	db01      	blt.n	8017d5e <__sfputc_r+0x16>
 8017d5a:	290a      	cmp	r1, #10
 8017d5c:	d103      	bne.n	8017d66 <__sfputc_r+0x1e>
 8017d5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017d62:	f7ff bd81 	b.w	8017868 <__swbuf_r>
 8017d66:	6813      	ldr	r3, [r2, #0]
 8017d68:	1c58      	adds	r0, r3, #1
 8017d6a:	6010      	str	r0, [r2, #0]
 8017d6c:	7019      	strb	r1, [r3, #0]
 8017d6e:	4608      	mov	r0, r1
 8017d70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017d74:	4770      	bx	lr

08017d76 <__sfputs_r>:
 8017d76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017d78:	4606      	mov	r6, r0
 8017d7a:	460f      	mov	r7, r1
 8017d7c:	4614      	mov	r4, r2
 8017d7e:	18d5      	adds	r5, r2, r3
 8017d80:	42ac      	cmp	r4, r5
 8017d82:	d101      	bne.n	8017d88 <__sfputs_r+0x12>
 8017d84:	2000      	movs	r0, #0
 8017d86:	e007      	b.n	8017d98 <__sfputs_r+0x22>
 8017d88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017d8c:	463a      	mov	r2, r7
 8017d8e:	4630      	mov	r0, r6
 8017d90:	f7ff ffda 	bl	8017d48 <__sfputc_r>
 8017d94:	1c43      	adds	r3, r0, #1
 8017d96:	d1f3      	bne.n	8017d80 <__sfputs_r+0xa>
 8017d98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08017d9c <_vfiprintf_r>:
 8017d9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017da0:	460d      	mov	r5, r1
 8017da2:	b09d      	sub	sp, #116	; 0x74
 8017da4:	4614      	mov	r4, r2
 8017da6:	4698      	mov	r8, r3
 8017da8:	4606      	mov	r6, r0
 8017daa:	b118      	cbz	r0, 8017db4 <_vfiprintf_r+0x18>
 8017dac:	6983      	ldr	r3, [r0, #24]
 8017dae:	b90b      	cbnz	r3, 8017db4 <_vfiprintf_r+0x18>
 8017db0:	f7fd fdee 	bl	8015990 <__sinit>
 8017db4:	4b89      	ldr	r3, [pc, #548]	; (8017fdc <_vfiprintf_r+0x240>)
 8017db6:	429d      	cmp	r5, r3
 8017db8:	d11b      	bne.n	8017df2 <_vfiprintf_r+0x56>
 8017dba:	6875      	ldr	r5, [r6, #4]
 8017dbc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8017dbe:	07d9      	lsls	r1, r3, #31
 8017dc0:	d405      	bmi.n	8017dce <_vfiprintf_r+0x32>
 8017dc2:	89ab      	ldrh	r3, [r5, #12]
 8017dc4:	059a      	lsls	r2, r3, #22
 8017dc6:	d402      	bmi.n	8017dce <_vfiprintf_r+0x32>
 8017dc8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8017dca:	f7fe f9f2 	bl	80161b2 <__retarget_lock_acquire_recursive>
 8017dce:	89ab      	ldrh	r3, [r5, #12]
 8017dd0:	071b      	lsls	r3, r3, #28
 8017dd2:	d501      	bpl.n	8017dd8 <_vfiprintf_r+0x3c>
 8017dd4:	692b      	ldr	r3, [r5, #16]
 8017dd6:	b9eb      	cbnz	r3, 8017e14 <_vfiprintf_r+0x78>
 8017dd8:	4629      	mov	r1, r5
 8017dda:	4630      	mov	r0, r6
 8017ddc:	f7ff fda4 	bl	8017928 <__swsetup_r>
 8017de0:	b1c0      	cbz	r0, 8017e14 <_vfiprintf_r+0x78>
 8017de2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8017de4:	07dc      	lsls	r4, r3, #31
 8017de6:	d50e      	bpl.n	8017e06 <_vfiprintf_r+0x6a>
 8017de8:	f04f 30ff 	mov.w	r0, #4294967295
 8017dec:	b01d      	add	sp, #116	; 0x74
 8017dee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017df2:	4b7b      	ldr	r3, [pc, #492]	; (8017fe0 <_vfiprintf_r+0x244>)
 8017df4:	429d      	cmp	r5, r3
 8017df6:	d101      	bne.n	8017dfc <_vfiprintf_r+0x60>
 8017df8:	68b5      	ldr	r5, [r6, #8]
 8017dfa:	e7df      	b.n	8017dbc <_vfiprintf_r+0x20>
 8017dfc:	4b79      	ldr	r3, [pc, #484]	; (8017fe4 <_vfiprintf_r+0x248>)
 8017dfe:	429d      	cmp	r5, r3
 8017e00:	bf08      	it	eq
 8017e02:	68f5      	ldreq	r5, [r6, #12]
 8017e04:	e7da      	b.n	8017dbc <_vfiprintf_r+0x20>
 8017e06:	89ab      	ldrh	r3, [r5, #12]
 8017e08:	0598      	lsls	r0, r3, #22
 8017e0a:	d4ed      	bmi.n	8017de8 <_vfiprintf_r+0x4c>
 8017e0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8017e0e:	f7fe f9d1 	bl	80161b4 <__retarget_lock_release_recursive>
 8017e12:	e7e9      	b.n	8017de8 <_vfiprintf_r+0x4c>
 8017e14:	2300      	movs	r3, #0
 8017e16:	9309      	str	r3, [sp, #36]	; 0x24
 8017e18:	2320      	movs	r3, #32
 8017e1a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8017e1e:	f8cd 800c 	str.w	r8, [sp, #12]
 8017e22:	2330      	movs	r3, #48	; 0x30
 8017e24:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8017fe8 <_vfiprintf_r+0x24c>
 8017e28:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017e2c:	f04f 0901 	mov.w	r9, #1
 8017e30:	4623      	mov	r3, r4
 8017e32:	469a      	mov	sl, r3
 8017e34:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017e38:	b10a      	cbz	r2, 8017e3e <_vfiprintf_r+0xa2>
 8017e3a:	2a25      	cmp	r2, #37	; 0x25
 8017e3c:	d1f9      	bne.n	8017e32 <_vfiprintf_r+0x96>
 8017e3e:	ebba 0b04 	subs.w	fp, sl, r4
 8017e42:	d00b      	beq.n	8017e5c <_vfiprintf_r+0xc0>
 8017e44:	465b      	mov	r3, fp
 8017e46:	4622      	mov	r2, r4
 8017e48:	4629      	mov	r1, r5
 8017e4a:	4630      	mov	r0, r6
 8017e4c:	f7ff ff93 	bl	8017d76 <__sfputs_r>
 8017e50:	3001      	adds	r0, #1
 8017e52:	f000 80aa 	beq.w	8017faa <_vfiprintf_r+0x20e>
 8017e56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8017e58:	445a      	add	r2, fp
 8017e5a:	9209      	str	r2, [sp, #36]	; 0x24
 8017e5c:	f89a 3000 	ldrb.w	r3, [sl]
 8017e60:	2b00      	cmp	r3, #0
 8017e62:	f000 80a2 	beq.w	8017faa <_vfiprintf_r+0x20e>
 8017e66:	2300      	movs	r3, #0
 8017e68:	f04f 32ff 	mov.w	r2, #4294967295
 8017e6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017e70:	f10a 0a01 	add.w	sl, sl, #1
 8017e74:	9304      	str	r3, [sp, #16]
 8017e76:	9307      	str	r3, [sp, #28]
 8017e78:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017e7c:	931a      	str	r3, [sp, #104]	; 0x68
 8017e7e:	4654      	mov	r4, sl
 8017e80:	2205      	movs	r2, #5
 8017e82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017e86:	4858      	ldr	r0, [pc, #352]	; (8017fe8 <_vfiprintf_r+0x24c>)
 8017e88:	f7e8 f9aa 	bl	80001e0 <memchr>
 8017e8c:	9a04      	ldr	r2, [sp, #16]
 8017e8e:	b9d8      	cbnz	r0, 8017ec8 <_vfiprintf_r+0x12c>
 8017e90:	06d1      	lsls	r1, r2, #27
 8017e92:	bf44      	itt	mi
 8017e94:	2320      	movmi	r3, #32
 8017e96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8017e9a:	0713      	lsls	r3, r2, #28
 8017e9c:	bf44      	itt	mi
 8017e9e:	232b      	movmi	r3, #43	; 0x2b
 8017ea0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8017ea4:	f89a 3000 	ldrb.w	r3, [sl]
 8017ea8:	2b2a      	cmp	r3, #42	; 0x2a
 8017eaa:	d015      	beq.n	8017ed8 <_vfiprintf_r+0x13c>
 8017eac:	9a07      	ldr	r2, [sp, #28]
 8017eae:	4654      	mov	r4, sl
 8017eb0:	2000      	movs	r0, #0
 8017eb2:	f04f 0c0a 	mov.w	ip, #10
 8017eb6:	4621      	mov	r1, r4
 8017eb8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017ebc:	3b30      	subs	r3, #48	; 0x30
 8017ebe:	2b09      	cmp	r3, #9
 8017ec0:	d94e      	bls.n	8017f60 <_vfiprintf_r+0x1c4>
 8017ec2:	b1b0      	cbz	r0, 8017ef2 <_vfiprintf_r+0x156>
 8017ec4:	9207      	str	r2, [sp, #28]
 8017ec6:	e014      	b.n	8017ef2 <_vfiprintf_r+0x156>
 8017ec8:	eba0 0308 	sub.w	r3, r0, r8
 8017ecc:	fa09 f303 	lsl.w	r3, r9, r3
 8017ed0:	4313      	orrs	r3, r2
 8017ed2:	9304      	str	r3, [sp, #16]
 8017ed4:	46a2      	mov	sl, r4
 8017ed6:	e7d2      	b.n	8017e7e <_vfiprintf_r+0xe2>
 8017ed8:	9b03      	ldr	r3, [sp, #12]
 8017eda:	1d19      	adds	r1, r3, #4
 8017edc:	681b      	ldr	r3, [r3, #0]
 8017ede:	9103      	str	r1, [sp, #12]
 8017ee0:	2b00      	cmp	r3, #0
 8017ee2:	bfbb      	ittet	lt
 8017ee4:	425b      	neglt	r3, r3
 8017ee6:	f042 0202 	orrlt.w	r2, r2, #2
 8017eea:	9307      	strge	r3, [sp, #28]
 8017eec:	9307      	strlt	r3, [sp, #28]
 8017eee:	bfb8      	it	lt
 8017ef0:	9204      	strlt	r2, [sp, #16]
 8017ef2:	7823      	ldrb	r3, [r4, #0]
 8017ef4:	2b2e      	cmp	r3, #46	; 0x2e
 8017ef6:	d10c      	bne.n	8017f12 <_vfiprintf_r+0x176>
 8017ef8:	7863      	ldrb	r3, [r4, #1]
 8017efa:	2b2a      	cmp	r3, #42	; 0x2a
 8017efc:	d135      	bne.n	8017f6a <_vfiprintf_r+0x1ce>
 8017efe:	9b03      	ldr	r3, [sp, #12]
 8017f00:	1d1a      	adds	r2, r3, #4
 8017f02:	681b      	ldr	r3, [r3, #0]
 8017f04:	9203      	str	r2, [sp, #12]
 8017f06:	2b00      	cmp	r3, #0
 8017f08:	bfb8      	it	lt
 8017f0a:	f04f 33ff 	movlt.w	r3, #4294967295
 8017f0e:	3402      	adds	r4, #2
 8017f10:	9305      	str	r3, [sp, #20]
 8017f12:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8017ff8 <_vfiprintf_r+0x25c>
 8017f16:	7821      	ldrb	r1, [r4, #0]
 8017f18:	2203      	movs	r2, #3
 8017f1a:	4650      	mov	r0, sl
 8017f1c:	f7e8 f960 	bl	80001e0 <memchr>
 8017f20:	b140      	cbz	r0, 8017f34 <_vfiprintf_r+0x198>
 8017f22:	2340      	movs	r3, #64	; 0x40
 8017f24:	eba0 000a 	sub.w	r0, r0, sl
 8017f28:	fa03 f000 	lsl.w	r0, r3, r0
 8017f2c:	9b04      	ldr	r3, [sp, #16]
 8017f2e:	4303      	orrs	r3, r0
 8017f30:	3401      	adds	r4, #1
 8017f32:	9304      	str	r3, [sp, #16]
 8017f34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017f38:	482c      	ldr	r0, [pc, #176]	; (8017fec <_vfiprintf_r+0x250>)
 8017f3a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8017f3e:	2206      	movs	r2, #6
 8017f40:	f7e8 f94e 	bl	80001e0 <memchr>
 8017f44:	2800      	cmp	r0, #0
 8017f46:	d03f      	beq.n	8017fc8 <_vfiprintf_r+0x22c>
 8017f48:	4b29      	ldr	r3, [pc, #164]	; (8017ff0 <_vfiprintf_r+0x254>)
 8017f4a:	bb1b      	cbnz	r3, 8017f94 <_vfiprintf_r+0x1f8>
 8017f4c:	9b03      	ldr	r3, [sp, #12]
 8017f4e:	3307      	adds	r3, #7
 8017f50:	f023 0307 	bic.w	r3, r3, #7
 8017f54:	3308      	adds	r3, #8
 8017f56:	9303      	str	r3, [sp, #12]
 8017f58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017f5a:	443b      	add	r3, r7
 8017f5c:	9309      	str	r3, [sp, #36]	; 0x24
 8017f5e:	e767      	b.n	8017e30 <_vfiprintf_r+0x94>
 8017f60:	fb0c 3202 	mla	r2, ip, r2, r3
 8017f64:	460c      	mov	r4, r1
 8017f66:	2001      	movs	r0, #1
 8017f68:	e7a5      	b.n	8017eb6 <_vfiprintf_r+0x11a>
 8017f6a:	2300      	movs	r3, #0
 8017f6c:	3401      	adds	r4, #1
 8017f6e:	9305      	str	r3, [sp, #20]
 8017f70:	4619      	mov	r1, r3
 8017f72:	f04f 0c0a 	mov.w	ip, #10
 8017f76:	4620      	mov	r0, r4
 8017f78:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017f7c:	3a30      	subs	r2, #48	; 0x30
 8017f7e:	2a09      	cmp	r2, #9
 8017f80:	d903      	bls.n	8017f8a <_vfiprintf_r+0x1ee>
 8017f82:	2b00      	cmp	r3, #0
 8017f84:	d0c5      	beq.n	8017f12 <_vfiprintf_r+0x176>
 8017f86:	9105      	str	r1, [sp, #20]
 8017f88:	e7c3      	b.n	8017f12 <_vfiprintf_r+0x176>
 8017f8a:	fb0c 2101 	mla	r1, ip, r1, r2
 8017f8e:	4604      	mov	r4, r0
 8017f90:	2301      	movs	r3, #1
 8017f92:	e7f0      	b.n	8017f76 <_vfiprintf_r+0x1da>
 8017f94:	ab03      	add	r3, sp, #12
 8017f96:	9300      	str	r3, [sp, #0]
 8017f98:	462a      	mov	r2, r5
 8017f9a:	4b16      	ldr	r3, [pc, #88]	; (8017ff4 <_vfiprintf_r+0x258>)
 8017f9c:	a904      	add	r1, sp, #16
 8017f9e:	4630      	mov	r0, r6
 8017fa0:	f7fb f8ac 	bl	80130fc <_printf_float>
 8017fa4:	4607      	mov	r7, r0
 8017fa6:	1c78      	adds	r0, r7, #1
 8017fa8:	d1d6      	bne.n	8017f58 <_vfiprintf_r+0x1bc>
 8017faa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8017fac:	07d9      	lsls	r1, r3, #31
 8017fae:	d405      	bmi.n	8017fbc <_vfiprintf_r+0x220>
 8017fb0:	89ab      	ldrh	r3, [r5, #12]
 8017fb2:	059a      	lsls	r2, r3, #22
 8017fb4:	d402      	bmi.n	8017fbc <_vfiprintf_r+0x220>
 8017fb6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8017fb8:	f7fe f8fc 	bl	80161b4 <__retarget_lock_release_recursive>
 8017fbc:	89ab      	ldrh	r3, [r5, #12]
 8017fbe:	065b      	lsls	r3, r3, #25
 8017fc0:	f53f af12 	bmi.w	8017de8 <_vfiprintf_r+0x4c>
 8017fc4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017fc6:	e711      	b.n	8017dec <_vfiprintf_r+0x50>
 8017fc8:	ab03      	add	r3, sp, #12
 8017fca:	9300      	str	r3, [sp, #0]
 8017fcc:	462a      	mov	r2, r5
 8017fce:	4b09      	ldr	r3, [pc, #36]	; (8017ff4 <_vfiprintf_r+0x258>)
 8017fd0:	a904      	add	r1, sp, #16
 8017fd2:	4630      	mov	r0, r6
 8017fd4:	f7fb fb36 	bl	8013644 <_printf_i>
 8017fd8:	e7e4      	b.n	8017fa4 <_vfiprintf_r+0x208>
 8017fda:	bf00      	nop
 8017fdc:	0801a738 	.word	0x0801a738
 8017fe0:	0801a758 	.word	0x0801a758
 8017fe4:	0801a718 	.word	0x0801a718
 8017fe8:	0801a954 	.word	0x0801a954
 8017fec:	0801a95e 	.word	0x0801a95e
 8017ff0:	080130fd 	.word	0x080130fd
 8017ff4:	08017d77 	.word	0x08017d77
 8017ff8:	0801a95a 	.word	0x0801a95a

08017ffc <abort>:
 8017ffc:	b508      	push	{r3, lr}
 8017ffe:	2006      	movs	r0, #6
 8018000:	f000 f856 	bl	80180b0 <raise>
 8018004:	2001      	movs	r0, #1
 8018006:	f7eb f9b7 	bl	8003378 <_exit>
	...

0801800c <_fstat_r>:
 801800c:	b538      	push	{r3, r4, r5, lr}
 801800e:	4d07      	ldr	r5, [pc, #28]	; (801802c <_fstat_r+0x20>)
 8018010:	2300      	movs	r3, #0
 8018012:	4604      	mov	r4, r0
 8018014:	4608      	mov	r0, r1
 8018016:	4611      	mov	r1, r2
 8018018:	602b      	str	r3, [r5, #0]
 801801a:	f7eb f9fc 	bl	8003416 <_fstat>
 801801e:	1c43      	adds	r3, r0, #1
 8018020:	d102      	bne.n	8018028 <_fstat_r+0x1c>
 8018022:	682b      	ldr	r3, [r5, #0]
 8018024:	b103      	cbz	r3, 8018028 <_fstat_r+0x1c>
 8018026:	6023      	str	r3, [r4, #0]
 8018028:	bd38      	pop	{r3, r4, r5, pc}
 801802a:	bf00      	nop
 801802c:	2000337c 	.word	0x2000337c

08018030 <_isatty_r>:
 8018030:	b538      	push	{r3, r4, r5, lr}
 8018032:	4d06      	ldr	r5, [pc, #24]	; (801804c <_isatty_r+0x1c>)
 8018034:	2300      	movs	r3, #0
 8018036:	4604      	mov	r4, r0
 8018038:	4608      	mov	r0, r1
 801803a:	602b      	str	r3, [r5, #0]
 801803c:	f7eb f9fb 	bl	8003436 <_isatty>
 8018040:	1c43      	adds	r3, r0, #1
 8018042:	d102      	bne.n	801804a <_isatty_r+0x1a>
 8018044:	682b      	ldr	r3, [r5, #0]
 8018046:	b103      	cbz	r3, 801804a <_isatty_r+0x1a>
 8018048:	6023      	str	r3, [r4, #0]
 801804a:	bd38      	pop	{r3, r4, r5, pc}
 801804c:	2000337c 	.word	0x2000337c

08018050 <_malloc_usable_size_r>:
 8018050:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018054:	1f18      	subs	r0, r3, #4
 8018056:	2b00      	cmp	r3, #0
 8018058:	bfbc      	itt	lt
 801805a:	580b      	ldrlt	r3, [r1, r0]
 801805c:	18c0      	addlt	r0, r0, r3
 801805e:	4770      	bx	lr

08018060 <_raise_r>:
 8018060:	291f      	cmp	r1, #31
 8018062:	b538      	push	{r3, r4, r5, lr}
 8018064:	4604      	mov	r4, r0
 8018066:	460d      	mov	r5, r1
 8018068:	d904      	bls.n	8018074 <_raise_r+0x14>
 801806a:	2316      	movs	r3, #22
 801806c:	6003      	str	r3, [r0, #0]
 801806e:	f04f 30ff 	mov.w	r0, #4294967295
 8018072:	bd38      	pop	{r3, r4, r5, pc}
 8018074:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8018076:	b112      	cbz	r2, 801807e <_raise_r+0x1e>
 8018078:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801807c:	b94b      	cbnz	r3, 8018092 <_raise_r+0x32>
 801807e:	4620      	mov	r0, r4
 8018080:	f000 f830 	bl	80180e4 <_getpid_r>
 8018084:	462a      	mov	r2, r5
 8018086:	4601      	mov	r1, r0
 8018088:	4620      	mov	r0, r4
 801808a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801808e:	f000 b817 	b.w	80180c0 <_kill_r>
 8018092:	2b01      	cmp	r3, #1
 8018094:	d00a      	beq.n	80180ac <_raise_r+0x4c>
 8018096:	1c59      	adds	r1, r3, #1
 8018098:	d103      	bne.n	80180a2 <_raise_r+0x42>
 801809a:	2316      	movs	r3, #22
 801809c:	6003      	str	r3, [r0, #0]
 801809e:	2001      	movs	r0, #1
 80180a0:	e7e7      	b.n	8018072 <_raise_r+0x12>
 80180a2:	2400      	movs	r4, #0
 80180a4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80180a8:	4628      	mov	r0, r5
 80180aa:	4798      	blx	r3
 80180ac:	2000      	movs	r0, #0
 80180ae:	e7e0      	b.n	8018072 <_raise_r+0x12>

080180b0 <raise>:
 80180b0:	4b02      	ldr	r3, [pc, #8]	; (80180bc <raise+0xc>)
 80180b2:	4601      	mov	r1, r0
 80180b4:	6818      	ldr	r0, [r3, #0]
 80180b6:	f7ff bfd3 	b.w	8018060 <_raise_r>
 80180ba:	bf00      	nop
 80180bc:	2000019c 	.word	0x2000019c

080180c0 <_kill_r>:
 80180c0:	b538      	push	{r3, r4, r5, lr}
 80180c2:	4d07      	ldr	r5, [pc, #28]	; (80180e0 <_kill_r+0x20>)
 80180c4:	2300      	movs	r3, #0
 80180c6:	4604      	mov	r4, r0
 80180c8:	4608      	mov	r0, r1
 80180ca:	4611      	mov	r1, r2
 80180cc:	602b      	str	r3, [r5, #0]
 80180ce:	f7eb f943 	bl	8003358 <_kill>
 80180d2:	1c43      	adds	r3, r0, #1
 80180d4:	d102      	bne.n	80180dc <_kill_r+0x1c>
 80180d6:	682b      	ldr	r3, [r5, #0]
 80180d8:	b103      	cbz	r3, 80180dc <_kill_r+0x1c>
 80180da:	6023      	str	r3, [r4, #0]
 80180dc:	bd38      	pop	{r3, r4, r5, pc}
 80180de:	bf00      	nop
 80180e0:	2000337c 	.word	0x2000337c

080180e4 <_getpid_r>:
 80180e4:	f7eb b930 	b.w	8003348 <_getpid>

080180e8 <round>:
 80180e8:	ec51 0b10 	vmov	r0, r1, d0
 80180ec:	b570      	push	{r4, r5, r6, lr}
 80180ee:	f3c1 550a 	ubfx	r5, r1, #20, #11
 80180f2:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 80180f6:	2c13      	cmp	r4, #19
 80180f8:	ee10 2a10 	vmov	r2, s0
 80180fc:	460b      	mov	r3, r1
 80180fe:	dc19      	bgt.n	8018134 <round+0x4c>
 8018100:	2c00      	cmp	r4, #0
 8018102:	da09      	bge.n	8018118 <round+0x30>
 8018104:	3401      	adds	r4, #1
 8018106:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 801810a:	d103      	bne.n	8018114 <round+0x2c>
 801810c:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8018110:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8018114:	2100      	movs	r1, #0
 8018116:	e028      	b.n	801816a <round+0x82>
 8018118:	4d15      	ldr	r5, [pc, #84]	; (8018170 <round+0x88>)
 801811a:	4125      	asrs	r5, r4
 801811c:	ea01 0605 	and.w	r6, r1, r5
 8018120:	4332      	orrs	r2, r6
 8018122:	d00e      	beq.n	8018142 <round+0x5a>
 8018124:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8018128:	fa42 f404 	asr.w	r4, r2, r4
 801812c:	4423      	add	r3, r4
 801812e:	ea23 0305 	bic.w	r3, r3, r5
 8018132:	e7ef      	b.n	8018114 <round+0x2c>
 8018134:	2c33      	cmp	r4, #51	; 0x33
 8018136:	dd07      	ble.n	8018148 <round+0x60>
 8018138:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 801813c:	d101      	bne.n	8018142 <round+0x5a>
 801813e:	f7e8 f8a5 	bl	800028c <__adddf3>
 8018142:	ec41 0b10 	vmov	d0, r0, r1
 8018146:	bd70      	pop	{r4, r5, r6, pc}
 8018148:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 801814c:	f04f 35ff 	mov.w	r5, #4294967295
 8018150:	40f5      	lsrs	r5, r6
 8018152:	4228      	tst	r0, r5
 8018154:	d0f5      	beq.n	8018142 <round+0x5a>
 8018156:	2101      	movs	r1, #1
 8018158:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 801815c:	fa01 f404 	lsl.w	r4, r1, r4
 8018160:	1912      	adds	r2, r2, r4
 8018162:	bf28      	it	cs
 8018164:	185b      	addcs	r3, r3, r1
 8018166:	ea22 0105 	bic.w	r1, r2, r5
 801816a:	4608      	mov	r0, r1
 801816c:	4619      	mov	r1, r3
 801816e:	e7e8      	b.n	8018142 <round+0x5a>
 8018170:	000fffff 	.word	0x000fffff
 8018174:	00000000 	.word	0x00000000

08018178 <exp>:
 8018178:	b538      	push	{r3, r4, r5, lr}
 801817a:	ed2d 8b02 	vpush	{d8}
 801817e:	ec55 4b10 	vmov	r4, r5, d0
 8018182:	f000 f885 	bl	8018290 <__ieee754_exp>
 8018186:	4b22      	ldr	r3, [pc, #136]	; (8018210 <exp+0x98>)
 8018188:	eeb0 8a40 	vmov.f32	s16, s0
 801818c:	eef0 8a60 	vmov.f32	s17, s1
 8018190:	f993 3000 	ldrsb.w	r3, [r3]
 8018194:	3301      	adds	r3, #1
 8018196:	d012      	beq.n	80181be <exp+0x46>
 8018198:	ec45 4b10 	vmov	d0, r4, r5
 801819c:	f000 fb04 	bl	80187a8 <finite>
 80181a0:	b168      	cbz	r0, 80181be <exp+0x46>
 80181a2:	a313      	add	r3, pc, #76	; (adr r3, 80181f0 <exp+0x78>)
 80181a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80181a8:	4620      	mov	r0, r4
 80181aa:	4629      	mov	r1, r5
 80181ac:	f7e8 fcb4 	bl	8000b18 <__aeabi_dcmpgt>
 80181b0:	b160      	cbz	r0, 80181cc <exp+0x54>
 80181b2:	f7fa fed1 	bl	8012f58 <__errno>
 80181b6:	ed9f 8b10 	vldr	d8, [pc, #64]	; 80181f8 <exp+0x80>
 80181ba:	2322      	movs	r3, #34	; 0x22
 80181bc:	6003      	str	r3, [r0, #0]
 80181be:	eeb0 0a48 	vmov.f32	s0, s16
 80181c2:	eef0 0a68 	vmov.f32	s1, s17
 80181c6:	ecbd 8b02 	vpop	{d8}
 80181ca:	bd38      	pop	{r3, r4, r5, pc}
 80181cc:	a30c      	add	r3, pc, #48	; (adr r3, 8018200 <exp+0x88>)
 80181ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80181d2:	4620      	mov	r0, r4
 80181d4:	4629      	mov	r1, r5
 80181d6:	f7e8 fc81 	bl	8000adc <__aeabi_dcmplt>
 80181da:	2800      	cmp	r0, #0
 80181dc:	d0ef      	beq.n	80181be <exp+0x46>
 80181de:	f7fa febb 	bl	8012f58 <__errno>
 80181e2:	2322      	movs	r3, #34	; 0x22
 80181e4:	ed9f 8b08 	vldr	d8, [pc, #32]	; 8018208 <exp+0x90>
 80181e8:	6003      	str	r3, [r0, #0]
 80181ea:	e7e8      	b.n	80181be <exp+0x46>
 80181ec:	f3af 8000 	nop.w
 80181f0:	fefa39ef 	.word	0xfefa39ef
 80181f4:	40862e42 	.word	0x40862e42
 80181f8:	00000000 	.word	0x00000000
 80181fc:	7ff00000 	.word	0x7ff00000
 8018200:	d52d3051 	.word	0xd52d3051
 8018204:	c0874910 	.word	0xc0874910
	...
 8018210:	20000370 	.word	0x20000370

08018214 <fmod>:
 8018214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018216:	ed2d 8b02 	vpush	{d8}
 801821a:	ec57 6b10 	vmov	r6, r7, d0
 801821e:	ec55 4b11 	vmov	r4, r5, d1
 8018222:	f000 f9af 	bl	8018584 <__ieee754_fmod>
 8018226:	4b18      	ldr	r3, [pc, #96]	; (8018288 <fmod+0x74>)
 8018228:	eeb0 8a40 	vmov.f32	s16, s0
 801822c:	eef0 8a60 	vmov.f32	s17, s1
 8018230:	f993 3000 	ldrsb.w	r3, [r3]
 8018234:	3301      	adds	r3, #1
 8018236:	d020      	beq.n	801827a <fmod+0x66>
 8018238:	4622      	mov	r2, r4
 801823a:	462b      	mov	r3, r5
 801823c:	4620      	mov	r0, r4
 801823e:	4629      	mov	r1, r5
 8018240:	f7e8 fc74 	bl	8000b2c <__aeabi_dcmpun>
 8018244:	b9c8      	cbnz	r0, 801827a <fmod+0x66>
 8018246:	4632      	mov	r2, r6
 8018248:	463b      	mov	r3, r7
 801824a:	4630      	mov	r0, r6
 801824c:	4639      	mov	r1, r7
 801824e:	f7e8 fc6d 	bl	8000b2c <__aeabi_dcmpun>
 8018252:	b990      	cbnz	r0, 801827a <fmod+0x66>
 8018254:	2200      	movs	r2, #0
 8018256:	2300      	movs	r3, #0
 8018258:	4620      	mov	r0, r4
 801825a:	4629      	mov	r1, r5
 801825c:	f7e8 fc34 	bl	8000ac8 <__aeabi_dcmpeq>
 8018260:	b158      	cbz	r0, 801827a <fmod+0x66>
 8018262:	f7fa fe79 	bl	8012f58 <__errno>
 8018266:	2321      	movs	r3, #33	; 0x21
 8018268:	6003      	str	r3, [r0, #0]
 801826a:	2200      	movs	r2, #0
 801826c:	2300      	movs	r3, #0
 801826e:	4610      	mov	r0, r2
 8018270:	4619      	mov	r1, r3
 8018272:	f7e8 faeb 	bl	800084c <__aeabi_ddiv>
 8018276:	ec41 0b18 	vmov	d8, r0, r1
 801827a:	eeb0 0a48 	vmov.f32	s0, s16
 801827e:	eef0 0a68 	vmov.f32	s1, s17
 8018282:	ecbd 8b02 	vpop	{d8}
 8018286:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018288:	20000370 	.word	0x20000370
 801828c:	00000000 	.word	0x00000000

08018290 <__ieee754_exp>:
 8018290:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018294:	ec55 4b10 	vmov	r4, r5, d0
 8018298:	49b1      	ldr	r1, [pc, #708]	; (8018560 <__ieee754_exp+0x2d0>)
 801829a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801829e:	428b      	cmp	r3, r1
 80182a0:	ed2d 8b04 	vpush	{d8-d9}
 80182a4:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 80182a8:	d937      	bls.n	801831a <__ieee754_exp+0x8a>
 80182aa:	49ae      	ldr	r1, [pc, #696]	; (8018564 <__ieee754_exp+0x2d4>)
 80182ac:	428b      	cmp	r3, r1
 80182ae:	d916      	bls.n	80182de <__ieee754_exp+0x4e>
 80182b0:	ee10 3a10 	vmov	r3, s0
 80182b4:	f3c5 0213 	ubfx	r2, r5, #0, #20
 80182b8:	4313      	orrs	r3, r2
 80182ba:	d009      	beq.n	80182d0 <__ieee754_exp+0x40>
 80182bc:	ee10 2a10 	vmov	r2, s0
 80182c0:	462b      	mov	r3, r5
 80182c2:	4620      	mov	r0, r4
 80182c4:	4629      	mov	r1, r5
 80182c6:	f7e7 ffe1 	bl	800028c <__adddf3>
 80182ca:	4604      	mov	r4, r0
 80182cc:	460d      	mov	r5, r1
 80182ce:	e000      	b.n	80182d2 <__ieee754_exp+0x42>
 80182d0:	bb06      	cbnz	r6, 8018314 <__ieee754_exp+0x84>
 80182d2:	ecbd 8b04 	vpop	{d8-d9}
 80182d6:	ec45 4b10 	vmov	d0, r4, r5
 80182da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80182de:	a38a      	add	r3, pc, #552	; (adr r3, 8018508 <__ieee754_exp+0x278>)
 80182e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80182e4:	ee10 0a10 	vmov	r0, s0
 80182e8:	4629      	mov	r1, r5
 80182ea:	f7e8 fc15 	bl	8000b18 <__aeabi_dcmpgt>
 80182ee:	b138      	cbz	r0, 8018300 <__ieee754_exp+0x70>
 80182f0:	a387      	add	r3, pc, #540	; (adr r3, 8018510 <__ieee754_exp+0x280>)
 80182f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80182f6:	4610      	mov	r0, r2
 80182f8:	4619      	mov	r1, r3
 80182fa:	f7e8 f97d 	bl	80005f8 <__aeabi_dmul>
 80182fe:	e7e4      	b.n	80182ca <__ieee754_exp+0x3a>
 8018300:	a385      	add	r3, pc, #532	; (adr r3, 8018518 <__ieee754_exp+0x288>)
 8018302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018306:	4620      	mov	r0, r4
 8018308:	4629      	mov	r1, r5
 801830a:	f7e8 fbe7 	bl	8000adc <__aeabi_dcmplt>
 801830e:	2800      	cmp	r0, #0
 8018310:	f000 8087 	beq.w	8018422 <__ieee754_exp+0x192>
 8018314:	2400      	movs	r4, #0
 8018316:	2500      	movs	r5, #0
 8018318:	e7db      	b.n	80182d2 <__ieee754_exp+0x42>
 801831a:	4a93      	ldr	r2, [pc, #588]	; (8018568 <__ieee754_exp+0x2d8>)
 801831c:	4293      	cmp	r3, r2
 801831e:	f240 80ac 	bls.w	801847a <__ieee754_exp+0x1ea>
 8018322:	4a92      	ldr	r2, [pc, #584]	; (801856c <__ieee754_exp+0x2dc>)
 8018324:	4293      	cmp	r3, r2
 8018326:	d87c      	bhi.n	8018422 <__ieee754_exp+0x192>
 8018328:	4b91      	ldr	r3, [pc, #580]	; (8018570 <__ieee754_exp+0x2e0>)
 801832a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801832e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018332:	ee10 0a10 	vmov	r0, s0
 8018336:	4629      	mov	r1, r5
 8018338:	f7e7 ffa6 	bl	8000288 <__aeabi_dsub>
 801833c:	4b8d      	ldr	r3, [pc, #564]	; (8018574 <__ieee754_exp+0x2e4>)
 801833e:	00f7      	lsls	r7, r6, #3
 8018340:	443b      	add	r3, r7
 8018342:	ed93 7b00 	vldr	d7, [r3]
 8018346:	f1c6 0a01 	rsb	sl, r6, #1
 801834a:	4680      	mov	r8, r0
 801834c:	4689      	mov	r9, r1
 801834e:	ebaa 0a06 	sub.w	sl, sl, r6
 8018352:	eeb0 8a47 	vmov.f32	s16, s14
 8018356:	eef0 8a67 	vmov.f32	s17, s15
 801835a:	ec53 2b18 	vmov	r2, r3, d8
 801835e:	4640      	mov	r0, r8
 8018360:	4649      	mov	r1, r9
 8018362:	f7e7 ff91 	bl	8000288 <__aeabi_dsub>
 8018366:	4604      	mov	r4, r0
 8018368:	460d      	mov	r5, r1
 801836a:	4622      	mov	r2, r4
 801836c:	462b      	mov	r3, r5
 801836e:	4620      	mov	r0, r4
 8018370:	4629      	mov	r1, r5
 8018372:	f7e8 f941 	bl	80005f8 <__aeabi_dmul>
 8018376:	a36a      	add	r3, pc, #424	; (adr r3, 8018520 <__ieee754_exp+0x290>)
 8018378:	e9d3 2300 	ldrd	r2, r3, [r3]
 801837c:	4606      	mov	r6, r0
 801837e:	460f      	mov	r7, r1
 8018380:	f7e8 f93a 	bl	80005f8 <__aeabi_dmul>
 8018384:	a368      	add	r3, pc, #416	; (adr r3, 8018528 <__ieee754_exp+0x298>)
 8018386:	e9d3 2300 	ldrd	r2, r3, [r3]
 801838a:	f7e7 ff7d 	bl	8000288 <__aeabi_dsub>
 801838e:	4632      	mov	r2, r6
 8018390:	463b      	mov	r3, r7
 8018392:	f7e8 f931 	bl	80005f8 <__aeabi_dmul>
 8018396:	a366      	add	r3, pc, #408	; (adr r3, 8018530 <__ieee754_exp+0x2a0>)
 8018398:	e9d3 2300 	ldrd	r2, r3, [r3]
 801839c:	f7e7 ff76 	bl	800028c <__adddf3>
 80183a0:	4632      	mov	r2, r6
 80183a2:	463b      	mov	r3, r7
 80183a4:	f7e8 f928 	bl	80005f8 <__aeabi_dmul>
 80183a8:	a363      	add	r3, pc, #396	; (adr r3, 8018538 <__ieee754_exp+0x2a8>)
 80183aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80183ae:	f7e7 ff6b 	bl	8000288 <__aeabi_dsub>
 80183b2:	4632      	mov	r2, r6
 80183b4:	463b      	mov	r3, r7
 80183b6:	f7e8 f91f 	bl	80005f8 <__aeabi_dmul>
 80183ba:	a361      	add	r3, pc, #388	; (adr r3, 8018540 <__ieee754_exp+0x2b0>)
 80183bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80183c0:	f7e7 ff64 	bl	800028c <__adddf3>
 80183c4:	4632      	mov	r2, r6
 80183c6:	463b      	mov	r3, r7
 80183c8:	f7e8 f916 	bl	80005f8 <__aeabi_dmul>
 80183cc:	4602      	mov	r2, r0
 80183ce:	460b      	mov	r3, r1
 80183d0:	4620      	mov	r0, r4
 80183d2:	4629      	mov	r1, r5
 80183d4:	f7e7 ff58 	bl	8000288 <__aeabi_dsub>
 80183d8:	4602      	mov	r2, r0
 80183da:	460b      	mov	r3, r1
 80183dc:	4606      	mov	r6, r0
 80183de:	460f      	mov	r7, r1
 80183e0:	4620      	mov	r0, r4
 80183e2:	4629      	mov	r1, r5
 80183e4:	f7e8 f908 	bl	80005f8 <__aeabi_dmul>
 80183e8:	ec41 0b19 	vmov	d9, r0, r1
 80183ec:	f1ba 0f00 	cmp.w	sl, #0
 80183f0:	d15d      	bne.n	80184ae <__ieee754_exp+0x21e>
 80183f2:	2200      	movs	r2, #0
 80183f4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80183f8:	4630      	mov	r0, r6
 80183fa:	4639      	mov	r1, r7
 80183fc:	f7e7 ff44 	bl	8000288 <__aeabi_dsub>
 8018400:	4602      	mov	r2, r0
 8018402:	460b      	mov	r3, r1
 8018404:	ec51 0b19 	vmov	r0, r1, d9
 8018408:	f7e8 fa20 	bl	800084c <__aeabi_ddiv>
 801840c:	4622      	mov	r2, r4
 801840e:	462b      	mov	r3, r5
 8018410:	f7e7 ff3a 	bl	8000288 <__aeabi_dsub>
 8018414:	4602      	mov	r2, r0
 8018416:	460b      	mov	r3, r1
 8018418:	2000      	movs	r0, #0
 801841a:	4957      	ldr	r1, [pc, #348]	; (8018578 <__ieee754_exp+0x2e8>)
 801841c:	f7e7 ff34 	bl	8000288 <__aeabi_dsub>
 8018420:	e753      	b.n	80182ca <__ieee754_exp+0x3a>
 8018422:	4856      	ldr	r0, [pc, #344]	; (801857c <__ieee754_exp+0x2ec>)
 8018424:	a348      	add	r3, pc, #288	; (adr r3, 8018548 <__ieee754_exp+0x2b8>)
 8018426:	e9d3 2300 	ldrd	r2, r3, [r3]
 801842a:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 801842e:	4629      	mov	r1, r5
 8018430:	4620      	mov	r0, r4
 8018432:	f7e8 f8e1 	bl	80005f8 <__aeabi_dmul>
 8018436:	e9d6 2300 	ldrd	r2, r3, [r6]
 801843a:	f7e7 ff27 	bl	800028c <__adddf3>
 801843e:	f7e8 fb8b 	bl	8000b58 <__aeabi_d2iz>
 8018442:	4682      	mov	sl, r0
 8018444:	f7e8 f86e 	bl	8000524 <__aeabi_i2d>
 8018448:	a341      	add	r3, pc, #260	; (adr r3, 8018550 <__ieee754_exp+0x2c0>)
 801844a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801844e:	4606      	mov	r6, r0
 8018450:	460f      	mov	r7, r1
 8018452:	f7e8 f8d1 	bl	80005f8 <__aeabi_dmul>
 8018456:	4602      	mov	r2, r0
 8018458:	460b      	mov	r3, r1
 801845a:	4620      	mov	r0, r4
 801845c:	4629      	mov	r1, r5
 801845e:	f7e7 ff13 	bl	8000288 <__aeabi_dsub>
 8018462:	a33d      	add	r3, pc, #244	; (adr r3, 8018558 <__ieee754_exp+0x2c8>)
 8018464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018468:	4680      	mov	r8, r0
 801846a:	4689      	mov	r9, r1
 801846c:	4630      	mov	r0, r6
 801846e:	4639      	mov	r1, r7
 8018470:	f7e8 f8c2 	bl	80005f8 <__aeabi_dmul>
 8018474:	ec41 0b18 	vmov	d8, r0, r1
 8018478:	e76f      	b.n	801835a <__ieee754_exp+0xca>
 801847a:	4a41      	ldr	r2, [pc, #260]	; (8018580 <__ieee754_exp+0x2f0>)
 801847c:	4293      	cmp	r3, r2
 801847e:	d811      	bhi.n	80184a4 <__ieee754_exp+0x214>
 8018480:	a323      	add	r3, pc, #140	; (adr r3, 8018510 <__ieee754_exp+0x280>)
 8018482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018486:	ee10 0a10 	vmov	r0, s0
 801848a:	4629      	mov	r1, r5
 801848c:	f7e7 fefe 	bl	800028c <__adddf3>
 8018490:	4b39      	ldr	r3, [pc, #228]	; (8018578 <__ieee754_exp+0x2e8>)
 8018492:	2200      	movs	r2, #0
 8018494:	f7e8 fb40 	bl	8000b18 <__aeabi_dcmpgt>
 8018498:	b138      	cbz	r0, 80184aa <__ieee754_exp+0x21a>
 801849a:	4b37      	ldr	r3, [pc, #220]	; (8018578 <__ieee754_exp+0x2e8>)
 801849c:	2200      	movs	r2, #0
 801849e:	4620      	mov	r0, r4
 80184a0:	4629      	mov	r1, r5
 80184a2:	e710      	b.n	80182c6 <__ieee754_exp+0x36>
 80184a4:	f04f 0a00 	mov.w	sl, #0
 80184a8:	e75f      	b.n	801836a <__ieee754_exp+0xda>
 80184aa:	4682      	mov	sl, r0
 80184ac:	e75d      	b.n	801836a <__ieee754_exp+0xda>
 80184ae:	4632      	mov	r2, r6
 80184b0:	463b      	mov	r3, r7
 80184b2:	2000      	movs	r0, #0
 80184b4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80184b8:	f7e7 fee6 	bl	8000288 <__aeabi_dsub>
 80184bc:	4602      	mov	r2, r0
 80184be:	460b      	mov	r3, r1
 80184c0:	ec51 0b19 	vmov	r0, r1, d9
 80184c4:	f7e8 f9c2 	bl	800084c <__aeabi_ddiv>
 80184c8:	4602      	mov	r2, r0
 80184ca:	460b      	mov	r3, r1
 80184cc:	ec51 0b18 	vmov	r0, r1, d8
 80184d0:	f7e7 feda 	bl	8000288 <__aeabi_dsub>
 80184d4:	4642      	mov	r2, r8
 80184d6:	464b      	mov	r3, r9
 80184d8:	f7e7 fed6 	bl	8000288 <__aeabi_dsub>
 80184dc:	4602      	mov	r2, r0
 80184de:	460b      	mov	r3, r1
 80184e0:	2000      	movs	r0, #0
 80184e2:	4925      	ldr	r1, [pc, #148]	; (8018578 <__ieee754_exp+0x2e8>)
 80184e4:	f7e7 fed0 	bl	8000288 <__aeabi_dsub>
 80184e8:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 80184ec:	4592      	cmp	sl, r2
 80184ee:	db02      	blt.n	80184f6 <__ieee754_exp+0x266>
 80184f0:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 80184f4:	e6e9      	b.n	80182ca <__ieee754_exp+0x3a>
 80184f6:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 80184fa:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 80184fe:	2200      	movs	r2, #0
 8018500:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8018504:	e6f9      	b.n	80182fa <__ieee754_exp+0x6a>
 8018506:	bf00      	nop
 8018508:	fefa39ef 	.word	0xfefa39ef
 801850c:	40862e42 	.word	0x40862e42
 8018510:	8800759c 	.word	0x8800759c
 8018514:	7e37e43c 	.word	0x7e37e43c
 8018518:	d52d3051 	.word	0xd52d3051
 801851c:	c0874910 	.word	0xc0874910
 8018520:	72bea4d0 	.word	0x72bea4d0
 8018524:	3e663769 	.word	0x3e663769
 8018528:	c5d26bf1 	.word	0xc5d26bf1
 801852c:	3ebbbd41 	.word	0x3ebbbd41
 8018530:	af25de2c 	.word	0xaf25de2c
 8018534:	3f11566a 	.word	0x3f11566a
 8018538:	16bebd93 	.word	0x16bebd93
 801853c:	3f66c16c 	.word	0x3f66c16c
 8018540:	5555553e 	.word	0x5555553e
 8018544:	3fc55555 	.word	0x3fc55555
 8018548:	652b82fe 	.word	0x652b82fe
 801854c:	3ff71547 	.word	0x3ff71547
 8018550:	fee00000 	.word	0xfee00000
 8018554:	3fe62e42 	.word	0x3fe62e42
 8018558:	35793c76 	.word	0x35793c76
 801855c:	3dea39ef 	.word	0x3dea39ef
 8018560:	40862e41 	.word	0x40862e41
 8018564:	7fefffff 	.word	0x7fefffff
 8018568:	3fd62e42 	.word	0x3fd62e42
 801856c:	3ff0a2b1 	.word	0x3ff0a2b1
 8018570:	0801a9d0 	.word	0x0801a9d0
 8018574:	0801a9e0 	.word	0x0801a9e0
 8018578:	3ff00000 	.word	0x3ff00000
 801857c:	0801a9c0 	.word	0x0801a9c0
 8018580:	3e2fffff 	.word	0x3e2fffff

08018584 <__ieee754_fmod>:
 8018584:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018588:	ec53 2b11 	vmov	r2, r3, d1
 801858c:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 8018590:	ea5e 0402 	orrs.w	r4, lr, r2
 8018594:	ec51 0b10 	vmov	r0, r1, d0
 8018598:	ee11 7a10 	vmov	r7, s2
 801859c:	ee11 ca10 	vmov	ip, s2
 80185a0:	461e      	mov	r6, r3
 80185a2:	d00d      	beq.n	80185c0 <__ieee754_fmod+0x3c>
 80185a4:	4c7a      	ldr	r4, [pc, #488]	; (8018790 <__ieee754_fmod+0x20c>)
 80185a6:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 80185aa:	45a0      	cmp	r8, r4
 80185ac:	4689      	mov	r9, r1
 80185ae:	dc07      	bgt.n	80185c0 <__ieee754_fmod+0x3c>
 80185b0:	4254      	negs	r4, r2
 80185b2:	4d78      	ldr	r5, [pc, #480]	; (8018794 <__ieee754_fmod+0x210>)
 80185b4:	4314      	orrs	r4, r2
 80185b6:	ea4e 74d4 	orr.w	r4, lr, r4, lsr #31
 80185ba:	42ac      	cmp	r4, r5
 80185bc:	46ab      	mov	fp, r5
 80185be:	d909      	bls.n	80185d4 <__ieee754_fmod+0x50>
 80185c0:	f7e8 f81a 	bl	80005f8 <__aeabi_dmul>
 80185c4:	4602      	mov	r2, r0
 80185c6:	460b      	mov	r3, r1
 80185c8:	f7e8 f940 	bl	800084c <__aeabi_ddiv>
 80185cc:	ec41 0b10 	vmov	d0, r0, r1
 80185d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80185d4:	45f0      	cmp	r8, lr
 80185d6:	ee10 aa10 	vmov	sl, s0
 80185da:	ee10 4a10 	vmov	r4, s0
 80185de:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80185e2:	dc0a      	bgt.n	80185fa <__ieee754_fmod+0x76>
 80185e4:	dbf2      	blt.n	80185cc <__ieee754_fmod+0x48>
 80185e6:	4290      	cmp	r0, r2
 80185e8:	d3f0      	bcc.n	80185cc <__ieee754_fmod+0x48>
 80185ea:	d106      	bne.n	80185fa <__ieee754_fmod+0x76>
 80185ec:	4a6a      	ldr	r2, [pc, #424]	; (8018798 <__ieee754_fmod+0x214>)
 80185ee:	0fed      	lsrs	r5, r5, #31
 80185f0:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 80185f4:	e9d5 0100 	ldrd	r0, r1, [r5]
 80185f8:	e7e8      	b.n	80185cc <__ieee754_fmod+0x48>
 80185fa:	ea19 0f0b 	tst.w	r9, fp
 80185fe:	d14a      	bne.n	8018696 <__ieee754_fmod+0x112>
 8018600:	f1b8 0f00 	cmp.w	r8, #0
 8018604:	d13f      	bne.n	8018686 <__ieee754_fmod+0x102>
 8018606:	4965      	ldr	r1, [pc, #404]	; (801879c <__ieee754_fmod+0x218>)
 8018608:	4653      	mov	r3, sl
 801860a:	2b00      	cmp	r3, #0
 801860c:	dc38      	bgt.n	8018680 <__ieee754_fmod+0xfc>
 801860e:	4b61      	ldr	r3, [pc, #388]	; (8018794 <__ieee754_fmod+0x210>)
 8018610:	4033      	ands	r3, r6
 8018612:	2b00      	cmp	r3, #0
 8018614:	d14f      	bne.n	80186b6 <__ieee754_fmod+0x132>
 8018616:	f1be 0f00 	cmp.w	lr, #0
 801861a:	d144      	bne.n	80186a6 <__ieee754_fmod+0x122>
 801861c:	4a5f      	ldr	r2, [pc, #380]	; (801879c <__ieee754_fmod+0x218>)
 801861e:	463b      	mov	r3, r7
 8018620:	2b00      	cmp	r3, #0
 8018622:	dc3d      	bgt.n	80186a0 <__ieee754_fmod+0x11c>
 8018624:	4b5e      	ldr	r3, [pc, #376]	; (80187a0 <__ieee754_fmod+0x21c>)
 8018626:	4299      	cmp	r1, r3
 8018628:	db4a      	blt.n	80186c0 <__ieee754_fmod+0x13c>
 801862a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801862e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8018632:	485b      	ldr	r0, [pc, #364]	; (80187a0 <__ieee754_fmod+0x21c>)
 8018634:	4282      	cmp	r2, r0
 8018636:	db57      	blt.n	80186e8 <__ieee754_fmod+0x164>
 8018638:	f3c6 0613 	ubfx	r6, r6, #0, #20
 801863c:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 8018640:	1a89      	subs	r1, r1, r2
 8018642:	1b98      	subs	r0, r3, r6
 8018644:	eba4 070c 	sub.w	r7, r4, ip
 8018648:	2900      	cmp	r1, #0
 801864a:	d164      	bne.n	8018716 <__ieee754_fmod+0x192>
 801864c:	4564      	cmp	r4, ip
 801864e:	bf38      	it	cc
 8018650:	f100 30ff 	addcc.w	r0, r0, #4294967295
 8018654:	2800      	cmp	r0, #0
 8018656:	bfa4      	itt	ge
 8018658:	463c      	movge	r4, r7
 801865a:	4603      	movge	r3, r0
 801865c:	ea53 0104 	orrs.w	r1, r3, r4
 8018660:	d0c4      	beq.n	80185ec <__ieee754_fmod+0x68>
 8018662:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8018666:	db6b      	blt.n	8018740 <__ieee754_fmod+0x1bc>
 8018668:	494d      	ldr	r1, [pc, #308]	; (80187a0 <__ieee754_fmod+0x21c>)
 801866a:	428a      	cmp	r2, r1
 801866c:	db6e      	blt.n	801874c <__ieee754_fmod+0x1c8>
 801866e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8018672:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 8018676:	431d      	orrs	r5, r3
 8018678:	ea45 5102 	orr.w	r1, r5, r2, lsl #20
 801867c:	4620      	mov	r0, r4
 801867e:	e7a5      	b.n	80185cc <__ieee754_fmod+0x48>
 8018680:	3901      	subs	r1, #1
 8018682:	005b      	lsls	r3, r3, #1
 8018684:	e7c1      	b.n	801860a <__ieee754_fmod+0x86>
 8018686:	4946      	ldr	r1, [pc, #280]	; (80187a0 <__ieee754_fmod+0x21c>)
 8018688:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 801868c:	2b00      	cmp	r3, #0
 801868e:	ddbe      	ble.n	801860e <__ieee754_fmod+0x8a>
 8018690:	3901      	subs	r1, #1
 8018692:	005b      	lsls	r3, r3, #1
 8018694:	e7fa      	b.n	801868c <__ieee754_fmod+0x108>
 8018696:	ea4f 5128 	mov.w	r1, r8, asr #20
 801869a:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 801869e:	e7b6      	b.n	801860e <__ieee754_fmod+0x8a>
 80186a0:	3a01      	subs	r2, #1
 80186a2:	005b      	lsls	r3, r3, #1
 80186a4:	e7bc      	b.n	8018620 <__ieee754_fmod+0x9c>
 80186a6:	4a3e      	ldr	r2, [pc, #248]	; (80187a0 <__ieee754_fmod+0x21c>)
 80186a8:	ea4f 23ce 	mov.w	r3, lr, lsl #11
 80186ac:	2b00      	cmp	r3, #0
 80186ae:	ddb9      	ble.n	8018624 <__ieee754_fmod+0xa0>
 80186b0:	3a01      	subs	r2, #1
 80186b2:	005b      	lsls	r3, r3, #1
 80186b4:	e7fa      	b.n	80186ac <__ieee754_fmod+0x128>
 80186b6:	ea4f 522e 	mov.w	r2, lr, asr #20
 80186ba:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80186be:	e7b1      	b.n	8018624 <__ieee754_fmod+0xa0>
 80186c0:	1a5c      	subs	r4, r3, r1
 80186c2:	2c1f      	cmp	r4, #31
 80186c4:	dc0a      	bgt.n	80186dc <__ieee754_fmod+0x158>
 80186c6:	f201 431e 	addw	r3, r1, #1054	; 0x41e
 80186ca:	fa08 f804 	lsl.w	r8, r8, r4
 80186ce:	fa2a f303 	lsr.w	r3, sl, r3
 80186d2:	ea43 0308 	orr.w	r3, r3, r8
 80186d6:	fa0a f404 	lsl.w	r4, sl, r4
 80186da:	e7aa      	b.n	8018632 <__ieee754_fmod+0xae>
 80186dc:	4b31      	ldr	r3, [pc, #196]	; (80187a4 <__ieee754_fmod+0x220>)
 80186de:	1a5b      	subs	r3, r3, r1
 80186e0:	fa0a f303 	lsl.w	r3, sl, r3
 80186e4:	2400      	movs	r4, #0
 80186e6:	e7a4      	b.n	8018632 <__ieee754_fmod+0xae>
 80186e8:	eba0 0c02 	sub.w	ip, r0, r2
 80186ec:	f1bc 0f1f 	cmp.w	ip, #31
 80186f0:	dc0a      	bgt.n	8018708 <__ieee754_fmod+0x184>
 80186f2:	f202 461e 	addw	r6, r2, #1054	; 0x41e
 80186f6:	fa0e fe0c 	lsl.w	lr, lr, ip
 80186fa:	fa27 f606 	lsr.w	r6, r7, r6
 80186fe:	ea46 060e 	orr.w	r6, r6, lr
 8018702:	fa07 fc0c 	lsl.w	ip, r7, ip
 8018706:	e79b      	b.n	8018640 <__ieee754_fmod+0xbc>
 8018708:	4e26      	ldr	r6, [pc, #152]	; (80187a4 <__ieee754_fmod+0x220>)
 801870a:	1ab6      	subs	r6, r6, r2
 801870c:	fa07 f606 	lsl.w	r6, r7, r6
 8018710:	f04f 0c00 	mov.w	ip, #0
 8018714:	e794      	b.n	8018640 <__ieee754_fmod+0xbc>
 8018716:	4564      	cmp	r4, ip
 8018718:	bf38      	it	cc
 801871a:	f100 30ff 	addcc.w	r0, r0, #4294967295
 801871e:	2800      	cmp	r0, #0
 8018720:	da05      	bge.n	801872e <__ieee754_fmod+0x1aa>
 8018722:	0fe0      	lsrs	r0, r4, #31
 8018724:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8018728:	0064      	lsls	r4, r4, #1
 801872a:	3901      	subs	r1, #1
 801872c:	e789      	b.n	8018642 <__ieee754_fmod+0xbe>
 801872e:	ea50 0307 	orrs.w	r3, r0, r7
 8018732:	f43f af5b 	beq.w	80185ec <__ieee754_fmod+0x68>
 8018736:	0ffb      	lsrs	r3, r7, #31
 8018738:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 801873c:	007c      	lsls	r4, r7, #1
 801873e:	e7f4      	b.n	801872a <__ieee754_fmod+0x1a6>
 8018740:	0fe1      	lsrs	r1, r4, #31
 8018742:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8018746:	0064      	lsls	r4, r4, #1
 8018748:	3a01      	subs	r2, #1
 801874a:	e78a      	b.n	8018662 <__ieee754_fmod+0xde>
 801874c:	1a89      	subs	r1, r1, r2
 801874e:	2914      	cmp	r1, #20
 8018750:	dc0a      	bgt.n	8018768 <__ieee754_fmod+0x1e4>
 8018752:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 8018756:	fa03 f202 	lsl.w	r2, r3, r2
 801875a:	40cc      	lsrs	r4, r1
 801875c:	4322      	orrs	r2, r4
 801875e:	410b      	asrs	r3, r1
 8018760:	ea43 0105 	orr.w	r1, r3, r5
 8018764:	4610      	mov	r0, r2
 8018766:	e731      	b.n	80185cc <__ieee754_fmod+0x48>
 8018768:	291f      	cmp	r1, #31
 801876a:	dc07      	bgt.n	801877c <__ieee754_fmod+0x1f8>
 801876c:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 8018770:	40cc      	lsrs	r4, r1
 8018772:	fa03 f202 	lsl.w	r2, r3, r2
 8018776:	4322      	orrs	r2, r4
 8018778:	462b      	mov	r3, r5
 801877a:	e7f1      	b.n	8018760 <__ieee754_fmod+0x1dc>
 801877c:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 8018780:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8018784:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 8018788:	32e2      	adds	r2, #226	; 0xe2
 801878a:	fa43 f202 	asr.w	r2, r3, r2
 801878e:	e7f3      	b.n	8018778 <__ieee754_fmod+0x1f4>
 8018790:	7fefffff 	.word	0x7fefffff
 8018794:	7ff00000 	.word	0x7ff00000
 8018798:	0801a9f0 	.word	0x0801a9f0
 801879c:	fffffbed 	.word	0xfffffbed
 80187a0:	fffffc02 	.word	0xfffffc02
 80187a4:	fffffbe2 	.word	0xfffffbe2

080187a8 <finite>:
 80187a8:	b082      	sub	sp, #8
 80187aa:	ed8d 0b00 	vstr	d0, [sp]
 80187ae:	9801      	ldr	r0, [sp, #4]
 80187b0:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80187b4:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80187b8:	0fc0      	lsrs	r0, r0, #31
 80187ba:	b002      	add	sp, #8
 80187bc:	4770      	bx	lr
	...

080187c0 <_init>:
 80187c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80187c2:	bf00      	nop
 80187c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80187c6:	bc08      	pop	{r3}
 80187c8:	469e      	mov	lr, r3
 80187ca:	4770      	bx	lr

080187cc <_fini>:
 80187cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80187ce:	bf00      	nop
 80187d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80187d2:	bc08      	pop	{r3}
 80187d4:	469e      	mov	lr, r3
 80187d6:	4770      	bx	lr
