#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar  5 16:26:30 2019
# Process ID: 10372
# Current directory: C:/Users/josed/Documents/GitHub/WMV2code/Vivado_Projects/00_FMC_TargetC_Prototype/XilinxBuild/FMC_TARGETC_Prototype.runs/impl_1
# Command line: vivado.exe -log base_zynq_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source base_zynq_wrapper.tcl -notrace
# Log file: C:/Users/josed/Documents/GitHub/WMV2code/Vivado_Projects/00_FMC_TargetC_Prototype/XilinxBuild/FMC_TARGETC_Prototype.runs/impl_1/base_zynq_wrapper.vdi
# Journal file: C:/Users/josed/Documents/GitHub/WMV2code/Vivado_Projects/00_FMC_TargetC_Prototype/XilinxBuild/FMC_TARGETC_Prototype.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source base_zynq_wrapper.tcl -notrace
Command: open_checkpoint base_zynq_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 238.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1867 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'base_zynq_i/TARGET_C_TopLevel_Sy_0/BB1' is not directly connected to top level port. Synthesis is ignored for v:/hw/bd/base_zynq/ip/base_zynq_TARGET_C_TopLevel_Sy_0_0/base_zynq_TARGET_C_TopLevel_Sy_0_0/base_zynq_TARGET_C_TopLevel_Sy_0_0.edf but preserved for implementation. [v:/hw/bd/base_zynq/ip/base_zynq_TARGET_C_TopLevel_Sy_0_0/base_zynq_TARGET_C_TopLevel_Sy_0_0/base_zynq_TARGET_C_TopLevel_Sy_0_0.edf:476078]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_zynq_i/TARGET_C_TopLevel_Sy_0/BB1' is not directly connected to top level port. Synthesis is ignored for v:/hw/bd/base_zynq/ip/base_zynq_TARGET_C_TopLevel_Sy_0_0/base_zynq_TARGET_C_TopLevel_Sy_0_0/base_zynq_TARGET_C_TopLevel_Sy_0_0.edf but preserved for implementation. [v:/hw/bd/base_zynq/ip/base_zynq_TARGET_C_TopLevel_Sy_0_0/base_zynq_TARGET_C_TopLevel_Sy_0_0/base_zynq_TARGET_C_TopLevel_Sy_0_0.edf:476079]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'base_zynq_i/TARGET_C_TopLevel_Sy_0/BB5' is not directly connected to top level port. Synthesis is ignored for v:/hw/bd/base_zynq/ip/base_zynq_TARGET_C_TopLevel_Sy_0_0/base_zynq_TARGET_C_TopLevel_Sy_0_0/base_zynq_TARGET_C_TopLevel_Sy_0_0.edf but preserved for implementation. [v:/hw/bd/base_zynq/ip/base_zynq_TARGET_C_TopLevel_Sy_0_0/base_zynq_TARGET_C_TopLevel_Sy_0_0/base_zynq_TARGET_C_TopLevel_Sy_0_0.edf:476101]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_zynq_i/TARGET_C_TopLevel_Sy_0/BB5' is not directly connected to top level port. Synthesis is ignored for v:/hw/bd/base_zynq/ip/base_zynq_TARGET_C_TopLevel_Sy_0_0/base_zynq_TARGET_C_TopLevel_Sy_0_0/base_zynq_TARGET_C_TopLevel_Sy_0_0.edf but preserved for implementation. [v:/hw/bd/base_zynq/ip/base_zynq_TARGET_C_TopLevel_Sy_0_0/base_zynq_TARGET_C_TopLevel_Sy_0_0/base_zynq_TARGET_C_TopLevel_Sy_0_0.edf:476102]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'base_zynq_i/TARGET_C_TopLevel_Sy_0/BB5' is not directly connected to top level port. Synthesis is ignored for v:/hw/bd/base_zynq/ip/base_zynq_TARGET_C_TopLevel_Sy_0_0/base_zynq_TARGET_C_TopLevel_Sy_0_0/base_zynq_TARGET_C_TopLevel_Sy_0_0.edf but preserved for implementation. [v:/hw/bd/base_zynq/ip/base_zynq_TARGET_C_TopLevel_Sy_0_0/base_zynq_TARGET_C_TopLevel_Sy_0_0/base_zynq_TARGET_C_TopLevel_Sy_0_0.edf:476103]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_zynq_i/iobuf_0/I' is not directly connected to top level port. Synthesis is ignored for v:/hw/bd/base_zynq/ip/base_zynq_iobuf_0_0/base_zynq_iobuf_0_0/base_zynq_iobuf_0_0.edf but preserved for implementation. [v:/hw/bd/base_zynq/ip/base_zynq_iobuf_0_0/base_zynq_iobuf_0_0/base_zynq_iobuf_0_0.edf:130]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_zynq_i/iobuf_0/I' is not directly connected to top level port. Synthesis is ignored for v:/hw/bd/base_zynq/ip/base_zynq_iobuf_0_0/base_zynq_iobuf_0_0/base_zynq_iobuf_0_0.edf but preserved for implementation. [v:/hw/bd/base_zynq/ip/base_zynq_iobuf_0_0/base_zynq_iobuf_0_0/base_zynq_iobuf_0_0.edf:131]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_zynq_i/iobuf_0/O' is not directly connected to top level port. Synthesis is ignored for v:/hw/bd/base_zynq/ip/base_zynq_iobuf_0_0/base_zynq_iobuf_0_0/base_zynq_iobuf_0_0.edf but preserved for implementation. [v:/hw/bd/base_zynq/ip/base_zynq_iobuf_0_0/base_zynq_iobuf_0_0/base_zynq_iobuf_0_0.edf:147]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_zynq_i/iobuf_0/T' is not directly connected to top level port. Synthesis is ignored for v:/hw/bd/base_zynq/ip/base_zynq_iobuf_0_0/base_zynq_iobuf_0_0/base_zynq_iobuf_0_0.edf but preserved for implementation. [v:/hw/bd/base_zynq/ip/base_zynq_iobuf_0_0/base_zynq_iobuf_0_0/base_zynq_iobuf_0_0.edf:154]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_zynq_i/iobuf_0/T' is not directly connected to top level port. Synthesis is ignored for v:/hw/bd/base_zynq/ip/base_zynq_iobuf_0_0/base_zynq_iobuf_0_0/base_zynq_iobuf_0_0.edf but preserved for implementation. [v:/hw/bd/base_zynq/ip/base_zynq_iobuf_0_0/base_zynq_iobuf_0_0/base_zynq_iobuf_0_0.edf:155]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_zynq_i/iobuf_1/I' is not directly connected to top level port. Synthesis is ignored for v:/hw/bd/base_zynq/ip/base_zynq_iobuf_0_1/base_zynq_iobuf_0_1/base_zynq_iobuf_0_1.edf but preserved for implementation. [v:/hw/bd/base_zynq/ip/base_zynq_iobuf_0_1/base_zynq_iobuf_0_1/base_zynq_iobuf_0_1.edf:130]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_zynq_i/iobuf_1/I' is not directly connected to top level port. Synthesis is ignored for v:/hw/bd/base_zynq/ip/base_zynq_iobuf_0_1/base_zynq_iobuf_0_1/base_zynq_iobuf_0_1.edf but preserved for implementation. [v:/hw/bd/base_zynq/ip/base_zynq_iobuf_0_1/base_zynq_iobuf_0_1/base_zynq_iobuf_0_1.edf:131]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_zynq_i/iobuf_1/O' is not directly connected to top level port. Synthesis is ignored for v:/hw/bd/base_zynq/ip/base_zynq_iobuf_0_1/base_zynq_iobuf_0_1/base_zynq_iobuf_0_1.edf but preserved for implementation. [v:/hw/bd/base_zynq/ip/base_zynq_iobuf_0_1/base_zynq_iobuf_0_1/base_zynq_iobuf_0_1.edf:147]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'base_zynq_i/iobuf_1/T' is not directly connected to top level port. Synthesis is ignored for v:/hw/bd/base_zynq/ip/base_zynq_iobuf_0_1/base_zynq_iobuf_0_1/base_zynq_iobuf_0_1.edf but preserved for implementation. [v:/hw/bd/base_zynq/ip/base_zynq_iobuf_0_1/base_zynq_iobuf_0_1/base_zynq_iobuf_0_1.edf:154]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'base_zynq_i/iobuf_1/T' is not directly connected to top level port. Synthesis is ignored for v:/hw/bd/base_zynq/ip/base_zynq_iobuf_0_1/base_zynq_iobuf_0_1/base_zynq_iobuf_0_1.edf but preserved for implementation. [v:/hw/bd/base_zynq/ip/base_zynq_iobuf_0_1/base_zynq_iobuf_0_1/base_zynq_iobuf_0_1.edf:155]
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1245.492 ; gain = 13.871
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1245.492 ; gain = 13.871
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 36 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1245.492 ; gain = 1016.313
INFO: [Memdata 28-167] Found XPM memory block base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <base_zynq_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_zynq_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force base_zynq_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC IOSR-1] IOB set reset sharing: IO DO_10 connects to flops which have these base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH8_intl[3]_i_1_n_0, and base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH1_intl[0]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO DO_11 connects to flops which have these base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH8_intl[3]_i_1_n_0, and base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH2_intl[1]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO DO_12 connects to flops which have these base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH8_intl[3]_i_1_n_0, base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH1_intl[0]_i_1_n_0, and base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH2_intl[1]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO DO_13 connects to flops which have these base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH8_intl[3]_i_1_n_0, and base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH4_intl[2]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO DO_14 connects to flops which have these base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH8_intl[3]_i_1_n_0, base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH4_intl[2]_i_1_n_0, and base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH1_intl[0]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO DO_15 connects to flops which have these base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH8_intl[3]_i_1_n_0, base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH4_intl[2]_i_1_n_0, and base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH2_intl[1]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO DO_16 connects to flops which have these base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH8_intl[3]_i_1_n_0, base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH4_intl[2]_i_1_n_0, base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH1_intl[0]_i_1_n_0, and base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH2_intl[1]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO DO_4 connects to flops which have these base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH1_intl[0]_i_1_n_0, and base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH2_intl[1]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO DO_6 connects to flops which have these base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH4_intl[2]_i_1_n_0, and base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH1_intl[0]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO DO_7 connects to flops which have these base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH4_intl[2]_i_1_n_0, and base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH2_intl[1]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC IOSR-1] IOB set reset sharing: IO DO_8 connects to flops which have these base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH4_intl[2]_i_1_n_0, base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH1_intl[0]_i_1_n_0, and base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RDAD_WL_SS/CH2_intl[1]_i_1_n_0 set/reset signals.  For optimal IOB flop packing there should be only one set/reset signal coming into the IOB.
WARNING: [DRC PDRC-153] Gated clock check: Net base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/ClockBus[CLK250MHz] is a gated clock net sourced by a combinational pin base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1/O, cell base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/ClockBus[SCLK] is a gated clock net sourced by a combinational pin base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1/O, cell base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TimeCnt_inst/ClockBus[SSTIN] is a gated clock net sourced by a combinational pin base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TimeCnt_inst/BB1_INST_0/O, cell base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TimeCnt_inst/BB1_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/reg_data_out_reg[31]_i_2_n_0 is a gated clock net sourced by a combinational pin base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/reg_data_out_reg[31]_i_2/O, cell base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/reg_data_out_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[1].DFFX/Clk is a gated clock net sourced by a combinational pin base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[1].DFFX/Q_i_1__6/O, cell base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[1].DFFX/Q_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[4].DFFX/Q_reg_0 is a gated clock net sourced by a combinational pin base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[4].DFFX/Q_i_1__85/O, cell base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[4].DFFX/Q_i_1__85. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[5].DFFX/Q_reg_0 is a gated clock net sourced by a combinational pin base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[5].DFFX/Q_i_1__84/O, cell base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[5].DFFX/Q_i_1__84. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[6].DFFX/Q_reg_0 is a gated clock net sourced by a combinational pin base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[6].DFFX/Q_i_1__83/O, cell base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[6].DFFX/Q_i_1__83. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[7].DFFX/Old_TrigInfo_copy is a gated clock net sourced by a combinational pin base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[7].DFFX/CurAddr_s[1]_i_1/O, cell base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[7].DFFX/CurAddr_s[1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[0].DFFX/Q_reg_0 is a gated clock net sourced by a combinational pin base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[0].DFFX/Q_i_1__9/O, cell base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[0].DFFX/Q_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[10].DFFX/Q_reg_0 is a gated clock net sourced by a combinational pin base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[10].DFFX/Q_i_1__4/O, cell base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[10].DFFX/Q_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[11].DFFX/Q_reg_0 is a gated clock net sourced by a combinational pin base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[11].DFFX/Q_i_1__2/O, cell base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[11].DFFX/Q_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[12].DFFX/Q_reg_0 is a gated clock net sourced by a combinational pin base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[12].DFFX/Q_i_1__11/O, cell base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[12].DFFX/Q_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[13].DFFX/Q_reg_0 is a gated clock net sourced by a combinational pin base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[13].DFFX/Q_i_1__8/O, cell base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[13].DFFX/Q_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[14].DFFX/Q_reg_0 is a gated clock net sourced by a combinational pin base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[14].DFFX/Q_i_1__5/O, cell base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[14].DFFX/Q_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[15].DFFX/E[0] is a gated clock net sourced by a combinational pin base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[15].DFFX/Q_i_1__82/O, cell base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[15].DFFX/Q_i_1__82. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[2].DFFX/Q_reg_0 is a gated clock net sourced by a combinational pin base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[2].DFFX/Q_i_1__3/O, cell base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[2].DFFX/Q_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[3].DFFX/Q_reg_0 is a gated clock net sourced by a combinational pin base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[3].DFFX/Q_i_1__1/O, cell base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[3].DFFX/Q_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[8].DFFX/Q_reg_0 is a gated clock net sourced by a combinational pin base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[8].DFFX/Q_i_1__10/O, cell base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[8].DFFX/Q_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[9].DFFX/Q_reg_0 is a gated clock net sourced by a combinational pin base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[9].DFFX/Q_i_1__7/O, cell base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[9].DFFX/Q_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/SIN_i_1 is driving clock pin of 810 cells. This could lead to large hold time violations. First few involved cells are:
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/DATA_CLKBUF/DFF_GEN[0].DFF_A/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/FIFOMANAGER/REQ_CLKBUF/DFF_GEN[0].DFF_A/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_SAMPLEMODE/DFF_GEN[0].DFF_AB/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_SAMPLEMODE/DFF_GEN[0].DFF_B/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_SSack_stm_reg[0] {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_SSack_stm_reg[1] {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_rdad_stm_reg[0] {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_rdad_stm_reg[1] {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_ss_incr_stm_reg[0] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TC_RoundBuffer_i_1 is driving clock pin of 6183 cells. This could lead to large hold time violations. First few involved cells are:
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TimeCnt_inst/cnt_reg[0] {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TimeCnt_inst/cnt_reg[10] {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TimeCnt_inst/cnt_reg[11] {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TimeCnt_inst/cnt_reg[12] {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TimeCnt_inst/cnt_reg[13] {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TimeCnt_inst/cnt_reg[14] {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TimeCnt_inst/cnt_reg[15] {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TimeCnt_inst/cnt_reg[16] {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TimeCnt_inst/cnt_reg[17] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_ClockMgmt_inst/TimeCnt_inst/BB1_INST_0 is driving clock pin of 2 cells. This could lead to large hold time violations. First few involved cells are:
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_startstorage_stm_reg[0] {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/FSM_sequential_startstorage_stm_reg[1] {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[1].DFFX/Q_i_1__6 is driving clock pin of 12 cells. This could lead to large hold time violations. First few involved cells are:
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[0].Dly_Trig/DFF_GEN[1].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[10].Dly_Trig/DFF_GEN[1].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[11].Dly_Trig/DFF_GEN[1].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[1].Dly_Trig/DFF_GEN[1].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[2].Dly_Trig/DFF_GEN[1].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[1].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[4].Dly_Trig/DFF_GEN[1].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[5].Dly_Trig/DFF_GEN[1].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[6].Dly_Trig/DFF_GEN[1].DFFX/Q_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[4].DFFX/Q_i_1__85 is driving clock pin of 12 cells. This could lead to large hold time violations. First few involved cells are:
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[0].Dly_Trig/DFF_GEN[4].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[10].Dly_Trig/DFF_GEN[4].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[11].Dly_Trig/DFF_GEN[4].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[1].Dly_Trig/DFF_GEN[4].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[2].Dly_Trig/DFF_GEN[4].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[4].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[4].Dly_Trig/DFF_GEN[4].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[5].Dly_Trig/DFF_GEN[4].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[6].Dly_Trig/DFF_GEN[4].DFFX/Q_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[5].DFFX/Q_i_1__84 is driving clock pin of 12 cells. This could lead to large hold time violations. First few involved cells are:
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[0].Dly_Trig/DFF_GEN[5].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[10].Dly_Trig/DFF_GEN[5].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[11].Dly_Trig/DFF_GEN[5].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[1].Dly_Trig/DFF_GEN[5].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[2].Dly_Trig/DFF_GEN[5].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[5].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[4].Dly_Trig/DFF_GEN[5].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[5].Dly_Trig/DFF_GEN[5].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[6].Dly_Trig/DFF_GEN[5].DFFX/Q_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[6].DFFX/Q_i_1__83 is driving clock pin of 12 cells. This could lead to large hold time violations. First few involved cells are:
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[0].Dly_Trig/DFF_GEN[6].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[10].Dly_Trig/DFF_GEN[6].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[11].Dly_Trig/DFF_GEN[6].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[1].Dly_Trig/DFF_GEN[6].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[2].Dly_Trig/DFF_GEN[6].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[6].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[4].Dly_Trig/DFF_GEN[6].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[5].Dly_Trig/DFF_GEN[6].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[6].Dly_Trig/DFF_GEN[6].DFFX/Q_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[7].DFFX/CurAddr_s[1]_i_1 is driving clock pin of 12 cells. This could lead to large hold time violations. First few involved cells are:
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[0].Dly_Trig/DFF_GEN[7].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[10].Dly_Trig/DFF_GEN[7].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[11].Dly_Trig/DFF_GEN[7].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[1].Dly_Trig/DFF_GEN[7].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[2].Dly_Trig/DFF_GEN[7].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[7].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[4].Dly_Trig/DFF_GEN[7].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[5].Dly_Trig/DFF_GEN[7].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[6].Dly_Trig/DFF_GEN[7].DFFX/Q_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[0].DFFX/Q_i_1__9 is driving clock pin of 12 cells. This could lead to large hold time violations. First few involved cells are:
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[0].Dly_Trig/DFF_GEN[0].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[10].Dly_Trig/DFF_GEN[0].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[11].Dly_Trig/DFF_GEN[0].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[1].Dly_Trig/DFF_GEN[0].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[2].Dly_Trig/DFF_GEN[0].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[0].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[4].Dly_Trig/DFF_GEN[0].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[5].Dly_Trig/DFF_GEN[0].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[6].Dly_Trig/DFF_GEN[0].DFFX/Q_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[10].DFFX/Q_i_1__4 is driving clock pin of 12 cells. This could lead to large hold time violations. First few involved cells are:
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[0].Dly_Trig/DFF_GEN[10].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[10].Dly_Trig/DFF_GEN[10].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[11].Dly_Trig/DFF_GEN[10].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[1].Dly_Trig/DFF_GEN[10].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[2].Dly_Trig/DFF_GEN[10].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[10].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[4].Dly_Trig/DFF_GEN[10].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[5].Dly_Trig/DFF_GEN[10].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[6].Dly_Trig/DFF_GEN[10].DFFX/Q_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[11].DFFX/Q_i_1__2 is driving clock pin of 12 cells. This could lead to large hold time violations. First few involved cells are:
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[0].Dly_Trig/DFF_GEN[11].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[10].Dly_Trig/DFF_GEN[11].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[11].Dly_Trig/DFF_GEN[11].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[1].Dly_Trig/DFF_GEN[11].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[2].Dly_Trig/DFF_GEN[11].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[11].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[4].Dly_Trig/DFF_GEN[11].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[5].Dly_Trig/DFF_GEN[11].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[6].Dly_Trig/DFF_GEN[11].DFFX/Q_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[12].DFFX/Q_i_1__11 is driving clock pin of 12 cells. This could lead to large hold time violations. First few involved cells are:
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[0].Dly_Trig/DFF_GEN[12].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[10].Dly_Trig/DFF_GEN[12].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[11].Dly_Trig/DFF_GEN[12].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[1].Dly_Trig/DFF_GEN[12].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[2].Dly_Trig/DFF_GEN[12].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[12].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[4].Dly_Trig/DFF_GEN[12].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[5].Dly_Trig/DFF_GEN[12].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[6].Dly_Trig/DFF_GEN[12].DFFX/Q_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[13].DFFX/Q_i_1__8 is driving clock pin of 12 cells. This could lead to large hold time violations. First few involved cells are:
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[0].Dly_Trig/DFF_GEN[13].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[10].Dly_Trig/DFF_GEN[13].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[11].Dly_Trig/DFF_GEN[13].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[1].Dly_Trig/DFF_GEN[13].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[2].Dly_Trig/DFF_GEN[13].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[13].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[4].Dly_Trig/DFF_GEN[13].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[5].Dly_Trig/DFF_GEN[13].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[6].Dly_Trig/DFF_GEN[13].DFFX/Q_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[14].DFFX/Q_i_1__5 is driving clock pin of 12 cells. This could lead to large hold time violations. First few involved cells are:
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[0].Dly_Trig/DFF_GEN[14].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[10].Dly_Trig/DFF_GEN[14].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[11].Dly_Trig/DFF_GEN[14].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[1].Dly_Trig/DFF_GEN[14].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[2].Dly_Trig/DFF_GEN[14].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[14].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[4].Dly_Trig/DFF_GEN[14].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[5].Dly_Trig/DFF_GEN[14].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[6].Dly_Trig/DFF_GEN[14].DFFX/Q_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[15].DFFX/Q_i_1__82 is driving clock pin of 12 cells. This could lead to large hold time violations. First few involved cells are:
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[0].Dly_Trig/DFF_GEN[15].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[10].Dly_Trig/DFF_GEN[15].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[11].Dly_Trig/DFF_GEN[15].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[1].Dly_Trig/DFF_GEN[15].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[2].Dly_Trig/DFF_GEN[15].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[15].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[4].Dly_Trig/DFF_GEN[15].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[5].Dly_Trig/DFF_GEN[15].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[6].Dly_Trig/DFF_GEN[15].DFFX/Q_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[2].DFFX/Q_i_1__3 is driving clock pin of 12 cells. This could lead to large hold time violations. First few involved cells are:
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[0].Dly_Trig/DFF_GEN[2].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[10].Dly_Trig/DFF_GEN[2].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[11].Dly_Trig/DFF_GEN[2].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[1].Dly_Trig/DFF_GEN[2].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[2].Dly_Trig/DFF_GEN[2].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[2].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[4].Dly_Trig/DFF_GEN[2].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[5].Dly_Trig/DFF_GEN[2].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[6].Dly_Trig/DFF_GEN[2].DFFX/Q_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[3].DFFX/Q_i_1__1 is driving clock pin of 12 cells. This could lead to large hold time violations. First few involved cells are:
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[0].Dly_Trig/DFF_GEN[3].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[10].Dly_Trig/DFF_GEN[3].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[11].Dly_Trig/DFF_GEN[3].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[1].Dly_Trig/DFF_GEN[3].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[2].Dly_Trig/DFF_GEN[3].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[3].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[4].Dly_Trig/DFF_GEN[3].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[5].Dly_Trig/DFF_GEN[3].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[6].Dly_Trig/DFF_GEN[3].DFFX/Q_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[8].DFFX/Q_i_1__10 is driving clock pin of 12 cells. This could lead to large hold time violations. First few involved cells are:
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[0].Dly_Trig/DFF_GEN[8].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[10].Dly_Trig/DFF_GEN[8].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[11].Dly_Trig/DFF_GEN[8].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[1].Dly_Trig/DFF_GEN[8].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[2].Dly_Trig/DFF_GEN[8].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[8].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[4].Dly_Trig/DFF_GEN[8].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[5].Dly_Trig/DFF_GEN[8].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[6].Dly_Trig/DFF_GEN[8].DFFX/Q_reg {FDCE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[7].Dly_Trig/DFF_GEN[9].DFFX/Q_i_1__7 is driving clock pin of 12 cells. This could lead to large hold time violations. First few involved cells are:
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[0].Dly_Trig/DFF_GEN[9].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[10].Dly_Trig/DFF_GEN[9].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[11].Dly_Trig/DFF_GEN[9].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[1].Dly_Trig/DFF_GEN[9].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[2].Dly_Trig/DFF_GEN[9].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[3].Dly_Trig/DFF_GEN[9].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[4].Dly_Trig/DFF_GEN[9].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[5].Dly_Trig/DFF_GEN[9].DFFX/Q_reg {FDCE}
    base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/GEN_DLY_TRIG[6].Dly_Trig/DFF_GEN[9].DFFX/Q_reg {FDCE}
WARNING: [DRC RTSTAT-10] No routable loads: 79 net(s) have no routable loads. The problem bus(es) and/or net(s) are base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Empty, base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/CtrlBus_OxMS[RDAD], base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/CtrlBus_OxMS[TC_BUS][12], base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/CtrlBus_OxMS[TC_BUS][13], base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/Ctrl_OldAddr_intl[7:0], base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_RoundBuffer/CurWindowCnt[7:0], base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[20].DFF_B/O2[0], base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[22].DFF_B/O2[0], base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[27].DFF_B/O2[0], base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[29].DFF_B/O2[0], base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[28].DFF_B/O2[0], base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[21].DFF_B/O2[0], base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[19].DFF_B/O2[0], base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[16].DFF_B/O2[0], base_zynq_i/TARGET_C_TopLevel_Sy_0/U0/TC_Control_inst/BUF_FSTWINDOWS/DFF_GEN[17].DFF_B/O2[0]... and (the first 15 of 44 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 51 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./base_zynq_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Users/josed/Documents/GitHub/WMV2code/Vivado_Projects/00_FMC_TargetC_Prototype/XilinxBuild/FMC_TARGETC_Prototype.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Mar  5 16:27:42 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1759.754 ; gain = 514.262
INFO: [Common 17-206] Exiting Vivado at Tue Mar  5 16:27:42 2019...
