# 0 "/home/sinis/zephyrproject/zephyr/misc/empty_file.c"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "/home/sinis/zephyrproject/zephyr/boards/sinis/mdbt50_db_33/raytac_mdbt50_db_33_nrf52833.dts" 1





/dts-v1/;
# 1 "/home/sinis/zephyrproject/zephyr/dts/arm/nordic/nrf52833_qiaa.dtsi" 1 3 4






# 1 "/home/sinis/zephyrproject/zephyr/dts/common/mem.h" 1 3 4
# 8 "/home/sinis/zephyrproject/zephyr/dts/arm/nordic/nrf52833_qiaa.dtsi" 2 3 4
# 1 "/home/sinis/zephyrproject/zephyr/dts/arm/nordic/nrf52833.dtsi" 1 3 4






# 1 "/home/sinis/zephyrproject/zephyr/dts/arm/armv7-m.dtsi" 1 3 4


# 1 "/home/sinis/zephyrproject/zephyr/dts/common/skeleton.dtsi" 1 3 4
# 9 "/home/sinis/zephyrproject/zephyr/dts/common/skeleton.dtsi" 3 4
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
};
# 4 "/home/sinis/zephyrproject/zephyr/dts/arm/armv7-m.dtsi" 2 3 4

/ {
 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&nvic>;
  ranges;

  nvic: interrupt-controller@e000e100 {
   #address-cells = <1>;
   compatible = "arm,v7m-nvic";
   reg = <0xe000e100 0xc00>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  systick: timer@e000e010 {
   compatible = "arm,armv7m-systick";
   reg = <0xe000e010 0x10>;
  };
 };
};
# 8 "/home/sinis/zephyrproject/zephyr/dts/arm/nordic/nrf52833.dtsi" 2 3 4
# 1 "/home/sinis/zephyrproject/zephyr/dts/common/nordic/nrf_common.dtsi" 1 3 4






# 1 "/home/sinis/zephyrproject/zephyr/include/zephyr/dt-bindings/adc/adc.h" 1 3 4
# 9 "/home/sinis/zephyrproject/zephyr/include/zephyr/dt-bindings/adc/adc.h" 3 4
# 1 "/home/sinis/zephyrproject/zephyr/include/zephyr/dt-bindings/dt-util.h" 1 3 4
# 19 "/home/sinis/zephyrproject/zephyr/include/zephyr/dt-bindings/dt-util.h" 3 4
# 1 "/home/sinis/zephyrproject/zephyr/include/zephyr/sys/util_macro.h" 1 3 4
# 34 "/home/sinis/zephyrproject/zephyr/include/zephyr/sys/util_macro.h" 3 4
# 1 "/home/sinis/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 1 3 4
# 18 "/home/sinis/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "/home/sinis/zephyrproject/zephyr/include/zephyr/sys/util_loops.h" 1 3 4
# 1083 "/home/sinis/zephyrproject/zephyr/include/zephyr/sys/util_loops.h" 3 4
# 1 "/home/sinis/zephyrproject/zephyr/include/zephyr/sys/util_listify.h" 1 3 4
# 1084 "/home/sinis/zephyrproject/zephyr/include/zephyr/sys/util_loops.h" 2 3 4
# 19 "/home/sinis/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 162 "/home/sinis/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "/home/sinis/zephyrproject/zephyr/include/zephyr/sys/util_internal_is_eq.h" 1 3 4
# 163 "/home/sinis/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 193 "/home/sinis/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "/home/sinis/zephyrproject/zephyr/include/zephyr/sys/util_internal_util_inc.h" 1 3 4
# 194 "/home/sinis/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 2 3 4


# 1 "/home/sinis/zephyrproject/zephyr/include/zephyr/sys/util_internal_util_dec.h" 1 3 4
# 197 "/home/sinis/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 2 3 4


# 1 "/home/sinis/zephyrproject/zephyr/include/zephyr/sys/util_internal_util_x2.h" 1 3 4
# 200 "/home/sinis/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 35 "/home/sinis/zephyrproject/zephyr/include/zephyr/sys/util_macro.h" 2 3 4
# 20 "/home/sinis/zephyrproject/zephyr/include/zephyr/dt-bindings/dt-util.h" 2 3 4
# 10 "/home/sinis/zephyrproject/zephyr/include/zephyr/dt-bindings/adc/adc.h" 2 3 4
# 8 "/home/sinis/zephyrproject/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4
# 1 "/home/sinis/zephyrproject/zephyr/include/zephyr/dt-bindings/gpio/gpio.h" 1 3 4
# 9 "/home/sinis/zephyrproject/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4
# 1 "/home/sinis/zephyrproject/zephyr/include/zephyr/dt-bindings/i2c/i2c.h" 1 3 4
# 10 "/home/sinis/zephyrproject/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4
# 1 "/home/sinis/zephyrproject/zephyr/include/zephyr/dt-bindings/input/input-event-codes.h" 1 3 4
# 11 "/home/sinis/zephyrproject/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4
# 1 "/home/sinis/zephyrproject/zephyr/include/zephyr/dt-bindings/pinctrl/nrf-pinctrl.h" 1 3 4
# 12 "/home/sinis/zephyrproject/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4
# 1 "/home/sinis/zephyrproject/zephyr/include/zephyr/dt-bindings/pwm/pwm.h" 1 3 4
# 13 "/home/sinis/zephyrproject/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4

# 1 "/home/sinis/zephyrproject/zephyr/dts/common/freq.h" 1 3 4
# 15 "/home/sinis/zephyrproject/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4
# 1 "/home/sinis/zephyrproject/zephyr/dts/arm/nordic/override.dtsi" 1 3 4
# 16 "/home/sinis/zephyrproject/zephyr/dts/common/nordic/nrf_common.dtsi" 2 3 4
# 24 "/home/sinis/zephyrproject/zephyr/dts/common/nordic/nrf_common.dtsi" 3 4
/ {
 pinctrl: pin-controller {




  compatible = "nordic,nrf-pinctrl";
 };

 rng_hci: entropy_bt_hci {
  compatible = "zephyr,bt-hci-entropy";
  status = "okay";
 };

 sw_pwm: sw-pwm {
  compatible = "nordic,nrf-sw-pwm";
  status = "disabled";
  generator = <&timer1>;
  clock-prescaler = <0>;
  #pwm-cells = <3>;
 };
};
# 9 "/home/sinis/zephyrproject/zephyr/dts/arm/nordic/nrf52833.dtsi" 2 3 4
# 1 "/home/sinis/zephyrproject/zephyr/include/zephyr/dt-bindings/adc/nrf-saadc-v3.h" 1 3 4
# 10 "/home/sinis/zephyrproject/zephyr/include/zephyr/dt-bindings/adc/nrf-saadc-v3.h" 3 4
# 1 "/home/sinis/zephyrproject/zephyr/include/zephyr/dt-bindings/adc/nrf-saadc-v2.h" 1 3 4
# 10 "/home/sinis/zephyrproject/zephyr/include/zephyr/dt-bindings/adc/nrf-saadc-v2.h" 3 4
# 1 "/home/sinis/zephyrproject/zephyr/include/zephyr/dt-bindings/adc/nrf-saadc.h" 1 3 4
# 11 "/home/sinis/zephyrproject/zephyr/include/zephyr/dt-bindings/adc/nrf-saadc-v2.h" 2 3 4
# 11 "/home/sinis/zephyrproject/zephyr/include/zephyr/dt-bindings/adc/nrf-saadc-v3.h" 2 3 4
# 10 "/home/sinis/zephyrproject/zephyr/dts/arm/nordic/nrf52833.dtsi" 2 3 4
# 1 "/home/sinis/zephyrproject/zephyr/include/zephyr/dt-bindings/regulator/nrf5x.h" 1 3 4
# 11 "/home/sinis/zephyrproject/zephyr/dts/arm/nordic/nrf52833.dtsi" 2 3 4

/ {
 chosen {
  zephyr,bt-hci = &bt_hci_controller;
  zephyr,entropy = &rng;
  zephyr,flash-controller = &flash_controller;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-m4f";
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <1>;

   itm: itm@e0000000 {
    compatible = "arm,armv7m-itm";
    reg = <0xe0000000 0x1000>;
    swo-ref-frequency = <32000000>;
   };
  };
 };

 soc {
  ficr: ficr@10000000 {
   compatible = "nordic,nrf-ficr";
   reg = <0x10000000 0x1000>;
   #nordic,ficr-cells = <1>;
   status = "okay";
  };

  uicr: uicr@10001000 {
   compatible = "nordic,nrf-uicr";
   reg = <0x10001000 0x1000>;
   status = "okay";
  };

  sram0: memory@20000000 {
   compatible = "mmio-sram";
  };

  clock: clock@40000000 {
   compatible = "nordic,nrf-clock";
   reg = <0x40000000 0x1000>;
   interrupts = <0 1>;
   status = "okay";
  };

  power: power@40000000 {
   compatible = "nordic,nrf-power";
   reg = <0x40000000 0x1000>;
   interrupts = <0 1>;
   status = "okay";
   #address-cells = <1>;
   #size-cells = <1>;

   gpregret1: gpregret1@4000051c {
    #address-cells = <1>;
    #size-cells = <1>;
    compatible = "nordic,nrf-gpregret";
    reg = <0x4000051c 0x1>;
    status = "okay";
   };

   gpregret2: gpregret2@40000520 {
    #address-cells = <1>;
    #size-cells = <1>;
    compatible = "nordic,nrf-gpregret";
    reg = <0x40000520 0x1>;
    status = "okay";
   };

   reg1: regulator@40000578 {
    compatible = "nordic,nrf5x-regulator";
    reg = <0x40000578 0x1>;
    regulator-name = "REG1";
    regulator-initial-mode = <0>;
   };

   reg0: regulator@40000580 {
    compatible = "nordic,nrf52x-regulator-hv";
    reg = <0x40000580 0x1>;
    regulator-name = "REG0";
    status = "disabled";
   };
  };

  radio: radio@40001000 {
   compatible = "nordic,nrf-radio";
   reg = <0x40001000 0x1000>;
   interrupts = <1 1>;
   status = "okay";
   dfe-supported;
   ieee802154-supported;
   ble-2mbps-supported;
   ble-coded-phy-supported;
   tx-high-power-supported;

   ieee802154: ieee802154 {
    compatible = "nordic,nrf-ieee802154";
    status = "disabled";
   };




   bt_hci_controller: bt_hci_controller {
    compatible = "zephyr,bt-hci-ll-sw-split";
    status = "okay";
   };
  };

  uart0: uart@40002000 {


   compatible = "nordic,nrf-uarte";
   reg = <0x40002000 0x1000>;
   interrupts = <2 1>;
   status = "disabled";
  };

  i2c0: i2c@40003000 {







   compatible = "nordic,nrf-twim";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40003000 0x1000>;
   interrupts = <3 1>;
   easydma-maxcnt-bits = <16>;
   status = "disabled";
   zephyr,pm-device-runtime-auto;
  };

  spi0: spi@40003000 {







   compatible = "nordic,nrf-spim";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40003000 0x1000>;
   interrupts = <3 1>;
   max-frequency = <(((8) * 1000) * 1000)>;
   easydma-maxcnt-bits = <16>;
   status = "disabled";
  };

  i2c1: i2c@40004000 {







   compatible = "nordic,nrf-twim";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40004000 0x1000>;
   interrupts = <4 1>;
   easydma-maxcnt-bits = <16>;
   status = "disabled";
   zephyr,pm-device-runtime-auto;
  };

  spi1: spi@40004000 {







   compatible = "nordic,nrf-spim";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40004000 0x1000>;
   interrupts = <4 1>;
   max-frequency = <(((8) * 1000) * 1000)>;
   easydma-maxcnt-bits = <16>;
   status = "disabled";
  };

  nfct: nfct@40005000 {
   compatible = "nordic,nrf-nfct";
   reg = <0x40005000 0x1000>;
   interrupts = <5 1>;
   status = "disabled";
  };

  gpiote: gpiote0: gpiote@40006000 {
   compatible = "nordic,nrf-gpiote";
   reg = <0x40006000 0x1000>;
   interrupts = <6 5>;
   status = "disabled";
   instance = <0>;
  };

  adc: adc@40007000 {
   compatible = "nordic,nrf-saadc";
   reg = <0x40007000 0x1000>;
   interrupts = <7 1>;
   status = "disabled";
   #io-channel-cells = <1>;
   zephyr,pm-device-runtime-auto;
  };

  timer0: timer@40008000 {
   compatible = "nordic,nrf-timer";
   status = "disabled";
   reg = <0x40008000 0x1000>;
   cc-num = <4>;
   max-bit-width = <32>;
   interrupts = <8 1>;
   prescaler = <0>;
  };

  timer1: timer@40009000 {
   compatible = "nordic,nrf-timer";
   status = "disabled";
   reg = <0x40009000 0x1000>;
   cc-num = <4>;
   max-bit-width = <32>;
   interrupts = <9 1>;
   prescaler = <0>;
  };

  timer2: timer@4000a000 {
   compatible = "nordic,nrf-timer";
   status = "disabled";
   reg = <0x4000a000 0x1000>;
   cc-num = <4>;
   max-bit-width = <32>;
   interrupts = <10 1>;
   prescaler = <0>;
  };

  rtc0: rtc@4000b000 {
   compatible = "nordic,nrf-rtc";
   reg = <0x4000b000 0x1000>;
   cc-num = <3>;
   interrupts = <11 1>;
   status = "disabled";
   clock-frequency = <32768>;
   prescaler = <1>;
  };

  temp: temp@4000c000 {
   compatible = "nordic,nrf-temp";
   reg = <0x4000c000 0x1000>;
   interrupts = <12 1>;
   status = "okay";
  };

  rng: random@4000d000 {
   compatible = "nordic,nrf-rng";
   reg = <0x4000d000 0x1000>;
   interrupts = <13 1>;
   status = "okay";
  };

  ecb: ecb@4000e000 {
   compatible = "nordic,nrf-ecb";
   reg = <0x4000e000 0x1000>;
   interrupts = <14 1>;
   status = "okay";
  };

  ccm: ccm@4000f000 {
   compatible = "nordic,nrf-ccm";
   reg = <0x4000f000 0x1000>;
   interrupts = <15 1>;
   length-field-length-8-bits;
   headermask-supported;
   status = "okay";
  };

  wdt: wdt0: watchdog@40010000 {
   compatible = "nordic,nrf-wdt";
   reg = <0x40010000 0x1000>;
   interrupts = <16 1>;
   status = "okay";
  };

  rtc1: rtc@40011000 {
   compatible = "nordic,nrf-rtc";
   reg = <0x40011000 0x1000>;
   cc-num = <4>;
   interrupts = <17 1>;
   status = "disabled";
   clock-frequency = <32768>;
   prescaler = <1>;
  };

  qdec: qdec0: qdec@40012000 {
   compatible = "nordic,nrf-qdec";
   reg = <0x40012000 0x1000>;
   interrupts = <18 1>;
   status = "disabled";
  };

  comp: comparator@40013000 {




   compatible = "nordic,nrf-comp";
   reg = <0x40013000 0x1000>;
   interrupts = <19 1>;
   status = "disabled";
  };

  egu0: swi0: egu@40014000 {
   compatible = "nordic,nrf-egu", "nordic,nrf-swi";
   reg = <0x40014000 0x1000>;
   interrupts = <20 1>;
   status = "okay";
  };

  egu1: swi1: egu@40015000 {
   compatible = "nordic,nrf-egu", "nordic,nrf-swi";
   reg = <0x40015000 0x1000>;
   interrupts = <21 1>;
   status = "okay";
  };

  egu2: swi2: egu@40016000 {
   compatible = "nordic,nrf-egu", "nordic,nrf-swi";
   reg = <0x40016000 0x1000>;
   interrupts = <22 1>;
   status = "okay";
  };

  egu3: swi3: egu@40017000 {
   compatible = "nordic,nrf-egu", "nordic,nrf-swi";
   reg = <0x40017000 0x1000>;
   interrupts = <23 1>;
   status = "okay";
  };

  egu4: swi4: egu@40018000 {
   compatible = "nordic,nrf-egu", "nordic,nrf-swi";
   reg = <0x40018000 0x1000>;
   interrupts = <24 1>;
   status = "okay";
  };

  egu5: swi5: egu@40019000 {
   compatible = "nordic,nrf-egu", "nordic,nrf-swi";
   reg = <0x40019000 0x1000>;
   interrupts = <25 1>;
   status = "okay";
  };

  timer3: timer@4001a000 {
   compatible = "nordic,nrf-timer";
   status = "disabled";
   reg = <0x4001a000 0x1000>;
   cc-num = <6>;
   max-bit-width = <32>;
   interrupts = <26 1>;
   prescaler = <0>;
  };

  timer4: timer@4001b000 {
   compatible = "nordic,nrf-timer";
   status = "disabled";
   reg = <0x4001b000 0x1000>;
   cc-num = <6>;
   max-bit-width = <32>;
   interrupts = <27 1>;
   prescaler = <0>;
  };

  pwm0: pwm@4001c000 {
   compatible = "nordic,nrf-pwm";
   reg = <0x4001c000 0x1000>;
   interrupts = <28 1>;
   status = "disabled";
   #pwm-cells = <3>;
  };

  pdm0: pdm@4001d000 {
   compatible = "nordic,nrf-pdm";
   reg = <0x4001d000 0x1000>;
   interrupts = <29 1>;
   status = "disabled";
  };

  acl: acl@4001e000 {
   compatible = "nordic,nrf-acl";
   reg = <0x4001e000 0x1000>;
   status = "okay";
  };

  flash_controller: flash-controller@4001e000 {
   compatible = "nordic,nrf52-flash-controller";
   reg = <0x4001e000 0x1000>;
   partial-erase;

   #address-cells = <1>;
   #size-cells = <1>;


   flash0: flash@0 {
    compatible = "soc-nv-flash";
    erase-block-size = <4096>;
    write-block-size = <4>;
   };
  };

  ppi: ppi@4001f000 {
   compatible = "nordic,nrf-ppi";
   reg = <0x4001f000 0x1000>;
   status = "okay";
  };

  mwu: mwu@40020000 {
   compatible = "nordic,nrf-mwu";
   reg = <0x40020000 0x1000>;
   status = "okay";
  };

  pwm1: pwm@40021000 {
   compatible = "nordic,nrf-pwm";
   reg = <0x40021000 0x1000>;
   interrupts = <33 1>;
   status = "disabled";
   #pwm-cells = <3>;
  };

  pwm2: pwm@40022000 {
   compatible = "nordic,nrf-pwm";
   reg = <0x40022000 0x1000>;
   interrupts = <34 1>;
   status = "disabled";
   #pwm-cells = <3>;
  };

  spi2: spi@40023000 {







   compatible = "nordic,nrf-spim";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40023000 0x1000>;
   interrupts = <35 1>;
   max-frequency = <(((8) * 1000) * 1000)>;
   easydma-maxcnt-bits = <16>;
   status = "disabled";
  };

  rtc2: rtc@40024000 {
   compatible = "nordic,nrf-rtc";
   reg = <0x40024000 0x1000>;
   cc-num = <4>;
   interrupts = <36 1>;
   status = "disabled";
   clock-frequency = <32768>;
   prescaler = <1>;
  };

  i2s0: i2s@40025000 {
   compatible = "nordic,nrf-i2s";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40025000 0x1000>;
   interrupts = <37 1>;
   status = "disabled";
  };

  usbd: usbd@40027000 {
   compatible = "nordic,nrf-usbd";
   reg = <0x40027000 0x1000>;
   interrupts = <39 1>;
   num-bidir-endpoints = <1>;
   num-in-endpoints = <7>;
   num-out-endpoints = <7>;
   num-isoin-endpoints = <1>;
   num-isoout-endpoints = <1>;
   status = "disabled";
  };

  uart1: uart@40028000 {
   compatible = "nordic,nrf-uarte";
   reg = <0x40028000 0x1000>;
   interrupts = <40 1>;
   status = "disabled";
  };

  pwm3: pwm@4002d000 {
   compatible = "nordic,nrf-pwm";
   reg = <0x4002d000 0x1000>;
   interrupts = <45 1>;
   status = "disabled";
   #pwm-cells = <3>;
  };

  spi3: spi@4002f000 {
   compatible = "nordic,nrf-spim";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x4002f000 0x1000>;
   interrupts = <47 1>;
   max-frequency = <(((32) * 1000) * 1000)>;
   easydma-maxcnt-bits = <16>;
   rx-delay-supported;
   rx-delay = <2>;
   status = "disabled";
  };

  gpio0: gpio@50000000 {
   compatible = "nordic,nrf-gpio";
   gpio-controller;
   reg = <0x50000000 0x200
          0x50000500 0x300>;
   #gpio-cells = <2>;
   status = "disabled";
   port = <0>;
   gpiote-instance = <&gpiote>;
  };

  gpio1: gpio@50000300 {
   compatible = "nordic,nrf-gpio";
   gpio-controller;
   reg = <0x50000300 0x200
          0x50000800 0x300>;
   #gpio-cells = <2>;
   ngpios = <10>;
   status = "disabled";
   port = <1>;
   gpiote-instance = <&gpiote>;
  };
 };
};

&nvic {
 arm,num-irq-priority-bits = <3>;
};

&systick {

 status = "disabled";
};
# 9 "/home/sinis/zephyrproject/zephyr/dts/arm/nordic/nrf52833_qiaa.dtsi" 2 3 4

&flash0 {
 reg = <0x00000000 ((512) * 1024)>;
};

&sram0 {
 reg = <0x20000000 ((128) * 1024)>;
};

/ {
 soc {
  compatible = "nordic,nrf52833-qiaa", "nordic,nrf52833",
        "nordic,nrf52", "simple-bus";
 };
};
# 8 "/home/sinis/zephyrproject/zephyr/boards/sinis/mdbt50_db_33/raytac_mdbt50_db_33_nrf52833.dts" 2
# 1 "/home/sinis/zephyrproject/zephyr/boards/sinis/mdbt50_db_33/raytac_mdbt50_db_33_nrf52833-pinctrl.dtsi" 1





&pinctrl {
    uart0_default: uart0_default {
        group1 {
            psels = <((((((0) * 32U) + (3)) & 0x1FFU) << 0U) | ((0U & 0xFFU) << 24U))>;
        };
        group2 {
            psels = <((((((0) * 32U) + (2)) & 0x1FFU) << 0U) | ((1U & 0xFFU) << 24U))>;
            bias-pull-up;
        };
    };

    uart0_sleep: uart0_sleep {
        group1 {
            psels = <((((((0) * 32U) + (3)) & 0x1FFU) << 0U) | ((0U & 0xFFU) << 24U))>,
                  <((((((0) * 32U) + (2)) & 0x1FFU) << 0U) | ((1U & 0xFFU) << 24U))>;
            low-power-enable;
        };
    };

    i2c1_default: i2c1_default {
        group1 {
            psels = <((((((0) * 32U) + (30)) & 0x1FFU) << 0U) | ((12U & 0xFFU) << 24U))>,
                  <((((((0) * 32U) + (31)) & 0x1FFU) << 0U) | ((11U & 0xFFU) << 24U))>;
        };
    };

    i2c1_sleep: i2c1_sleep {
        group1 {
            psels = <((((((0) * 32U) + (30)) & 0x1FFU) << 0U) | ((12U & 0xFFU) << 24U))>,
                  <((((((0) * 32U) + (31)) & 0x1FFU) << 0U) | ((11U & 0xFFU) << 24U))>;
            low-power-enable;
        };
    };

    pwm0_default: pwm0_default {
        group1 {
            psels = <((((((0) * 32U) + (25)) & 0x1FFU) << 0U) | ((22U & 0xFFU) << 24U))>;
            nordic,invert;
        };
    };

    pwm0_sleep: pwm0_sleep {
        group1 {
            psels = <((((((0) * 32U) + (25)) & 0x1FFU) << 0U) | ((22U & 0xFFU) << 24U))>;
            low-power-enable;
        };
    };

    spi0_default: spi0_default {
        group1 {
            psels = <((((((0) * 32U) + (4)) & 0x1FFU) << 0U) | ((4U & 0xFFU) << 24U))>,
                    <((((((1) * 32U) + (9)) & 0x1FFU) << 0U) | ((5U & 0xFFU) << 24U))>,
                    <((((((0) * 32U) + (11)) & 0x1FFU) << 0U) | ((6U & 0xFFU) << 24U))>;
        };
    };

    spi0_sleep: spi0_sleep {
        group1 {
            psels = <((((((0) * 32U) + (4)) & 0x1FFU) << 0U) | ((4U & 0xFFU) << 24U))>,
                    <((((((1) * 32U) + (9)) & 0x1FFU) << 0U) | ((5U & 0xFFU) << 24U))>,
                    <((((((0) * 32U) + (11)) & 0x1FFU) << 0U) | ((6U & 0xFFU) << 24U))>;
            low-power-enable;
        };
    };
};
# 9 "/home/sinis/zephyrproject/zephyr/boards/sinis/mdbt50_db_33/raytac_mdbt50_db_33_nrf52833.dts" 2


/ {
    model = "Raytac MDBT50-DB-33 nRF52833";
    compatible = "raytac,raytac-mdbt50-db-33-nrf52833";

    chosen {
        zephyr,console = &cdc_acm_uart0;
        zephyr,udc = &usbd;
        zephyr,sram = &sram0;
        zephyr,flash = &flash0;
        zephyr,code-partition = &slot0_partition;
    };

    leds {
        compatible = "gpio-leds";
        led0: led_0 {
            gpios = <&gpio0 10 (1 << 0)>;
            label = "Green LED 0";
        };
        led1: led_1 {
            gpios = <&gpio0 9 (1 << 0)>;
            label = "Red LED 1";
        };
    };

    pwmleds {
        compatible = "pwm-leds";
        pwm_led0: pwm_led_0 {
            pwms = <&pwm0 0 (((20) * 1000UL) * 1000UL) (1 << 0)>;
        };
    };

    buttons {
        compatible = "gpio-keys";
        button0: button_0 {
            gpios = <&gpio0 17 ((1 << 4) | (1 << 0))>;
            label = "Push button switch 0";
            zephyr,code = <11>;
        };
    };

    aliases {
        led0 = &led0;
        led1 = &led1;
        spi-0 = &spi0;
        pwm-led0 = &pwm_led0;
        sw0 = &button0;
        bootloader-led0 = &led0;
        mcuboot-button0 = &button0;
        mcuboot-led0 = &led0;
        watchdog0 = &wdt0;
    };

    regulators {
        regulator-initial-mode = <1>;
    };
};

&adc {
    status = "okay";
};

&uicr {
    gpio-as-nreset;
};

&gpiote {
    status = "okay";
};

&gpio0 {
    status = "okay";
};

&gpio1 {
    status = "okay";
};

&uart0 {
    compatible = "nordic,nrf-uarte";
    status = "disabled";
};

&i2c1 {
    compatible = "nordic,nrf-twi";
    status = "okay";
    pinctrl-0 = <&i2c1_default>;
    pinctrl-1 = <&i2c1_sleep>;
    pinctrl-names = "default", "sleep";
};

&pwm0 {
    status = "okay";
    pinctrl-0 = <&pwm0_default>;
    pinctrl-1 = <&pwm0_sleep>;
    pinctrl-names = "default", "sleep";
};

&spi0 {
    compatible = "nordic,nrf-spi";
    status = "okay";
    label = "SPI_0";
    pinctrl-0 = <&spi0_default>;
    pinctrl-1 = <&spi0_sleep>;
    pinctrl-names = "default", "sleep";
    cs-gpios = <&gpio0 5 (1 << 0)>;
    dwm3000: dwm3000@0 {
        compatible = "qorvo,dwm3000";
        reg = <0>;
        spi-max-frequency = <8000000>;
        dwm_wakeup_gpios = <&gpio0 17 (0 << 0)>;
        dwm_irq_gpios = <&gpio0 3 (0 << 0)>;
        dwm_reset_gpios = <&gpio0 18 (0 << 0)>;
        dwm_rx_led_gpios = <&gpio0 6 (1 << 0)>;
        dwm_tx_led_gpios = <&gpio0 7 (1 << 0)>;
        dwm_spi_pol_gpios = <&gpio0 13 (1 << 0)>;
        dwm_spi_pha_gpios = <&gpio0 14 (1 << 0)>;
    };
};

&radio {
    status = "okay";
};

&flash0 {
    partitions {
        compatible = "fixed-partitions";
        #address-cells = <1>;
        #size-cells = <1>;

        boot_partition: partition@0 {
            label = "mcuboot";
            reg = <0x0 0xc000>;
        };
        slot0_partition: partition@c000 {
            label = "image-0";
            reg = <0xc000 0x37000>;
        };
        slot1_partition: partition@43000 {
            label = "image-1";
            reg = <0x43000 0x37000>;
        };
        storage_partition: partition@7a000 {
            label = "storage";
            reg = <0x7a000 0x6000>;
        };
    };
};

zephyr_udc0: &usbd {
    compatible = "nordic,nrf-usbd";
    status = "okay";
    cdc_acm_uart0: cdc_acm_uart0 {
        compatible = "zephyr,cdc-acm-uart";
    };
};
# 0 "<command-line>" 2
# 1 "/home/sinis/zephyrproject/zephyr/misc/empty_file.c"
