的方向邁進。未來我們將持續與國家太空中心合作，結合中科院、
漢翔公司及國內研究機構，進一步發展先進的太空電子系統。 
台灣自主研製之太空電腦 ACOP 的所有規格、設計報告及測
試報告如附檔。  
  
Contents 
 
1. ACOP Introduction/ 
2. Board Computer (JSBC) 
3. Data Storage Board(JBU) 
4. Housekeeping Board (HK) 
5. DC-DC Converter Boards (DC-DC1, DC-DC2) 
6. Serial Communication Board (SC) 
7. GPS Board (GPS) 
8. Attitude Control System Board (ACS ) 
9. Telemetry / Telecommand Board (TM/TC) 
10. Testing 
 
  1-2
 
 
Fig.  1-1  ACOP block diagram 
  2-4
2  Board Computer(JSBC) 
2-1 JSBC Block Diagrams  
Processor
 IBM MPC750 -PID8p
@400MHz
Northbridge
 IBM CPC700
SDRAM Memory
32M x72
(64 bits data+8ECC )
CPCI Connector (32-bit/33Mhz PCI Bus)
System
Clock
System
Supervisory
MAX706WDT
JSBC(MDC Single Board Computer)Block Diagram 25-Aug-2002CSIST
Flash EPROM
 32MByte
B
U
F
F
E
R
Timer/
Counter
Interrupt
Controller
UART x2
L
a
t
c
h
MPC750 clock
SDRAM clock
PCI clock
External
RESET
Processor
 LDO Regulator
ADDRESS
DATA
Status/Control
Register
Real-time Clock
(FPGA)
CE0
CE1
CE2
CE3
PCI
Controller
Front Pannel
Connector
Reset Control
(FPGA)
CPC700 clock
3.3V
JTAG
Processor
 Local Bus
MDCID[0-1]
RESET*
WDO
*
CPC700_RESET*
Backplane-J4
JBP_POWER_ON_RST*
FPGA
LDO
Regulator
PFO*
3.3V 5V
UART x2
MAX706
JBP_PRST*
Thermal _Sensor
Boot FLASH
Boot PROM
 up to
256KByte
 
Fig.  2-1 JSBC Block Diagram 
Address Phase
State Machine
Data phase
State Machine
DMA/Mater
Controller and
Register File
Backend DMA
Controller
Datapath
and Parity
Configuration
Block
FRAMEn
IRDYn
STOPn
DEVSELn
TRDYn
SERRn
IDSEL
AD
PAR
CBE
PERRn
INTRn
REQn
GNTn
CLK
RSTn
DP_START
DP_DONE
BE_RD_RDY
RD_BE_NOW
BE_WR_RDY
WR_BE_NOW
MEM_ADD
RD_CYC
WR_CYC
BAR0_MEM_CYC
SD
R
A
M
   C
ontroller
MEM_DATA
Section_CS[7:0]
MADDR[12:0]
CASn
RASn
WEn
CKE
DQM
JBP &
PCI Bus SDRAM
CorePCI Macro Block Diagram
POWER_ON
_RST
Control/Status
Register Glue Logic
 
Fig.  2-2 Core PCI Macro Block Diagram 
 
  2-6
 
2-2  JSBC Schematics 
 
 
Fig.  2-4 JSBC schematic 
  2-8
 
 
Fig. 2-4 JSBC schematic 
  2-10
 
 
 
 
 
Fig. 2-4 JSBC schematic 
  2-12
 
 
Fig. 2-4 JSBC schematic 
  2-14
 
 
Fig. 2-5 JSBC PCB layout 
  2-16
 
 
Fig. 2-5 JSBC PCB layout 
  2-18
 
 
Fig. 2-5 JSBC PCB layout 
  2-20
 
 
 
 
Fig.  2-6 JSBC Prototype 
 
  3-2
 
3-2 JBU Schematics 
 
 
Fig.  3-2 JBU schematic 
  3-4
 
 
Fig. 3.2 JBU schematic 
  3-6
 
 
Fig. 3.2 JBU schematic 
  3-8
 
 
Fig. 3.3 JBU PCB Layout 
  3-10
 
 
Fig. 3.3 JBU PCB Layout 
  
4  Housekeeping Board (HK) 
The main characteristics of HK board are the following: 
z Two SpaceWire ports for communication with Board Computer(BC) through Serial 
Communication board 
z Acquires analogue channels(voltages, currents, temperatures) with a 12-bit ADC 
z FIFO to store the analog data and allow a fast read through the SpaeWire interface 
z Several serial digital I/O are supported 
z Support UART interfaces to communicate with satellite payload 
Feature  
z Two Spacewire Nodes(one is primary, and the other is redundant) 
z Provide the polarization current for 53 thermistors  
z Acquire the voltage for each of 53 thermistors 
z Acquire 36 channel of analogue data 
z The repetition rate of each acquisition is 1 Hz 
z full-duplex UART use RS422 level to communicate with GPS receiver and SPEU 
z RS485 for interfacing with Gyro 
z One FPGA(Radiation-Tolerant) to implement the control logic 
z One DPRAM to buffer serial data 
z 3 bi-level output to drive payload 
z One debugging 8051 uP for debugging (removed when HK’s function is verified) 
  4-3
 
4-2 HK Schematics 
 
 
 
 
Fig.  4-2 HK Board Schematic 
Up: Analog to Digital converter 
Down: Analog input multiplexer 
  4-5
 
 
  
Fig. 4.2 HK Board Schematic 
Up: Single ended digital output 
Down: Local power regulator 
  4-7
 
 
 
 
Fig. 4.2 HK Board Schematic 
Up: FPGA 
Down: FPGA configuration device 
  
4-3 HK Board PCB Layout 
 
 
Fig.  4-3 HK Board PCB layout 
  4-3
 
 
Fig. 4.3 HK Board PCB layout 
  
5  DC-DC Converter Boards (DC-DC1, DC-DC2) 
The design requirements for DCDC1& DCDC2 two boards are specified below. 
 
The DCDC1 provides following main characteristcs: 
z Provide a re-armable power for TMTC ,SC and RE boards. 
z Autonomous switch-on can be disabled by the RE or vi HPC.  
z Under voltage detection for the core voltages of the SC and the TMTC. 
z Current and voltage monitors are provided for the HK. 
 
The DCDC2 provides following main characteristcs: 
z Provide a switchable power supply for BC,HK1, HK2 ,ACS, DS,GPS. 
z The status of the switches is controlled by the RE. 
z Current and voltage monitors are provided for the HK 
z Latch-up protection are implemented for the GPS 
 
The DCDC Board can be powered off in order to reduce the power consumption 
  5-3
5-2 DCDC converter schematics 
 
 
Fig.  5-3 DCDC Schematic 
  5-5
 
 
Fig. 5.3 DCDC Schematic 
  5-7
 
 
Fig. 5.4 DC-DC Converter PCB Layout 
  5-9
 
 
 
Fig.  5-5 DCDC1 Prototype 
  
6  Serial Communication Board (SC) 
The Serial Communication Board (SC) board is equipped with the following serial links 
z Six SpaceWire links: for both the communication between boards in as well as the 
communication outside ACOP. The internal SpaceWire communicate the other board on 
ACOP use the CPCI spare backplane connectivity. The external SpaceWire use stand micro D 
connector on the front panel. 
z CAN bus: 2x CAN bus interfaces for low speed interface to the outside of ACOP 
z MIL-STD-1553: 2x 1553 links for the interface to the outside of ACOP 
z UART using RS422: 2x UART/422 port the interface to the outside of ACOP 
 
The host connection between SC Board to Board computer (JSBC) is through the standard CPCI 
connection. 
 
6-1 SC Board Block Diagram 
An overall block diagram of the Multi Serial-I/O Board is show in Figure 6.1. 
 
Fig.  6-1 SC Block diagram 
  6-3
 
6-3 CAN BUS 
Provide simple interface between ACOP and slow peripheral 
z 2x CAN connection for at least 110 can nodes 
 
Fig.  6-3  CAN BUS Block Diagram 
  6-5
6-5 SC Board Schematics 
 
 
Fig.  6-5  SC Schematic 
  6-7
 
 
 
Fig. 6.5 SC Schematic 
  6-9
 
 
Fig. 6.5 SC Schematic 
  6-11
 
 
Fig. 6.5 SC Schematic 
  6-13
 
 
Fig.  6-6  SC Prototype 
 
  
 
7-1  GPS Board Schematics 
 
 
Fig.  7-1 GPS Board Schematic 
  7-3
 
 
Fig. 7.1 GPS Board Schematic 
  
8  Attitude Control System Board (ACS ) 
8-1 Board Block Diagram 
Figure 8.1 is a simplified block diagram of the ACS interface board, in which includes a SpaceWire 
node, digital communication interfaces, analog input/output interfaces, and digital input/output 
interfaces. This is an I/O interface board of the board computer JSBC; the interface circuits implemented 
are used to control actuators or to monitor sensors in the attitude determination and control system 
(ADCS) of the satellite. 
 
  
Fig.  8-1  ACS Board Block Diagram 
 
LVDS/SpaceWire  
Node 
Digital Communication IF’s 
Section 
Analog Input 
Section
Analog Output 
Section
Magnetic Torquer 
Power Section 
Digital I/O Section 
DATA IN/OUT+-
STROB 
IN/OUT+- 
UART1 UART2 SDLC 
  8-3
 
 
Fig. 8.2 ACS Board Schematic 
Up: Local Regulator 
Down: FPGA JTAG & OSC 
  8-5
 
 
Fig. 8.2 ACS Board Schematic 
Up: Wheel Drive Output 
Down: Wheel Status 
  8-7
8-3 ACS Board PCB Layout 
 
 
Fig.  8-3  ACS PCB Layout 
  8-9
 
 
Fig. 8.3 ACS PCB Layout 
  8-11
 
 
Fig. 8.3 ACS PCB Layout 
  
9  Telemetry / Telecommand (TMTC)Board 
9-1 TM/TC Board Overview 
Figure 9.1 is a simplified block diagram of the TM/TC board, in which includes a SpaceWire 
interface, FIFO, Virtual Channel Assemblers (VCA), Virtual Channel Multiplexer (VCM), FEC 
encoders, Packet Telecommand Decoder (PTD), and Command Pulse Distribution Unit (CPDU). This 
board is designed for encoding downlink telemetry data and decoding uplink telecommands. 
  
Fig.  9-1 TMTC Board Block Diagram 
Main characteristics of the TMTC board are listed below: 
z One SpaceWire interface 
z Telemetry chain is compliant with ESA telemetry standard. 
z Telemetry data are provided to the board in PVCF format. 
z The telemetry data are encoded with RS code. CE and PR codes can be enabled. 
z Two telemetry transmission rates are provided: 1.6Mbit/s and 32Kbit/s. 
z Two telecommand channels from the S-band receiver are supported. 
z The telecommand transmission rate is 4Kbit/s. 
z Internal authentication with fixed key in PROM. 
z Decoder for 32 High Priority Commands. 
z With Interfaces to forward HPC to the PCDU. 
SpaceWire 
Interface 
FIFO, VCA 
& VCM 
TME 
FEC 
Encoder
Packet 
Telecommand 
Decoder (PTD)
Command Pulse 
Distribution Unit
(CPDU) 
TX1 
TX2 
ESGE
RX1 
RX2 
ESGE 
Decoded 
HPC 
 
Encoded 
HPC 
PTD 
FIFO
4K*8
F
  9-3
 
 
Fig. 9.2 TM/TC Board Schematic 
Up: CPU JTAG interface 
Down: Local Regulator 
  9-5
 
 
Fig. 9.2 TM/TC Board Schematic 
Up: CPCI interface 
Down: Front Panel interface 
  9-7
 
 
Fig. 9.3 TM/TC Board Layout 
  9-9
 
Fig. 9.4 TM/TC Prototype 
  10-2
 
10-1-2 JSBC and JBU Test Approach 
This section will give the features that should be tested during the test and also give the program flow of 
the test program. The program should cover all the major functions of JSBC and DC 
z After power-on the JSBC perform initialization procedure and perform function test for on-board 
functions. 
z After JSBC finished the initialization sequence, JSBC will send an initialization complete message to 
the test PC via RS232 interface to inform that the initialization is successful. 
z JSBC waits for command from Test PC. The definition of the command will be defined according the 
following test items. 
z For each command the testing result will be sent out via RS232 interface. 
z Continuously measure the power consumption during test. 
 
10-1-3 JSBC Test Items 
JSBC test procedure contains the following test items  
z Power-on reset and external reset 
z PPC750  
z CPC700 
z SDRAM 
z SDRAM ECC mode 
z Boot PROM 
z 32Mbyte Flash 
z PCI interface 
z Watch-dog timer enable and disable 
z Control and status register 
z Signals measured by Logic analyzer and CompactPCI analyzer 
 PCI operation timing 
10-1-4 JBU Test Items 
JBU test procedure contains the following test items 
z SDRAM access and PCI register access will be tested by test code resident in JSBC 
  10-4
JSBC will access JBU BAR0 address range, PCI controller will decode the address and generate 
correspond signals to SDRAM controller and PCI interface. 
z JBU configuration register test 
JSBC will access JBU BAR1 address range, write pattern to configuration and verify the contents. 
z JBU SDRAM memory test 
A fixed size block of data will be read from flash memory and then write to each JBU memory 
section. Then read back the block that were just written on the JBU memory. Compare the read back 
block value with the original value stored in the flash memory. 
z JBU control/status register test 
z JSBC will access JBU BAR1 address range, write pattern to control/status register and verify the 
contents. 
z JBU SDRAM memory performance test 
The JSBC and JBU are program to perform PCI burst read and PCI burst write operation. A fixed size 
block of data will be read from flash memory and then write to JBU memory. Use CompactPCI analyzer to 
capture the operation of PCI interface operation. 
10-1-7 JSBC Test Specification 
JSBC test procedure check the flowing test results: 
z Power-on reset and external reset- success 
z PPC750- verify pass 
z CPC700- verify pass 
z SDRAM- verify pass 
z SDRAM ECC mode- no error occurs 
z Boot PROM- verify pass 
z 32Mbyte Flash- verify pass 
z PCI interface- verify pass 
z Watch-dog timer enable and disable 
z Control and status register- verify pass 
z Signals measured by Logic analyzer and CompactPCI analyzer 
 PCI operation timing correct 
z Power consumption less than 4.5A 
  10-6
 
10-2 HK Board Testing 
The main characteristics of HK board are the following: 
 
z Two SpaceWire ports for communication with Board Computer(BC) through SC Board. 
z Acquires analogue channels(voltages, temperatures) with a 12-bit ADC. 
z Uses FIFO to store the analog data and allow a fast read through the Spaewire interface 
z 4 types of discrete commands are supported 
z One 8051 based microprocessor is used to retrieve conditions of DCDC1/DCDC2 and transfer them 
to SC by CAN bus. 
z Support UART interfaces to communicate with satellite payload, All UART data are buffered in 
DPRAM for future process 
 
The HK boards implement the following general functions: 
 
z Acquire the Spacecraft Housekeeping Data. 
z Control the Spacecraft Subsystem. 
 
The overall Architecture (Figure 10.2) of HK interface board contain SpaceWire interface, serial interface, 
analog input interface, digital I/O interface and CAN interface.HK board is an I/O interface board of the ACOP 
used to collect housekeeping data and control satellite subsystem. 
  10-8
 
10-2-1 HK Board Functional Descriptions 
The HK shall implement 1 Spacewire node. 
The HK shall provide the 1mA current for 80 thermisters. 
The HK shall provide the 0.1mA current for 2 battery thermisters. 
The HK shall Acquire the voltage for each of 80 thermisters. 
The HK shall Acquire 16 channel of analogue data. 
The HK shall implement 8 full-duplex UART using RS422 level for interfacing with GPS receiver, Gyro 
and SPEU(2 for GPS receiver, 4 for Gyro, 2 for SPEU). 
The HK shall implement 6 differential inputs with RS422 level from payload (SPEU1, SPEU2,MDRP). 
The HK shall implement 3 bi-level output to drive payload(SPEU,MDRP). 
The HK shall implement 6 single-ended and 7 differential command signals. 
The HK shall use a microcontroller to implement SPI interface to acquire voltage condition of DCDC1 and 
DCDC2. 
The HK shall implement 2 channels CAN interface. 
The HK will implement One 8051 microcontroller for fast debugging. 
 
Analog Channels 
 
The analog signals multiplexing and A/D conversion shall be performed automatically by the HK board. 
All the acquisition scan cycle converted data shall be temporarily stored on a local FIFO memory. 
The acquisition scan cycle shall be started by a command from the BC. 
The end of acquisition cycle shall be signaled to the BC by an interrupt line 
The analog signals shall be digitized with 12 bits resolution. 
The repetition rate for each acquisition shall be 1 Hz.  
 
 
Digital Inputs 
 
The HK boards shall have a total number of 6 differential inputs with RS422 level. 
 
Digital Outputs 
 
The HK boards shall have a total number of 6 bi-level outputs 
  10-10
0x2016 – 0x2017 Thermister Channel 12 
0x2018 – 0x2019 Thermister Channel 13 
0x201A – 0x201B Thermister Channel 14 
0x201C – 0x201D Thermister Channel 15 
0x201E – 0x201F Thermister Channel 16 
0x2020 – 0x2021 Thermister Channel 17 
0x2022 – 0x2023 Thermister Channel 18 
0x2024 – 0x2025 Thermister Channel 19 
0x2026 – 0x2027 Thermister Channel 20 
0x2028 – 0x2029 Thermister Channel 21 
0x202A – 0x202B Thermister Channel 22 
0x202C – 0x202D Thermister Channel 23 
0x202E – 0x202F Thermister Channel 24 
0x2030 – 0x2031 Thermister Channel 25 
0x2032 – 0x2033 Thermister Channel 26 
0x2034 – 0x2035 Thermister Channel 27 
0x2036 – 0x2037 Thermister Channel 28 
0x2038 – 0x2039 Thermister Channel 29 
0x203A – 0x203B Thermister Channel 30 
0x203C – 0x203D Thermister Channel 31 
0x203E – 0x203F Thermister Channel 32 
0x2040 – 0x2041 Thermister Channel 33 
0x2042 – 0x2043 Thermister Channel 34 
0x2044 – 0x2045 Thermister Channel 35 
0x2046 – 0x2047 Thermister Channel 36 
0x2048 – 0x2049 Thermister Channel 37 
0x204A – 0x204B Thermister Channel 38 
0x204C – 0x204D Thermister Channel 39 
0x204E – 0x204F Thermister Channel 40 
0x2050 – 0x2051 Thermister Channel 41 
0x2052 – 0x2053 Thermister Channel 42 
0x2054 – 0x2055 Thermister Channel 43 
0x2056 – 0x2057 Thermister Channel 44 
0x2058 – 0x2059 Thermister Channel 45 
0x205A – 0x205B Thermister Channel 46 
0x205C – 0x205D Thermister Channel 47 
0x205E – 0x205F Thermister Channel 48 
0x2060 – 0x2061 Thermister Channel 49 
0x2062 – 0x2063 Thermister Channel 50 
  10-12
0x0006 - 0x000F Reserved R/W 
0x0010 UART 1 Control R/W 
0x0011 UART 1 Status R 
0x0012 UART 2 Control R/W 
0x0013 UART 2 Status R 
0x0014 UART 3 Control R/W 
0x0015 UART 3 Status R 
0x0016 UART 4 Control R/W 
0x0017 UART 4 Status R 
0x0018 UART 5 Control R/W 
0x0019 UART 5 Status R 
0x001A UART 6 Control R/W 
0x001B UART 6 Status R 
0x001C UART 7 Control R/W 
0x001D UART 7 Status R 
0x001E UART 8 Control R/W 
0x001F UART 8 Status R 
0x0020 Digital Input Enable R/W 
0x0021 Digital Input R 
0x0022 Digital Output 1 Enable R/W 
0x0023 Digital Output 1 R/W 
0x0024 Digital Output 2 Enable R/W 
0x0025 Digital Output 2 R/W 
0x0026 – 0x002F Reserved R/W 
0x0030 Spacewire Control R/W 
0x0031 Spacewire Status R 
0x0032 – 0x003F Reserved R/W 
0x0040 ADC Control R/W 
0x0041 ADC Status R 
0x0042 – 0x004F Reserved R/W 
0x0050 FIFO Control R/W 
0x0051 FIFO Input R/W 
0x0052 FIFO Output R/W 
0x0053 FIFO Status R/W 
0x0054 – 0x005F Reserved R/W 
0x0060 – 0x0FFF Reserved R/W 
 
  10-14
CAN interface function test: 
Function Write 8051 code to verify CAN bus transfer  
Expect The serial port of 8051 should output test result. 
Result O.K. 
Comment CAN bus channel 1(ID=0x00616400) transfers a data package 
with length=4 (data=0x55aaff 
00), CAN bus channel 2(ID=0x00646100) receives the data. 
 
 
 
C
C
  10-16
 
 
 
UART receiver test: 
Function Verify function of differential receiver (DS26C32) 
Expect The input of the line receiver meets the requirement of EIA-422. 
Result O.K. 
Comment  
 
 
 
Single-ended(SE) output test: 
Function Verify function of Single-ended output (6N137) 
Expect The output will follow the input change. 
Result O.K. 
Comment  
 
  10-18
 
Bi-level output test: 
Function Verify function of bi-level output 
Expect The output will follow the input change. 
Result O.K. 
Comment  
 
  10-20
AD7490 acquisition test: 
Function Write SPI code and download to FPGA.(Connect the external 
analog inputs (0~5V) to CNT1 and CNT2 and trigger AD7490 to 
acquire the analog inputs, the measurement will and store in internal 
registers.) 
Expect The serial port of 8051 will output the measured voltage. 
Result Not complete yet 
Comment Need FPGA to function well 
 
DPRAM read/write test: 
Function Write 8051 code to read/write DPRAM 
Expect The serial port of 8051 should output test result. 
Result Not complete yet 
Comment Need FPGA to function well 
 
FIFO read/write test: 
Function Write 8051 code to read/write FIFO 
Expect The serial port of 8051 should output test result. 
Result Not complete yet 
Comment Need FPGA to function well 
 
SpaceWire transmit test: 
Function Write Spacewire VHDL code and download to FPGA. 
(Connect the Tx port to Rx port to do loop-back test) 
Expect The serial port of 8051 will output the received packets. 
Result Not complete yet 
Comment Need FPGA to function well 
 
10-2-4 Board Functional Test used instrument 
 
One power supply instrument that can output +15V(1A),-15V(1A) and +5V(3A) power. 
One PC to monitor serial port of HK board and display the output status 
. 
  10-22
 
10-3-2 DCDC1_R_+28V_CM &_OVC Adjustment Test Record (+28V/1A) 
Name 
+28V_
MAIN_
BUS_R 
DCDC1
_R_LCL
_CMD 
MAIN_BU
S_TO 
DCDC1_R 
Current 
(AMPS) 
Power 
(W) 
DCDC1
_R_+28
V_CM 
DCDC1_
R_+28V_
CM_TP 
DCDC1_  
R_LCL_F
LAG 
Test point 
 
Item 
+28V 
Input 
U34-4 
(CONTR
OL BY 
FPGA) 
+28V_R 
OUTPUT 
(Q8 
Source) 
Electronic
Load 
current 
Electronic
Load 
Power 
U21-30
(< 5 V)
CON 
J1-2 
(< 5 V) 
U28-20 
(logic 
0,1) 
Expect 
REMARK
1 +28V Low 0 Input Off 0 0V 0V “0” OK 
2 +28V High +28.00V Input Off 0 0V 0V “0” OK 
3 +28V High +28.00V 0.00A 0 0.39V 0.38V “0” OK 
4 +28V High +27.99V 0.10A 2.80W 0.56V 0.56V “0” OK 
5 +28V High  0.20A  0.79V 0.79V “0” OK 
6 +28V High  0.30A  0.99V 0.98V “0” OK 
7 +28V High  0.40A  1.19V 1.16V “0” OK 
8 +28V High +27.90V 0.50A 13.95W 1.39V 1.37V “0” OK 
9 +28V High  0.60A  1.59V 1.58V “0” OK 
10 +28V High  0.70A  1.82V 1.79V “0” OK 
11 +28V High  0.80A  2.02V 2.01V “0” OK 
12 +28V High  0.90A  2.22V 2.21V “0” OK 
13 +28V High +27.82V 1.00A 27.82W 2.44V 2.41V “0” OK 
14 +28V High  1.10A  2.62V 2.65V “0” OK 
15 +28V High  1.20A  2.82V 2.82V “0” OK 
16 +28V High  1.30A  3.06V 3.06V “0” OK 
17 +28V High  1.40A  3.26V 3.25V “0” OK 
18 +28V High +27.44V 1.50A 41.16W 3.46V 3.44V “0” OK 
19 +28V High  1.60A  3.66V 3.65V “1” OK 
20 +28V High  1.70A  3.85V 3.85V “1” OK 
21 +28V High  1.80A  4.06V 4.06V “1” OK 
22 +28V High  1.90A  4.23V 4.22V “1” OK 
23 +28V High +27.65V 2.00A 55.3W 4.39V 4.37V “1” OK 
24 +28V High  2.10A  4.50V 4.50V “1” OK 
25 +28V High  2.20A  4.61V 4.60V “1” OK 
26 +28V High  2.30A  4.70V 4.69V “1” OK 
27 +28V High  2.40A  4.77V 4.75V “1” OK 
28 +28V High +27.57V 2.50A 68.92W 4.83V 4.80V “1” OK 
29 +28V High  2.60A  4.88V 4.87V “1” OK 
30 +28V High  2.70A  4.91V 4.90V “1” OK 
31 +28V High  2.80A  4.94V 4.94V “1” OK 
32 +28V High  2.90A  4.97V 4.97V “1” OK 
33 +28V High +27.49V 3.00A 82.47W 5.00V 4.99V “1” 
34 +28V High  3.10A     
35 +28V High  3.20A     
36 +28V High  3.30A     
37 +28V High  3.40A     
38 +28V High  3.50A     
39 +28V High  3.60A     
40 +28V High  3.70A     
41 +28V High  3.80A     
42 +28V High  3.90A     
43 +28V High  4.00A     
44 +28V High  4.10A     
45 +28V High  4.20A     
46 +28V High  4.30A     
47 +28V High  4.40A     
48 +28V High  4.50A     
49 +28V High  4.60A     
50 +28V High  4.70A     
LCL Flag
Adjustabl
e 
By Rdrn 
(Rthresh
old) 
 
  10-24
 
10-3-4 DCDC1_R_+5V_CM &_OVC Adjustment Test Record (+5V/1A) 
Name 
+28V_
MAIN_
BUS_R 
DCDC1_
R_+5V 
DCDC1 
_+5V_R 
Current 
(AMPS) 
Power 
(W) 
DCDC1_R
_+5V_CM
DCDC1_
R_+5V_
CM_TP 
DCDC1_
R_+5V_O
VC_FLAG
Test 
point 
 
Item 
+28V 
Input  
DC4-1 
(U9-3) 
U9-4 
(5V±
0.15V) 
Electronic 
Load 
current 
Electronic
Load 
Power 
U21-4 
(< 5 V) 
CON 
J1-6 
(< 5 V) 
U28-26 
(logic 0,1)
Expect 
REMARK
S 
1 Power Off 0V  0V Input Off 0 0 0 “0” OK 
2 +28V +5.12V +5.12V Input Off 0 0 0 “0” OK 
3 +28V +5.12V +5.12V 0.00A 0 0.02V 0.02V “0” OK 
4 +28V +5.12V +5.02V 0.10A 0.50W 0.44V 0.44V “0” OK 
5 +28V +5.11V +4.99V 0.20A  0.62V 0.62V “0” OK 
6 +28V +5.10V +4.97V 0.30A  0.78V 0.78V “0” OK 
7 +28V +5.09V +4.95V 0.40A  0.94V 0.94V “0” OK 
8 +28V +5.07V +4.91V 0.50A 2.45W 1.10V 1.10V “0” OK 
9 +28V +5.06V +4.89V 0.60A  1.26V 1.26V “0” OK 
10 +28V +5.05V +4.86V 0.70A  1.44V 1.44V “0” OK 
11 +28V +5.03V +4.84V 0.80A  1.60V 1.60V “0” OK 
12 +28V +5.02V +4.82V 0.90A  1.76V 1.76V “0” OK 
13 +28V +5.00V +4.80V 1.00A 4.80W 1.93V 1.93V “0” OK 
14 +28V +4.99V +4.78V 1.10A  2.08V 2.08V “0” OK 
15 +28V +4.98V +4.76V 1.20A  2.42V 2.42V “0” OK 
16 +28V +4.96V +4.73V 1.30A  2.43V 2.43V “0” OK 
17 +28V +4.95V +4.70V 1.40A  2.59V 2.59V “0” OK 
18 +28V +4.94V +4.68V 1.50A 7.02W 2.75V 2.75V “0” OK 
19 +28V +4.93V  1.60A    “1” OK 
20 +28V +4.92V  1.70A    “1” OK 
21 +28V +4.91V  1.80A    “1” OK 
22 +28V +4.89V  1.90A    “1” OK 
23 +28V +4.87V +4.57V 2.00A 9.14W 3.54V 3.54V “1” OK 
24 +28V +4.86V  2.10A    “1” OK 
25 +28V +4.85V  2.20A    “1” OK 
26 +28V +4.84V  2.30A    “1” OK 
27 +28V +4.82V  2.40A    “1” OK 
28 +28V +4.80V +4.19V 2.50A 10.48W 4.13V 4.13V “1” OK 
29 +28V +4.78V  2.60A    “1” OK 
30 +28V +4.76V  2.70A    “1” OK 
31 +28V +4.74V  2.80A    “1” OK 
32 +28V +4.73V  2.90A    “1” OK 
33 +28V +4.72V +4.39V 3.00A 13.17W 4.44V 4.44V “1” OK 
34 +28V   3.10A    “1” 
35 +28V   3.20A    “1” 
36 +28V   3.30A    “1” 
37 +28V   3.40A    “1” 
38 +28V   3.50A    “1” 
39 +28V   3.60A    “1” 
40 +28V   3.70A    “1” 
41 +28V   3.80A    “1” 
42 +28V   3.90A    “1” 
43 +28V   4.00A    “1” 
44 +28V   4.10A    “1” 
45 +28V   4.20A    “1” 
46 +28V   4.30A    “1” 
47 +28V   4.40A    “1” 
48 +28V   4.50A    “1” 
49 +28V   4.60A    “1” 
50 +28V   4.70A    “1” 
OVC 
Flag 
Adjustabl
e 
By RADJ
 
  10-26
 
10-3-6 DCDC1_R_+3.3V_CM &_OVC Adjustment Test Record (+3.3V/3A) 
Name 
+28V_
MAIN_
BUS_M 
DCDC1_
R_+3.3V 
DCDC1 
_+3.3V_R 
Current 
(AMPS) 
Power 
(W) 
DCDC1_
R_+3.3V
_CM 
DCDC1_
R_+3.3V
_CM_TP 
DCDC1_R
_+3.3V_O
VC_FLAG
Test 
point 
 
Item 
+28V 
Input  
DC2-4 
(U10-3) 
U10-4 
(3.3V±
0.09V) 
Electronic
Load 
current 
Electronic
Load 
Power 
U21-9 
(< 5 V) 
CON 
J1-7 
(< 5 V) 
U28-25 
 (logic 0,1)
Expect 
REMAR
K 
1 Power Off 0V  0V Input Off 0 0 0 “0” OK 
2 +28V +3.45V +3.45V Input Off 0 0 0 “0” OK 
3 +28V +3.45V +3.45V 0.00A 0 0.02V 0.02V “0” OK 
4 +28V +3.43V +3.43V 0.10A 0.35W 0.34V 0.34V “0” OK 
5 +28V +3.41V +3.40V 0.20A  0.41V 0.41V “0” OK 
6 +28V +3.39V +3.38V 0.30A  0.48V 0.48V “0” OK 
7 +28V +3.36V +3.35V 0.40A  0.56V 0.56V “0” OK 
8 +28V +3.35V +3.33V 0.50A 1.73W 0.63V 0.63V “0” OK 
9 +28V +3.33V +3.32V 0.60A  0.71V 0.71V “0” OK 
10 +28V +3.31V +3.29V 0.70A  0.80V 0.80V “0” OK 
11 +28V +3.29V +3.27V 0.80A  0.87V 0.87V “0” OK 
12 +28V +3.29V +3.27V 0.90A  0.95V 0.95V “0” OK 
13 +28V +3.33V +3.30V 1.00A 3.32W 1.03V 1.03V “0” OK 
14 +28V   1.10A    “0” OK 
15 +28V   1.20A    “0” OK 
16 +28V   1.30A    “0” OK 
17 +28V   1.40A    “0” OK 
18 +28V +3.26V +3.21V 1.50A 4.82W 1.41V 1.41V “0” OK 
19 +28V   1.60A    “0” OK 
20 +28V   1.70A    “0” OK 
21 +28V   1.80A    “0” OK 
22 +28V   1.90A    “0” OK 
23 +28V +3.15V +3.08V 2.00A 7.60W 1.81V 1.81V “0” OK 
24 +28V   2.10A    “0” OK 
25 +28V   2.20A    “0” OK 
26 +28V   2.30A    “0” OK 
27 +28V   2.40A    “0” OK 
28 +28V +3.05V +2.95V 2.50A 7.38W 2.22V 2.22V “0” OK 
29 +28V   2.60A    “0” OK 
30 +28V   2.70A    “0” OK 
31 +28V   2.80A    “0” OK 
32 +28V   2.90A    “0” OK 
33 +28V +3.02V +2.94V 3.00A 8.82W 2.60V 2.60V “0” OK 
34 +28V   3.10A    “0” OK 
35 +28V   3.20A    “0” OK 
36 +28V   3.30A    “0” OK 
37 +28V   3.40A    “0” OK 
38 +28V +2.93V +2.83V 3.50A 9.90W 2.99V 2.99V “1” OK 
39 +28V   3.60A    “1” 
40 +28V   3.70A    “1” 
41 +28V   3.80A    “1” 
42 +28V   3.90A    “1” 
43 +28V +2.88V +2.76V 4.00A 11.04W 3.31V 3.31V “1” 
44 +28V   4.10A    “1” 
45 +28V   4.20A    “1” 
46 +28V   4.30A    “1” 
47 +28V   4.40A    “1” 
48 +28V +2.78V +2.66V 4.50A 11.97W 3.56V 3.56V “1” 
49 +28V   4.60A    “1” 
50 +28V   4.70A    “1” 
OVC 
Flag 
Adjusta
ble 
By 
RADJ 
 
  10-28
 
10-3-9 DCDC1_M_+5V_UV,VM,VM_TP Adjustment Test Record 
Name DCDC1_M_+5V 
DCDC1_M_
+5V_VM 
DCDC1_M_+
5V_VM_TP 
DCDC1_M_
+5V_UV 
Test point 
 
Item 
DC3-1 
(U6-3) 
U21-5 
(< 5 V) 
CON 
J1-21 
U30-24 
 (logic 0,1) 
Expect 
REMARKS 
1 +5.51V +4.00V +5.50V “1” OK 
2 +5.41V +3.93V +5.40V “1” OK 
3 +5.31V +3.85V +5.30V “1” OK 
4 +5.21V +3.78V +5.20V “1” OK 
5 +5.11V +3.70V +5.10V “1” OK 
6 +5.00V +3.63V +5.00V “1” OK 
7 +4.90v +3.56V +4.90V “1” OK 
8 +4.80V +3.48V +4.80V “1” OK 
9 +4.70V +3.41V +4.70V “1” OK 
10 +4.60V +3.34V +4.60V “1” OK 
11 +4.50V +3.27V +4.45V “1” OK 
12 +4.40V +3.20V +4.40V “0” OK 
13 +4.30V +3.13V +4.30V “0” OK 
14      
15      
16      
10-3-10 DCDC1_R_+5V_UV,VM,VM_TP Adjustment Test Record  
Name DCDC1_R_+5V 
DCDC1_R_
+5V_VM 
DCDC1_R_+
5V_VM_TP 
DCDC1_R_
+5V_UV 
Test point 
 
Item 
DC4-1 
(U9-3) 
U21-3 
 (< 5 V) 
CON 
J1-23 
U30-26 
 (logic 0,1) 
Expect 
REMARK 
1 +5.50V +4.00V +5.50V “1” OK 
2 +5.40V +3.93V +5.40V “1” OK 
3 +5.30V +3.85V +5.30V “1” OK 
4 +5.20V +3.78V +5.20V “1” OK 
5 +5.10V +3.70V +5.10V “1” OK 
6 +5.00V +3.63V +5.00V “1” OK 
7 +4.90v +3.56V +4.90V “1” OK 
8 +4.80V +3.48V +4.80V “1” OK 
9 +4.70V +3.41V +4.70V “1” OK 
10 +4.60V +3.34V +4.60V “1” OK 
11 +4.50V +3.27V +4.45V “1” OK 
12 +4.40V +3.20V +4.40V “0” OK 
13 +4.30V +3.13V +4.30V “0” OK 
14      
15      
16      
 
  
10-3-13 DCDC1 Test Record. 
Power Budgets For CDMU_DCDC1_POWER_SERVICE 
P/N CDMU_DCDC1 Date 09/25/2008 Time 02:20:00 PM Operator Hsieh
S/N 001 Condition Set Vin =22~32V Location CSIST
Item Output Voltage Max. output current Test Value Result 
1 PWR_SRV_15V 3.0 A ＞3.0 A 
2 PWR_SRV_+5V 1.5 A ＞1.5 A 
3 PWR_SRV_+3.3V 11.5 A ＞1.5 A 
4 PWR_SRV_+2.5V 1.5 A ＞1.5 A 
OK 
Power Budgets for CDMU_DCDC1_ DC CONVERTER 
P/N CDMU_DCDC1 Date 09/25/2008 Time 02:20:00 PM Operator Hsieh
S/N 001 Condition Set Vin =22~32V Location CSIST
Item Output Voltage Max. output current Test Value Result 
1 DCDC1_M_+5V 1.0 A ＞1.0 A 
2 DCDC1_M_+3.3V 3.0 A ＞3.0 A 
3 DCDC1_R_+5V 1.0 A ＞1.0 A 
4 DCDC1_R_+3.3V 3.0 A ＞3.0 A 
OK 
Output Voltage Test Record of CDMU_DCDC1_Board at +28V Condition 
P/N CDMU_DCDC1 Date 09/25/2008 Time 02:20:00 PM Operator Hsieh 
S/N 001 Condition Set Vin =28V Location CSIST 
Test Value Item Power Name Description No Load Full Load Result 
1 PWR_SRV_+15V +15V±0.45V +15.12V +15V OK 
2 PWR_SRV_+5V +5V±0.15V +5.23V +5V OK 
3 PWR_SRV_+3.3V +3.3V±0.09V +3.31V +3.3V OK 
4 PWR_SRV_+2.5V +2.5V±0.07V +2.50V +2.5V OK 
5 DCDC1_M_+5V +5V±0.15V +5.2V +5V± OK 
6 DCDC1_M_+3.3V +3.3V±0.09V +3.32V +3.3V OK 
7 DCDC1_R_+5V +5V±0.15V +5.2V +5V OK 
8 DCDC1_R_+3.3V +3.3V±0.09V +3.3V +3.3V OK 
 
 
 
 10-32
 
FPGA Test Record of CDMU_DCDC1 
P/N CDMU_DCDC1 Date 09/25/2008 Time 02:20:00 PM Operator Hsieh 
S/N 001 Condition FPGA Function Test Location CSIST 
Item  Name Description Result 
1 Program Download Test Check FPGA Program Download Function OK 
2 Program Function Test Check FPGA Program Function OK 
3 System Clock Test Check FPGA Clock Frequency OK 
4 System Reset Test Check FPGA Reset Function  OK 
5 I/O Test：(1)COM1 Test LCL&OVC FLAG Function Test OK 
6 I/O Test：(2)COM2 Test UV DET Function Test OK 
7 I/O Test：(3)COM3 Test ON OFF STS Function Test OK 
8 I/O Test：(4)COM4 Test TLMD ON OFF CMD Function Test OK 
9 I/O Test：(5)Input CMD Test Input CMD “A+~D+”,”A-~D-“ Test          OK 
10 I/O Test：(6)Output CMD Test Output CMD”A+~D+”,”A-~D-“ Test OK 
11 I/O Test：(7)CMD GATE Test CMD GATE01~ CMD GATE80 Test OK 
12 I/O Test：(8)ON OFF CMD Test LCL CMD,+5V,+3.3V,+15V,-15V OK 
13 I/O Test：(9)LED OUTPUT Test LED1~LED20 Display Test OK 
 
 
 
 10-34
 
FPGA_UV Test Record of CDMU_DCDC1 Board 
P/N CDMU_DCDC1 Date 09/24/2008 Time 02:35:30 PM Operator Hsieh 
S/N 001 Test Condition SET POWER SWITCH TO “M” OR “R” & FPGA  I/P UV_FLAG From Item 1-16 Location CSIST 
Item INPUT UV_DET Condition FPGA_GATE_CMD Expect RELAY_CMD  Expect Result 
Logic 0 4A=”1”,4B=”0” RELAY_CMD_4A,4B 4A=”0”,4B=”1” OK 1 
SET DCDC1_M_+3.3V_UV_DET 
(Logic “0” OR “1”) Logic 1 
GATE_CMD_4A_
H&L, 4B_H&L 4A=”0”,4B=”1” RELAY_CMD_4A,4B 4A=”1”,4B=”0” OK 
Logic 0 4A=”1”,5B=”0” RELAY_CMD_4A,4B 4A=”0”,4B=”1” OK 
2 
SET DCDC1_M_+5V_ UV_DET 
(Logic “0” OR “1”) Logic 1 
GATE_CMD_4A_
H&L, 4B_H&L 4A=”0”,4B=”1” RELAY_CMD_4A,4B 4A=”1”,5B=”0” OK 
Logic 0 5A=”1”,5B=”0” RELAY_CMD_5A,5B 5A=”0”,5B=”1” OK 
3 
SET DCDC1_R_+3.3V_ UV_DET 
(Logic “0” OR “1”) Logic 1 
GATE_CMD_5A_
H&L, 5B_H&L 5A=”0”,5B=”1” RELAY_CMD_5A,5B 5A=”1”,5B=”0” OK 
Logic 0 5A=”1”,5B=”0” RELAY_CMD_5A,5B 5A=”0”,5B=”1” OK 
4 SET DCDC1_R_+5V_ UV_DET (Logic “0” OR “1”) Logic 1 
GATE_CMD_5A_
H&L, 5B_H&L 5A=”0”,5B=”1” RELAY_CMD_5A,5B 5A=”1”,5B=”0” OK 
Logic 0 6A=”1”,6B=”0” RELAY_CMD_6A,6B 6A=”0”,6B=”1” OK 5 SET DCDC2_M_+3.3V_ UV_DET (Logic “0” OR “1”) Logic 1 
GATE_CMD_6A_
H&L, 6B_H&L 6A=”0”,6B=”1” RELAY_CMD_6A,6B 6A=”1”,6B=”0” OK 
Logic 0 6A=”1”,6B=”0” RELAY_CMD_6A,6B 6A=”0”,6B=”1” OK 
6 SET DCDC2_M_+5V_ UV_DET (Logic “0” OR “1”) Logic 1 
GATE_CMD_6A_
H&L, 6B_H&L 6A=”0”,6B=”1” RELAY_CMD_6A,6B 6A=”1”,6B=”0” OK 
Logic 0 6A=”1”,6B=”0” RELAY_CMD_6A,6B 6A=”0”,6B=”1” OK 7 SET DCDC2_M_+15V_ UV_DET (Logic “0” OR “1”) Logic 1 
GATE_CMD_6A_
H&L, 6B_H&L 6A=”0”,6B=”1” RELAY_CMD_6A,6B 6A=”1”,6B=”0” OK 
Logic 0 6A=”1”,6B=”0” RELAY_CMD_6A,6B 6A=”0”,6B=”1” OK 8 SET DCDC2_M_-15V_ UV_DET (Logic “0” OR “1”) Logic 1 
GATE_CMD_6A_
H&L, 6B_H&L 6A=”0”,6B=”1” RELAY_CMD_6A,6B 6A=”1”,6B=”0” OK 
Logic 0 7A=”1”,7B=”0” RELAY_CMD_7A,7B 7A=”0”,7B=”1” OK 9 SET DCDC2_R_+3.3V_ UV_DET (Logic “0” OR “1”) Logic 1 
GATE_CMD_7A_
H&L, 7B_H&L 7A=”0”,7B=”1” RELAY_CMD_7A,7B 7A=”1”,7B=”0” OK 
Logic 0 7A=”1”,7B=”0” RELAY_CMD_7A,7B 7A=”0”,7B=”1” OK 10 SET DCDC2_R_+5V_ UV_DET (Logic “0” OR “1”) Logic 1 
GATE_CMD_7A_
H&L, 7B_H&L 7A=”0”,7B=”1” RELAY_CMD_7A,7B 7A=”1”,7B=”0” OK 
Logic 0 7A=”1”,7B=”0” RELAY_CMD_7A,7B 7A=”0”,7B=”1” OK 11 SET DCDC2_R_+15V_ UV_DET (Logic “0” OR “1”) Logic 1 
GATE_CMD_7A_
H&L, 7B_H&L 7A=”0”,7B=”1” RELAY_CMD_7A,7B 7A=”1”,7B=”0” OK 
Logic 0 7A=”1”,7B=”0” RELAY_CMD_7A,7B 7A=”0”,7B=”1” OK 12 SET DCDC2_R_-15V_ UV_DET (Logic “0” OR “1”) Logic 1 
GATE_CMD_7A_
H&L, 7B_H&L 7A=”0”,7B=”1” RELAY_CMD_7A,7B 7A=”1”,7B=”0” OK 
 
 
 10-36
FPGA_STS Test Record of CDMU_DCDC1 Board 
P/N CDMU_DCDC1 Date 09/24/2008 Time 02:35:30 PM Operator Hsieh 
S/N 001 Test Condition SET POWER SWITCH TO “M” OR “R” & FPGA   ON_OFF_STS From Item 1-16 Location CSIST 
Item ON_OFF_STS Condition ON_OFF_STS COM  Expect Result 
Logic 0 Low OK 1 GPSR1_+3.3V_ON_OFF_STS (SET J2E-7 I/P Logic “0” OR “1”) Logic 1 
GPSR1_+3.3V_ON_OFF_STS  
(A0~A3=L,EN4=H,EN1~3=L) High OK 
Logic 0 Low OK 
2 GPSR2_+3.3V_ON_OFF_STS (SET J2E-8 I/P Logic “0” OR “1”) Logic 1 
GPSR2_+3.3V_ON_OFF__STS  
(A0=H, A1~A3=L,EN4=H,EN1~3=L) High OK 
Logic 0 Low OK 
3 DS_+3.3V_ON_OFF_STS (SET J2E-9 I/P Logic “0” OR “1”) Logic 1 
DS_+3.3V_ON_OFF_STS  
(A0/A2/A3=L,A1=H, EN4=H,EN1~3=L) High OK 
Logic 0 Low OK 
4 BC_+3.3V_ON_OFF_STS (SET J2E-10 I/P Logic “0” OR “1”) Logic 1 
BC_+3.3V_ON_OFF_STS  
(A0/A1=H,A2/A3=L,EN4=H,EN1~3=L) High OK 
Logic 0 Low OK 5 HK1_+3.3V_ON_OFF_STS  (SET J2E-11 I/P Logic “0” OR “1”) Logic 1 
HK1_+3.3V_ON_OFF_STS  
(A0/A1/A3=L,A2=H, EN4=H,EN1~3=L) High OK 
Logic 0 Low OK 6 ACS_+3.3V_ON_OFF_STS (SET J2E-12 I/P Logic “0” OR “1”) Logic 1 
ACS_+3.3V_ON_OFF_STS  
(A0/A2=H, A1/A3=L,EN4=H,EN1~3=L) High OK 
Logic 0 Low OK 7 HK1_-15V_ON_OFF_STS (SET J2E-13 I/P Logic “0” OR “1”) Logic 1 
HK1_-15V_ON_OFF_STS  
(A0/A3=L,A1/A2=H, EN4=H,EN1~3=L) High OK 
Logic 0 Low OK 8 ACS_-15V_ON_OFF_STS (SET J2E-14 I/P Logic “0” OR “1”) Logic 1 
ACS_-15V_ON_OFF_STS  
(A0/A1/A2=H, A3=L,EN4=H,EN1~3=L) High OK 
Logic 0 Low OK 9 GPSR1_+5V_ON_OFF_STS (SET J2E-15 I/P Logic “0” OR “1”) Logic 1 
GPSR1_+5V_ON_OFF_STS  
(A0/A1/A2=L,A3=H, EN4=H,EN1~3=L) High OK 
Logic 0 Low OK 10 GPSR2_+5V_ON_OFF_STS (SET J2E-16 I/P Logic “0” OR “1”) Logic 1 
GPSR2_+5V_ON_OFF_STS  
(A0/A3=H, A1/A2=L,EN4=H,EN1~3=L) High OK 
Logic 0 Low OK 11 DS_+5V_ON_OFF_STS (SET J2E-17 I/P Logic “0” OR “1” Logic 1 
DS_+5V_ON_OFF_STS  
(A0/A2=L,A1/A3=H, EN4=H,EN1~3=L) High OK 
Logic 0 Low OK 12 BC_+5V_ON_OFF_STS (SET J2E-18 I/P Logic “0” OR “1”) Logic 1 
BC_+5V_ON_OFF_STS  
(A0/A1/A3=H, A2=L,EN4=H,EN1~3=L) High OK 
Logic 0 Low OK 13 HK1_+5V_ON_OFF_STS (SET J2E-19 I/P Logic “0” OR “1”) Logic 1 
HK1_+5V_ON_OFF_STS  
(A0/A1=L,A2/A3=H, EN4=H,EN1~3=L) High OK 
Logic 0 Low OK 14 ACS_+5V_ON_OFF_STS (SET J2E-20 I/P Logic “0” OR “1”) Logic 1 
ACS_+5V_ON_OFF_STS  
(A0/A2/A3=H, A1=L,EN4=H,EN1~3=L) High OK 
Logic 0 Low OK 15 HK1_+15V_ON_OFF_STS  (SET J2E-21 I/P Logic “0” OR “1”) Logic 1 
HK1_+15V_ON_OFF_STS  
(A0 =L,A1/A2/A3=H, EN4=H,EN1~3=L) High OK 
Logic 0 Low OK 
16 ACS_+15V_ON_OFF_STS (SET J2E-22 I/P Logic “0” OR “1”) Logic 1 
ACS_+15V_ON_OFF_STS  
(A0~A3=H, EN4=H,EN1~3=L) High OK 
  
 
10-4 DCDC2 Testing 
10-4-1 DCDC2_M_+28V_CM &_OVC Adjustment Test Record (+28V/3A) 
Name 
+28V_
MAIN_
BUS_M 
DCDC2
_M_LC
L_CMD 
MAIN_BU
S_TO 
DCDC2_M 
Current 
(AMPS) 
Power 
(W) 
DCDC2_
M_+28V
_CM 
DCDC2_
M_+28V
_CM_TP 
DCDC2_M
_LCL_FLA
G 
Test point 
 
Item 
+28V 
Input  
CON 
J2D3 
+28V 
OUTPUT 
Electronic
Load 
current 
Electronic 
Load 
Power 
CON 
J2E3 
(< 5 V) 
CON 
J1-1 
(< 5 V) 
CON 
J2C3 
(Expect logic)
REMARK 
1 +28V Low 0 Input Off 0 0 0 “0” OK 
2 +28V High +28.00V Input Off 0 0.02V 0 “0” OK 
3 +28V High +28.00V 0.00A 0 0.04V  “0” OK 
4 +28V High +27.99V 0.10A 2.80W 0.11V  “0” OK 
5 +28V High +27.98V 0.20A  0.19V  “0” OK 
6 +28V High +27.97V 0.30A  0.26V  “0” OK 
7 +28V High +27.96V 0.40A  0.33V  “0” OK 
8 +28V High +27.95V 0.50A 13.97W 0.39V  “0” OK 
9 +28V High +27.94V 0.60A  0.47V  “0” OK 
10 +28V High +27.93V 0.70A  0.56V  “0” OK 
11 +28V High +27.92V 0.80A  0.64V  “0” OK 
12 +28V High +27.91V 0.90A  0.72V  “0” OK 
13 +28V High +27.90V 1.00A 27.90W 0.80V  “0” OK 
14 +28V High  1.10A    “0” OK 
15 +28V High  1.20A    “0” OK 
16 +28V High  1.30A    “0” OK 
17 +28V High  1.40A    “0” OK 
18 +28V High +27.85V 1.50A 41.89W 1.19V  “0” OK 
19 +28V High  1.60A    “0” OK 
20 +28V High  1.70A    “0” OK 
21 +28V High  1.80A    “0” OK 
22 +28V High  1.90A    “0” OK 
23 +28V High +27.80V 2.00A 55.60W 1.59V  “0” OK 
24 +28V High  2.10A    “0” OK 
25 +28V High  2.20A    “0” OK 
26 +28V High  2.30A    “0” OK 
27 +28V High  2.40A    “0” OK 
28 +28V High +27.75V 2.50A 69.37W 1.99V  “0” OK 
29 +28V High  2.60A    “0” OK 
30 +28V High  2.70A    “0” OK 
31 +28V High  2.80A    “0” OK 
32 +28V High  2.90A    “0” OK 
33 +28V High +27.70V 3.00A 83.10W 2.39V  “0” OK 
34 +28V High  3.10A    “0” OK 
35 +28V High  3.20A    “0” OK 
36 +28V High  3.30A    “0” OK 
37 +28V High  3.40A    “0” OK 
38 +28V High +27.65V 3.50A 96.77W 2.79V  “0” OK 
39 +28V High  3.60A    “0” OK 
40 +28V High  3.70A    “0” OK 
41 +28V High  3.80A    “0” OK 
42 +28V High  3.90A    “0” OK 
43 +28V High +27.60V 4.00A 110.4W 3.18V  “0” OK 
44 +28V High  4.25A    “0” OK 
45 +28V High +27.55V 4.50A 123.97W 3.57V  “1” OK 
46 +28V High  4.75A    “1” 
47 +28V High +27.50V 5.00A 137.5W 3.93V  “1” 
48 +28V High  5.25A    “1” 
49 +28V High  5.50A    “1” 
50 +28V High  5.75A    “1” 
LCL FLAG 
Adjustable 
BY Rdrn 
(Rthreshold)
 
 
 10-40
 
10-4-3 DCDC2_M_+5V_CM &_OVC Adjustment Test Record (+5V/3A) 
Name 
+28V_
MAIN_
BUS_M 
DCDC2
_M_+5V 
DCDC2 
_+5V_M 
Current 
(AMPS) 
Power 
(W) 
DCDC2
_M_+5V
_CM 
DCDC2_
M_+5V_C
M_TP 
DCDC2_M
_+5V_OV
C_FLAG 
Test 
point 
 
Item 
+28V 
Input  
DC3-4 
(U2-3) 
U2-4 
(5V±0.15V) 
Electronic
Load 
current 
Electronic
Load 
Power 
U27-6 
(< 5 V) 
CON 
J1-4 
(< 5 V) 
CON 
J2B8 
(Expect logic)
REMARK 
1 +28V 0 0 Input Off 0 0 0 “0” OK 
2 +28V +5.006V +5.006V Input Off 0 0.041V 0.041V “0” OK 
3 +28V +5.004V +5.003V 0.00A 0 0.060V 0.060V “0” OK 
4 +28V +4.998V +4.995V 0.10A 0.50W 0.115V 0.115V “0” OK 
5 +28V +4.992V +4.985V 0.20A  0.176V 0.176V “0” OK 
6 +28V +4.985V +4.977V 0.30A  0.227V 0.227V “0” OK 
7 +28V +4.980V +4.968V 0.40A  0.290V 0.290V “0” OK 
8 +28V +4.974V +4.960V 0.50A 2.48W 0.352V 0.352V “0” OK 
9 +28V +4.968V +4.952V 0.60A  0.416V 0.416V “0” OK 
10 +28V +4.962V +4.942V 0.70A  0.490V 0.490V “0” OK 
11 +28V +4.956V +4.934V 0.80A  0.554V 0.554V “0” OK 
12 +28V +4.950V +4.926V 0.90A  0.619V 0.619V “0” OK 
13 +28V +4.944V +4.917V 1.00A 4.92W 0.683V 0.683V “0” OK 
14 +28V   1.10A    “0” OK 
15 +28V   1.20A    “0” OK 
16 +28V   1.30A    “0” OK 
17 +28V   1.40A    “0” OK 
18 +28V +4.914V +4.874V 1.50A 7.31W 1.015V 1.015V “0” OK 
19 +28V   1.60A    “0” OK 
20 +28V   1.70A    “0” OK 
21 +28V   1.80A    “0” OK 
22 +28V   1.90A    “0” OK 
23 +28V +4.885V +4.831V 2.00A 9.66W 1.343V 1.343V “0” OK 
24 +28V   2.10A    “0” OK 
25 +28V   2.20A    “0” OK 
26 +28V   2.30A    “0” OK 
27 +28V   2.40A    “0” OK 
28 +28V +4.854V +4.787V 2.50A 11.97W 1.687V 1.687V “0” OK 
29 +28V   2.60A    “0” OK 
30 +28V   2.70A    “0” OK 
31 +28V   2.80A    “0” OK 
32 +28V   2.90A    “0” OK 
33 +28V +4.824V +4.744V 3.00A 14.23W 2.020V 2.020V “0” OK 
34 +28V   3.10A    “0” OK 
35 +28V   3.20A    “0” OK 
36 +28V   3.30A    “0” OK 
37 +28V   3.40A    “0” OK 
38 +28V +4.794V +4.700V 3.50A 16.45W 2.360V 2.360V “0” OK 
39 +28V   3.60A    “1” OK 
40 +28V   3.70A    “1” 
41 +28V   3.80A    “1” 
42 +28V   3.90A    “1” 
43 +28V +4.763V +4.656V 4.00A 18.62W 2.712V 2.712V “1” 
44 +28V   4.25A    “1” 
45 +28V +4.733V +4.609V 4.50A 20.74W 3.050V 3.050V “1” 
46 +28V   4.75A    “1” 
47 +28V +4.702V +4.566V 5.00A 22.83W 3.426V 3.426V “1” 
48 +28V   5.25A    “1” 
49 +28V   5.50A    “1” 
50 +28V   5.75A    “1” 
 
OVC FLAG
Adjustable 
BY Radj 
 
 
 10-42
DCDC2_M_+3.3V_CM &_OVC Adjustment Test Record (+3.3V/6A) 
Name 
+28V_
MAIN_
BUS_M 
DCDC2_
M_+3.3V 
DCDC2 
_+3.3V_
M 
Current 
(AMPS) 
Power 
(W) 
DCDC2_
M_+3.3V
_CM 
DCDC2_
M_+3.3V
_CM_TP 
DCDC2_M
_+3.3V_O
VC_FLAG
Test 
point 
 
Item 
+28V 
Input  
DC1-5 
(U3-3) 
U3-4 
(3.3V±
0.09V) 
Electronic
Load 
current 
Electronic
Load 
Power 
U27-11 
(< 5 V) 
CON 
J1-5 
(< 5 V) 
CON 
J2B7 
(Expect logic)
REMARK 
1 +28V 0 0 Input Off 0 0 0 “0” OK 
2 +28V +3.314V +3.314V Input Off 0 0.001V 0.001V “0” OK 
3 +28V +3.311V +3.311V 0.00A 0 0.005V 0.005V “0” OK 
4 +28V +3.303V +3.301V 0.10A 0.33W 0.038V 0.038V “0” OK 
5 +28V +3.294V +3.290V 0.20A  0.073V 0.073V “0” OK 
6 +28V +3.286V +3.280V 0.30A  0.107V 0.107V “0” OK 
7 +28V +3.277V +3.272V 0.40A  0.141V 0.141V “0” OK 
8 +28V +3.270V +3.261V 0.50A 1.63W 0.176V 0.176V “0” OK 
9 +28V +3.261V +3.252V 0.60A  0.212V 0.212V “0” OK 
10 +28V +3.252V +3.241V 0.70A  0.250V 0.250V “0” OK 
11 +28V +3.244V +3.232V 0.80A  0.287V 0.287V “0” OK 
12 +28V +3.236V +3.222V 0.90A  0.320V 0.320V “0” OK 
13 +28V +3.228V +3.213V 1.00A 3.21W 0.356V 0.356V “0” OK 
14 +28V   1.10A    “0” OK 
15 +28V   1.20A    “0” OK 
16 +28V   1.30A    “0” OK 
17 +28V   1.40A    “0” OK 
18 +28V +3.186V +3.164V 1.50A 4.75W 0.536V 0.536V “0” OK 
19 +28V   1.60A    “0” OK 
20 +28V   1.70A    “0” OK 
21 +28V   1.80A    “0” OK 
22 +28V   1.90A    “0” OK 
23 +28V +3.144V +3.113V 2.00A 6.22W 0.716V 0.716V “0” OK 
24 +28V   2.10A    “0” OK 
25 +28V   2.20A    “0” OK 
26 +28V   2.30A    “0” OK 
27 +28V   2.40A    “0” OK 
28 +28V +3.102V +3.064V 2.50A 7.66W 0.897V 0.897V “0” OK 
29 +28V   2.60A    “0” OK 
30 +28V   2.70A    “0” OK 
31 +28V   2.80A    “0” OK 
32 +28V   2.90A    “0” OK 
33 +28V +3.059V +3.012V 3.00A 9.04W 1.076V 1.076V “0” OK 
34 +28V   3.25A    “0” OK 
35 +28V +3.015V +2.963V 3.50A 10.37W 1.261V 1.261V “0” OK 
36 +28V   3.75A    “0” OK 
37 +28V +2.970V +2.910V 4.00A 11.64W 1.444V 1.444V “0” OK 
38 +28V   4.25A    “0” OK 
39 +28V +2.927V +2.860V 4.50A 12.87W 1.631V 1.631V “0” OK 
40 +28V   4.75A    “0” OK 
41 +28V +2.884V +2.808V 5.00A 14.04W 1.813V 1.813V “0” OK 
42 +28V   5.25A    “0” OK 
43 +28V +2.840V +2.757V 5.50A 15.16W 1.998V 1.998V “0” OK 
44 +28V   5.75A    “0” OK 
45 +28V +2.796V +2.705V 6.00A 16.23W 2.189V 2.189V “0” OK 
46 +28V   6.25A    “0” OK 
47 +28V +2.760V +2.661V 6.50A 17.56W 2.369V 2.369V “0” OK 
48 +28V   6.75A    “1” 
49 +28V +2.730V +2.623V 7.00A 18.36W 2.574V 2.574V “1” 
50 +28V   7.25A    “1” 
OVC FLAG 
Adjustable 
BY Radj 
 
 
 10-44
 
10-4-6 DCDC2_M_+15V_CM &_OVC Adjustment Test Record (+15V/0.666A) 
Name 
+28V_
MAIN_
BUS_M 
DCDC2_
M_+15V 
DCDC2 
_+15V_M 
Current 
(AMPS) 
Power 
(W) 
DCDC2
_M_+15
V_CM 
DCDC2_M
_+15V_CM
_TP 
DCDC2_M
_+15V_OV
C_FLAG 
Test 
point 
 
Item 
+28V 
Input  
DC5-2 
(U7-3) 
U7-4 
(15V±
0.45V) 
Electronic
Load 
current 
Electronic
Load 
Power 
U27-2 
(< 5 V)
CON 
J1-25 
(< 5 V) 
CON 
J2B9 
(Expect logic)
REMARK 
1 +28V 0 0 Input Off 0 0 0 “0” OK 
2 +28V +15.161V +15.161V Input Off 0 0 0 “0” OK 
3 +28V +15.160V +15.156V 0.00A 0 0.058V 0.058V “0” OK 
4 +28V +15.154V +15.141V 0.10A 1.51W 0.284V 0.284V “0” OK 
5 +28V +15.147V +15.124V 0.20A  0.553V 0.553V “0” OK 
6 +28V +15.141V +15.109V 0.30A  0.784V 0.784V “0” OK 
7 +28V +15.134V +15.094V 0.40A  1.014V 1.014V “0” OK 
8 +28V +15.127V +15.077V 0.50A 7.54W 1.238V 1.238V “0” OK 
9 +28V +15.122V +15.063V 0.60A  1.467V 1.467V “0” OK 
10 +28V +15.114V +15.046V 0.70A  1.724V 1.724V “0” OK 
11 +28V +15.108V +15.031V 0.80A  1.949V 1.949V “0” OK 
12 +28V +15.101V +15.000V 0.90A  2.558V 2.558V “0” OK 
13 +28V +15.096V +14.984V 1.00A 14.98W 2.819V 2.819V “1” OK 
14 +28V   1.10A    “1” 
15 +28V   1.20A    “1” 
16 +28V   1.30A    “1” 
17 +28V   1.40A    “1” 
18 +28V +15.063V +14.897V 1.50A 22.35W 3.940V 3.940V “1” 
19 +28V   1.60A    “1” 
20 +28V   1.70A    “1” 
21 +28V   1.80A    “1” 
22 +28V   1.90A    “1” 
23 +28V +15.032V +14.805V 2.00A 29.61W 4.397V 4.397V “1” 
24 +28V   2.10A    “1” 
25 +28V   2.20A    “1” 
26 +28V   2.30A    “1” 
27 +28V   2.40A    “1” 
28 +28V +14.998V +14.722V 2.50A 36.81W 4.572V 4.572V “1” 
29 +28V   2.60A    “1” 
30 +28V   2.70A    “1” 
31 +28V   2.80A    “1” 
32 +28V   2.90A    “1” 
33 +28V +14.986V +14.629V 3.00A 43.89W 4.607V 4.607V “1” 
34 +28V   3.10A    “1” 
35 +28V   3.20A    “1” 
36 +28V   3.30A    “1” 
37 +28V   3.40A    “1” 
38 +28V   3.50A    “1” 
39 +28V   3.60A    “1” 
40 +28V   3.70A    “1” 
41 +28V   3.80A    “1” 
42 +28V   3.90A    “1” 
43 +28V   4.00A    “1” 
44 +28V   4.10A    “1” 
45 +28V   4.20A    “1” 
46 +28V   4.30A    “1” 
47 +28V   4.40A    “1” 
48 +28V   4.50A    “1” 
49 +28V   4.60A    “1” 
50 +28V   4.70A    “1” 
 
OVC FLAG
Adjustable 
BY Radj 
 
 
 10-46
 
10-4-8 DCDC2_M_-15V_CM &_OVC Adjustment Test Record (-15V/0.666A) 
Name 
+28V_
MAIN_
BUS_M 
DCDC2_
M_-15V 
DCDC2 
_-15V_M 
Current 
(AMPS) 
Power 
(W) 
DCDC2_
M_-15V_
CM 
DCDC2_
M_-15V_
CM_TP 
DCDC2_M
_-15V_OV
C_FLAG 
Test 
point 
 
Item 
+28V 
Input  
DC5-4 
(U8-3) 
U8-4 
(-15V±
0.45V) 
Electronic
Load 
current 
Electronic
Load 
Power 
U27-28 
(< 5 V) 
CON 
J1-26 
(< 5 V) 
CON 
J2B10 
(Expect 
logic) 
REMARK
1 +28V 0 0 Input Off 0 0 0 “0” OK 
2 +28V -15.005V -15.005V Input Off 0 0.016V 0.016V “0” OK 
3 +28V -14.996V -14.993V 0.00A 0 0.103V 0.103V “0” OK 
4 +28V -14.980V -14.965V 0.10A 1.50W 0.370V 0.370V “0” OK 
5 +28V -14.958V -14.930V 0.20A  0.676V 0.676V “0” OK 
6 +28V -14.938V -14.900V 0.30A  0.940V 0.940V “0” OK 
7 +28V -14.919V -14.870V 0.40A  1.207V 1.207V “0” OK 
8 +28V -14.900V -14.840V 0.50A 7.42W 1.471V 1.471V “0” OK 
9 +28V -14.881V -14.811V 0.60A  1.736V 1.736V “0” OK 
10 +28V -14.858V -14.776V 0.70A  2.044V 2.044V “0” OK 
11 +28V -14.840V -14.746V 0.80A  2.309V 2.309V “0” OK 
12 +28V -14.820V -14.716V 0.90A  2.576V 2.576V “0” OK 
13 +28V -14.801V -14.685V 1.00A 14.68W 2.839V 2.839V “1” OK 
14 +28V   1.10A    “1” 
15 +28V   1.20A    “1” 
16 +28V   1.30A    “1” 
17 +28V   1.40A    “1” 
18 +28V -14.700V -14.530V 1.50A 21.79W 4.098V 4.098V “1” 
19 +28V   1.60A    “1” 
20 +28V   1.70A    “1” 
21 +28V   1.80A    “1” 
22 +28V   1.90A    “1” 
23 +28V -14.599V -14.370V 2.00A 28.74W 4.688V 4.688V “1” 
24 +28V   2.10A    “1” 
25 +28V   2.20A    “1” 
26 +28V   2.30A    “1” 
27 +28V   2.40A    “1” 
28 +28V -14.500V -14.210V 2.50A 35.53W 4.862V 4.862V “1” 
29 +28V   2.60A    “1” 
30 +28V   2.70A    “1” 
31 +28V   2.80A    “1” 
32 +28V   2.90A    “1” 
33 +28V -14.387V -14.050V 3.00A 42.15W 4.900V 4.900V “1” 
34 +28V   3.10A    “1” 
35 +28V   3.20A    “1” 
36 +28V   3.30A    “1” 
37 +28V   3.40A    “1” 
38 +28V   3.50A    “1” 
39 +28V   3.60A    “1” 
40 +28V   3.70A    “1” 
41 +28V   3.80A    “1” 
42 +28V   3.90A    “1” 
43 +28V   4.00A    “1” 
44 +28V   4.10A    “1” 
45 +28V   4.20A    “1” 
46 +28V   4.30A    “1” 
47 +28V   4.40A    “1” 
48 +28V   4.50A    “1” 
49 +28V   4.60A    “1” 
50 +28V   4.70A    “1” 
 
OVC 
FLAG 
Adjustable
BY Radj 
 
 
 10-48
 
10-4-10 DCDC2_M_+28V_UV,VM,VM_TP Adjustment Test Record 
Name +28V_MAIN_BUS_M 
DCDC2_M_
+28V_VM 
DCDC2_M_+
28V_VM_TP
DCDC2_M_L
CL_FLAG 
Test point 
 
Item 
+28V Input 
CON 
J2E4 
(< 5 V) 
CON 
J1-18 
CON 
J2C3 
(Expect logic)
REMARK 
1 +34V  +34V “0” OK 
2 +33V  +33V “0” OK 
3 +32V 4.67V +32V “1” OK 
4 +31V 4.53V +31V “1” OK 
5 +30V 4.38V +30V “1” OK 
6 +29V 4.24V +29V “1” OK 
7 +28V 4.10V +28V “1” OK 
8 +27V 3.95V +27V “1” OK 
9 +26V 3.80V +26V “1” OK 
10 +25V 3.65V +25V “1” OK 
11 +24V 3.52V +24V “1” OK 
12 +23V 3.36V +23V “1” OK 
13 +22V 3.21V +22V “1” OK 
14 +21V 3.06V +21V “1” OK 
15 +20V 2.93V +20V “1” OK 
16 +19V 2.86V +19V “1” OK 
 
10-4-11 DCDC2_R_+28V_UV,VM,VM_TP Adjustment Test Record  
Name +28V_MAIN_BUS_R 
DCDC2_R_
+28V_VM 
DCDC2_R_+
28V_VM_TP
DCDC2_R_L
CL_FLAG 
Test point 
 
Item 
+28V Input 
CON 
J2E6 
(< 5 V) 
CON 
J1-19 
CON 
J2C4 
(Expect logic)
REMARK 
1 +34V  +34V “0” OK 
2 +33V  +33V “0” OK 
3 +32V 4.68V +32V “1” OK 
4 +31V 4.54V +31V “1” OK 
5 +30V 4.39V +30V “1” OK 
6 +29V 4.23V +29V “1” OK 
7 +28V 4.10V +28V “1” OK 
8 +27V 3.95V +27V “1” OK 
9 +26V 3.80V +26V “1” OK 
10 +25V 3.66V +25V “1” OK 
11 +24V 3.51V +24V “1” OK 
12 +23V 3.36V +23V “1” OK 
13 +22V 3.23V +22V “1” OK 
14 +21V 3.07V +21V “1” OK 
15 +20V 2.93V +20V “1” OK 
16 +19V 2.86V +19V “1” OK 
 
 
 
 10-50
 
10-4-14 DCDC2_M_+3.3V_UV,VM,VM_TP Adjustment Test Record 
Name DCDC2_M_+3.3V 
DCDC2_M_
+3.3V_VM 
DCDC2_M_+
3.3V_VM_TP
DCDC2_M_+
3.3V_UV 
Test point 
 
Item 
DC1-5 
(U3-3) 
U27-10 
(< 5 V) 
CON 
J1-22 
CON 
J2A16 
(Expect logic)
REMARK 
1 +3.6V +2.58V +3.6V “1” OK 
2 +3.5V +2.49V +3.5V “1” OK 
3 +3.4V +2.40V +3.4V “1” OK 
4 +3.3V +2.30V +3.3V “1” OK 
5 +3.2V +2.26V +3.2V “1” OK 
6 +3.1V +2.22V +3.1V “1” OK 
7 +3.0V +2.15V +3.0V “1” OK 
8 +2.9V +2.06V +2.9V “0” OK 
9 +2.8V +1.99V +2.8V “0” OK 
10 +2.7V +1.92V +2.7V “0” OK 
11 +2.6V +1.85V +2.6V “0” OK 
12 +2.5V +1.78V +2.5V “0” OK 
13      
14      
15      
16      
10-4-15 DCDC2_R_+3.3V_UV,VM,VM_TP Adjustment Test Record  
Name DCDC2_R_+3.3V 
DCDC2_R_
+3.3V_VM 
DCDC2_R_+
3.3V_VM_TP
DCDC2_R_+3
.3V_UV 
Test point 
 
Item 
DC2-5 
(U6-3) 
U27-7 
 (< 5 V) 
CON 
J1-24 
CON 
J2A20 
(Expect logic)
REMARK 
1 +3.6V +2.58V +3.6V “1” OK 
2 +3.5V +2.49V +3.5V “1” OK 
3 +3.4V +2.40V +3.4V “1” OK 
4 +3.3V +2.30V +3.3V “1” OK 
5 +3.2V +2.26V +3.2V “1” OK 
6 +3.1V +2.22V +3.1V “1” OK 
7 +3.0V +2.15V +3.0V “1” OK 
8 +2.9V +2.06V +2.9V “0” OK 
9 +2.8V +1.99V +2.8V “0” OK 
10 +2.7V +1.92V +2.7V “0” OK 
11 +2.6V +1.85V +2.6V “0” OK 
12 +2.5V +1.78V +2.5V “0” OK 
13      
14      
15      
16      
 
 
 
 10-52
 
10-4-18 DCDC2_M_-15V_UV,VM,VM_TP Adjustment Test Record 
Name DCDC2_M_-15V 
DCDC2_M_
-15V_VM 
DCDC2_M_-
15V_VM_TP
DCDC2_M_-
15V_UV 
Test point 
 
Item 
DC5-4 
(U8-3) 
U27-27 
(< 5 V) 
CON 
J1-10 
CON 
J2A18 
(Expect logic)
REMARK 
1 -16.50V +1.570V -16.466V “1” OK 
2 -16.25V   “1” OK 
3 -16.00V +1.581V -15.969V “1” OK 
4 -15.75V   “1” OK 
5 -15.50V +1.594V -15.470V “1” OK 
6 -15.25V   “1” OK 
7 -15.00V +1.600V -14.996V “1” OK 
8 -14.75V   “1” OK 
9 -14.50V +1.619V -14.475V “1” OK 
10 -14.25V   “1” OK 
11 -14.00V +1.631V -13.978V “1” OK 
12 -13.75V   “1” OK 
13 -13.50V +1.643V -13.676V “1” OK 
14 -13.25V   “0” OK 
15 -13.00V +1.656V -12.976V “0” OK 
16 -12.75V   “0” OK 
10-4-19 DCDC2_R_-15V_UV,VM,VM_TP Adjustment Test Record  
Name DCDC2_R_-15V 
DCDC2_R_
-15V_VM 
DCDC2_R_-
15V_VM_TP
DCDC2_R_-
15V_UV 
Test point 
 
Item 
DC6-4 
(U10-3) 
U27-24 
 (< 5 V) 
CON 
J1-29 
CON 
J2A22 
(Expect logic)
REMARK 
1 -16.50V +1.570V -16.466V “1” OK 
2 -16.25V   “1” OK 
3 -16.00V +1.581V -15.969V “1” OK 
4 -15.75V   “1” OK 
5 -15.50V +1.594V -15.470V “1” OK 
6 -15.25V   “1” OK 
7 -15.00V +1.600V -14.996V “1” OK 
8 -14.75V   “1” OK 
9 -14.50V +1.619V -14.475V “1” OK 
10 -14.25V   “1” OK 
11 -14.00V +1.631V -13.978V “1” OK 
12 -13.75V   “1” OK 
13 -13.50V +1.643V -13.676V “1” OK 
14 -13.25V   “0” OK 
15 -13.00V +1.656V -12.976V “0” OK 
16 -12.75V   “0” OK 
  
 
 
 10-54
Output Voltage Test Record of CDMU_DCDC2_Board At +22V condition 
P/N CDMU_DCDC2 Date  09/25/2008 Time 02:20:00 Operator Hsieh 
S/N 001 Condition Set Vin =22V Location CSIST 
Test Value Item Power Name Description No Load Full Load Result 
1 DCDC2_M_+5V ＋5V ±0.15V ＋5.05V ＋5.01V OK 
2 DCDC2_M_+3.3V ＋3.3V±0.09V ＋3.32V ＋3.30V OK 
3 DCDC2_M_+15V ＋15V±0.45V ＋15.2V ＋15.1V OK 
4 DCDC2_M_-15V －15V±0.45V －15.3V －15.1V OK 
5 DCDC2_R_+5V ＋5V±0.15V ＋5.10V ＋5.05V OK 
6 DCDC2_R_+3.3V ＋3.3V±0.09V ＋3.32V ＋3.30V OK 
7 DCDC2_R_+15V ＋15V±0.45V  ＋15.15V  ＋15.10V OK 
8 DCDC2_R_-15V －15V±0.45V  －15.15V  －15.10V OK 
      
Output Voltage Test Record of CDMU_DCDC2_Board At +32V condition 
P/N CDMU_DCDC2 Operator 09/25/2008 Time 02:20:00 Operator Hsieh 
S/N 001 Condition Set Vin =32V Location CSIST 
Test Value Item Power Name Description No Load Full Load Result 
1 DCDC2_M_+5V ＋5V ±0.15V ＋5.05V ＋5.01V OK 
2 DCDC2_M_+3.3V ＋3.3V±0.09V ＋3.32V ＋3.30V OK 
3 DCDC2_M_+15V ＋15V±0.45V ＋15.2V ＋15.1V OK 
4 DCDC2_M_-15V －15V±0.45V －15.3V －15.1V OK 
5 DCDC2_R_+5V ＋5V ±0.15V ＋5.10V ＋5.05V OK 
6 DCDC2_R_+3.3V ＋3.3V±0.09V ＋3.32V ＋3.30V OK 
7 DCDC2_R_+15V ＋15V±0.45V 15.15V 15.10V OK 
8 DCDC2_R_-15V －15V±0.45V 15.15V 15.10V OK 
                
 
 
 
 10-56
 
 
DCDC2_R_+5V_+15V `POWER ON/OFF Test Record 
P/N CDMU_DCDC2 Date 09/25/2008 Time 02:35:30 PM Operator Hsieh 
S/N 001 Test Condition SWITCH INPUT POWER FROM “R” & PAYLOAD 2A TO EACH OUTPUT Location CSIST 
Item INPUT ON/OFF CMD Condition VOLTS Output  Expect STS Output  Expect Result 
Logic 0 0V LOW OK 1 GPSR1_+5V_ON/OFF_CMD (SET J2D-15 I/P LOW OR HIGH) Logic 1 
GPSR1_+5V 
(J4A-15 & J4B-15) +5V 
GPSR1_+5V_ON_OFF_STS
(J2E-15 O/P LOW OR HIGH) HIGH OK 
Logic 0 0V LOW OK 
2 GPSR2_+5V_ON/OFF_CMD (SET J2D-16 I/P LOW OR HIGH) Logic 1 
GPSR2_+5V 
(J4A-16 & J4B-16) +5V 
GPSR2_+5V_ON_OFF_STS
(J2E-16 O/P LOW OR HIGH) HIGH OK 
Logic 0 0V LOW OK 
3 DS_+5V_ON/OFF_CMD (SET J2D-17 I/P LOW OR HIGH) Logic 1 
DS_+5V 
(J4A-17 & J4B-17) +5V 
DS_+5V_ON_OFF_STS 
(J2E-17 O/P LOW OR HIGH) HIGH OK 
Logic 0 0V LOW OK 
4 BC_+5V_ON/OFF_CMD (SET J2D-18 I/P LOW OR HIGH) Logic 1 
BC_+5V 
(J4A-18 & J4B-18) +5V 
BC_+5V_ON_OFF_STS 
(J2E-18 O/P LOW OR HIGH) HIGH OK 
Logic 0 0V LOW OK 5 HK1_+5V_ON/OFF_CMD (SET J2D-19 I/P LOW OR HIGH) Logic 1 
HK1_+5V 
(J4A-19 & J4B19) +5V 
HK1_+5V_ON_OFF_STS 
(J2E-19 O/P LOW OR HIGH) HIGH OK 
Logic 0 0V LOW OK 6 ACS_+5V_ON/OFF_CMD (SET J2D-20 I/P LOW OR HIGH) Logic 1 
ACS_+5V 
(J4A-20 &J4B-20) +5V 
ACS_+5V_ON_OFF_STS 
(J2E-20 O/P LOW OR HIGH) HIGH OK 
Logic 0 0V LOW OK 7 HK1_+15V_ON/OFF_CMD (SET J2D-21 I/P LOW OR HIGH) Logic 1 
HK1_+15V 
(J4C-3 & J4C-4) +15V 
HK1_+15V_ON_OFF_STS 
(J2E-21 O/P LOW OR HIGH) HIGH OK 
Logic 0 0V LOW OK 8 ACS_+15V_ON/OFF_CMD (SET J2D-22 I/P LOW OR HIGH) Logic 1 
ACS_+15V 
(J4C-7 & J4C-8) +15V 
ACS_+15V_ON_OFF_STS 
(J2E-22 O/P LOW OR HIGH) HIGH OK 
 
 
 
 10-58
 
 
DCDC2_R_+3.3V_-15V `POWER ON/OFF Test Record 
P/N CDMU_DCDC2 Date 09/25/2008 Time 02:35:30 PM Operator Hsieh 
S/N 001 Test Condition SWITCH INPUT POWER FROM “R” & PAYLOAD 2A TO EACH OUTPUT Location CSIST 
Item INPUT ON/OFF CMD Condition VOLTS Output  Expect STS Output  Expect Result 
Logic 0 0V LOW OK 1 GPSR1_+3.3V_ON/OFF_CMD (SET J2D-7 I/P LOW OR HIGH) Logic 1 
GPSR1_+3.3V 
(J4A-3 & J4B-3) +3.3V 
GPSR1_+5V_ON_OFF_STS
(J2E-7 O/P LOW OR HIGH) HIGH OK 
Logic 0 0V LOW OK 
2 GPSR2_+3.3V_ON/OFF_CMD (SET J2D-8 I/P LOW OR HIGH) Logic 1 
GPSR2_+3.3V 
(J4A-4 & J4B-4) +3.3V 
GPSR2_+5V_ON_OFF_STS
(J2E-8 O/P LOW OR HIGH) HIGH OK 
Logic 0 0V LOW OK 
3 DS_+3.3V_ON/OFF_CMD (SET J2D-9 I/P LOW OR HIGH) Logic 1 
DS_+3.3V 
(J4A-5 & J4B-5) +3.3V 
DS_+5V_ON_OFF_STS 
(J2E-9 O/P LOW OR HIGH) HIGH OK 
Logic 0 0V LOW OK 
4 BC_+3.3V_ON/OFF_CMD (SET J2D-10 I/P LOW OR HIGH) Logic 1 
BC_+3.3V 
(J4A-6 & J4B-6) +3.3V 
BC_+5V_ON_OFF_STS 
(J2E-10 O/P LOW OR HIGH) HIGH OK 
Logic 0 0V LOW OK 5 HK1_+3.3V_ON/OFF_CMD (SET J2D-11 I/P LOW OR HIGH) Logic 1 
HK1_+3.3V 
(J4A-7 & J4B7) +3.3V 
HK1_+5V_ON_OFF_STS 
(J2E-11 O/P LOW OR HIGH) HIGH OK 
Logic 0 0V LOW OK 6 ACS_+3.3V_ON/OFF_CMD (SET J2D-12 I/P LOW OR HIGH) Logic 1 
ACS_+3.3V 
(J4A-8 &J4B-8) +3.3V 
ACS_+5V_ON_OFF_STS 
(J2E-12 O/P LOW OR HIGH) HIGH OK 
Logic 0 0V LOW OK 7 HK1_-15V_ON/OFF_CMD (SET J2D-13 I/P LOW OR HIGH) Logic 1 
HK1_-15V 
(J4C-16 & J4C-17) -15V 
HK1_+15V_ON_OFF_STS 
(J2E-13 O/P LOW OR HIGH) HIGH OK 
Logic 0 0V LOW OK 8 ACS_-15V_ON/OFF_CMD (SET J2D-14 I/P LOW OR HIGH) Logic 1 
ACS_-15V 
(J4C-20& J4C-21) -15V 
ACS_+15V_ON_OFF_STS 
(J2E-14 O/P LOW OR HIGH) HIGH OK 
 
 
 
 10-60
 
10-5 ACS Board Testing 
Test Group Test Function Specifications Test Method Test Results Comments 
DC DC +5V IN Vdc ± 0.1V Use Multimeter OK  
DC DC +3.3V IN Vdc ± 0.1V Use Multimeter OK  
DC DC +15V IN Vdc ± 0.1V Use Multimeter   
DC DC -15V IN Vdc ± 0.1V Use Multimeter   
DC DC +28V IN Vdc ± 0.1V Use Multimeter   
DC FPGA +1.2V Vdc ± 0.1V Use Multimeter OK  
DC PROM +1.8V Vdc ± 0.1V Use Multimeter OK  
DC FPGA +2.5V Vdc ± 0.1V Use Multimeter OK  
DC DC +3.3V OUT Vdc ± 0.1V Use Multimeter OK  
DC DC +5V OUT Vdc ± 0.1V Use Multimeter OK  
DC DC +15V OUT Vdc ± 0.1V Use Multimeter   
DC DC -15V OUT Vdc ± 0.1V Use Multimeter   
DC DC +28V OUT Vdc ± 0.1V Use Multimeter   
JTAG Download CPU JTAG Download   Use Keil-C test program OK  
JTAG Download FPGA JTAG Download  Use Xilinx ISE-9.1 test program OK  
JTAG Download PROM JTAG Download  Use Xilinx ISE-9.1 test program OK  
CPU Interfaces CPU ports IO R/W* Function  Use Keil-C test program OK  
CPU Interfaces CPU 8-CH ADC   Use Keil-C test program   
CPU Interfaces CPU 2-CH DAC  Use Keil-C test program   
CPU Interfaces CPU UART  Use Keil-C test program   
System Clock System Clock 50MHz 3.3V SQ wave Use Scope to measure  
frequency and amplitude 
12MHz 3.3V SQ wave Can use FPGA Digital Clock Manager 
(DCM) block to multiply up to 50MHz. 
FPGA Interface Buffer (3V to 5V)  Use Scope to check buffer 
output test waveform 
OK  
 
 
 10-62
Analog Circuits Reference Voltage Sources 5VDC, 2.5VDC 1. Use VHDL and Keil-C test 
programs. 2. Use Scope to 
measure Voltage. 
  
Digital Interface Reaction Wheel ON/OFF 
Command Interfaces 
Single-Ended Digital 1. Use VHDL and Keil-C test 
programs. 2. Use Scope to 
measure test Waveform. 
  
Digital Interface Reaction Wheel Direction  
Input Interfaces 
Single-Ended Digital 1. Use VHDL and Keil-C test 
programs. 2. Use Scope to 
measure test Waveform. 
  
Digital Interface Reaction Wheel Speed 
Detector Input Interfaces 
Single-Ended Digital 1. Use VHDL and Keil-C test 
programs. 2. Use Scope to 
measure test Waveform. 
  
Digital Interface Reaction Wheel Status Input 
Interfaces 
Single-Ended Digital 1. Use VHDL and Keil-C test 
programs. 2. Use Scope to 
measure test Waveform. 
  
Digital Interface Magnetic Torquer Interfaces 28VDC, H-Bridge 
Driver, Torquer coil 
resistance 169±5﹪
ohm. 
1. Use VHDL and Keil-C test 
programs. 2. Use Scope to 
measure test Waveform. 
  
 
  2 
壹、 前言 
 
AMS-02 TIM技術介面會議主要目的在於進行每一階段的計畫執行現況報
告及技術介面檢討，由於 AMS-02系統龐大，介面繁多，原則上每季召開一次，
以確實掌握發展進度。 
 
貳、 行程表 
 
日期 行程 
7月20日(週五) ~ 7月21 日 (週六) 啟程抵達日內瓦 
7月22 日(週日) 準備開會資料 
7月23 日(週一) ~ 7月27 日(週五) 開會 
7月28 日(週六) 討論 AMS-02未來工作 
7月29 日(週日) ~ 7月30 日(週一) 啟程回國 
 
參、 心得與感想 
 
本次會議主要目的在了解本計畫之主計畫管理重要進展與時程，同時提報
NSPO 在 AMS-02 電子元件熱真空測試結果及熱控系統散熱板試件(radiator 
coupon panel)之熱性能驗證，同時對於 AMS-02系統熱真空測試規劃及熱控系
統散熱板之設計製造及驗證相關工作內容進行討論。參與項目： 
 
1. 主計畫管理時程 
- 十月二十二日至二十六日於美國佛州甘迺迪太空中心召開 TIM。 
- AMS-02系統熱真空測試將於 2008年 9至 11月在 ESTEC進行。 
- AMS-02將於 2008年 12月運抵美國佛州甘迺迪太空中心準備發射。 
- NASA space shuttle發射時程尚未將 AMS-02排入，目前正努力協調中。 
  4 
- 設計者可以取得廠房詳細的設施與動向圖，進行完整的步驟與大部分
解，可以精確模擬相關整測動作。 
 
AMS
Corrado.Gargiulo CERN July 2007
AMS rotated 90°
 
5. AMS-02熱控系統散熱板相關工作: 
- 對於 AIDC製造的 RADIATOR PANEL：與 CGS討論公差設計的方式，
說明不同的公差將影響最後組裝的疑慮，建議其進行各元件間相關組裝
公差分析，以減少組裝可能產生的問題。 
 
(RADIATOR PANEL 工程圖) (ISO-5459 應用範例) 
 
-  RADIATOR PANEL上的熱控元件安裝： 關於 NSPO負責之熱控元件
安裝程序書，因為 CGS相關設計尚未完成，所以延後遞交撰寫所需文件。 
 
6. AMS-02系統設計相關工作: 
-  Startracker :使用複材與 Bonding方式的相關設計，以提供特殊角度的支
撐與方向性，可作為爾後設計的參考，對於 Alignment、強度與變形可以
進一步探討。 
  6 
雖然 AMS-02目前在最複雜之超導磁鐵系統已獲得突破性進展，目前正進行相
關儀器設備之最後組裝驗證，預定於明年初開始在 CERN的潔淨室進行系統整
合測試，並將於 2008年 9月至荷蘭 ESTEC進行系統熱真空及電磁波干擾及相
容測試，雖系統設計相當複雜，所使用之儀器、電子及機械元件均為太空領域
之先驅，難度甚高，但在丁肇中院士領導下仍朝向成功之路邁進。預定在 2008
年底將此七公噸重、造價十五億美元之精密儀器運交 NASA發射。 
 
                              Work Report
                                                         Zhou Suijian
                          
  From May 2007 to April 2008, I have been actively involved in the ATLAS 
production activities.   For example, one of the task is to set up an CondorG 
executor  as  one  of  the  LCG  executors  in  the  ATLAS  Computing  Group, 
thousands of jobs are sent onto the grid each week for all kinds of tasks like 
Event Generation, Simulation, Digitisition and Reconstruction. Formerly there 
are two main types of  executors as Lexor and CondorG, and later,  another 
executor as Cronus appears and shows fairly high efficiency in running atlas 
jobs, we have set up an instance at our ASGC site to contribute to the atlas 
production system on our side. All the above three kind of executors are under 
the name of Atlas EGEE production system.  I'm involved in this system as 
setting up an instance to send/run atlas production jobs on the grid, acting as 
one of the major Data Management  and Workload Management person, this 
two role are key components of the Atlas EGEE production team. The main 
responsibilities  here  are:  taking  care  of  all  the  details  of  the  production 
tasks/jobs  to  make  sure  they  are  running  as  expected and  the  results  are 
correct, any errors and bugs should be understood and bug report should be 
sent and recorded when needed, which  may become useful for the production 
packages improvement later, this is very important to the forthcoming formal 
ATLAS running  from  next  year.   From  the  beginning  of  year  2008,  atlas 
production moved to a uniform platform—PANDA, all sites including ASGC are 
transformed into it. As a senior shifter to this PANDA production system, I have 
been taken the shift regularly and this also add credit to our site by Atlas. The 
other import work of mine is that I accepted  a new task in the Atlas production 
system since early 2007 as the new author of the tool for administration of 
production database—pdbAdmin, this is a tool to manage almost all the details 
of  the  production  tasks/jobs,  a  connection  between  the  Atlas  production 
database and the running tasks/jobs, e.g., assign tasks to a T1 cloud, abort jobs 
if  errors are unrecoverable, increase maxattempt of a job when needed and 
release it for another run, list errors of a job to help what action should be done 
next, view all the details of a task like top errors in it and how may jobs have 
been  finished(percentDone)  etc.  I  have  been  developing  new code  for  this 
package and accepting new requirement from the production team. The aim is 
to make it a powerful tool for the management of Atlas production activities and 
new  developments  have  been  reported  regularly  on  the  Atlas  Software  & 
Computing Workshop. 
  At our Taiwan side, we have both Tier1 and Tier2s actively participated in the 
production system. One of my tasks involved is the site support of ASGC to Atlas 
experiment, on all  aspects like production activities on our sites, make sure 
softwares and related databases are kept up to date all the time, atlas DDM 
transfers which is  a key component in atlas grid computing to run without 
problem all the time, and whenever problems occurred, they would be solved 
quickly and also to kept the atlas activities at ASGC running in a smooth state. 
The Distributed Data Management(DDM) of  ATLAS, which related with the 
dataset transfer among sites,  this  is  especially  important to the production 
activities because the dataset needed by a task should be correctly stored and 
For CTB, I work for studying electrons in photon conversion. I 
reconstructed all the MC data and real data. Then use the MC data to see how 
to choose those useful tracks and how to check the error between truth tracks 
and reconstructed tracks. And in b-tagging group, I am checking the track 
reconstructing efficiency between different Athena editions. I try to understand 
the all the standard cuts of tracks. Then I checked the pass rates of every cut 
to see the effect and see how the track efficiency was influenced by the Pt and 
eta. 
 
 
sampling time phase validation.   I give one talk in 
combined test beam meeting about signal pulse shape 
reconstruction and sampling time phase . 
 
 
Material : 
1. Draft of Diboson CSC note :    
http://bzoffice.physics.lsa.umich.edu/~zhou/Diboson_CSCnote/diboson_CSC.pdf
 
2. my talk in ID week SCT plenary meeting : 
http://indico.cern.ch/contributionDisplay.py?contribId=41&sessionId=10&confId
=9663 
 
3. my talk in CTB analysis meeting : 
 http://indico.cern.ch/contributionDisplay.py?contribId=1&confId=25333 
   
 
Summary of Activities from September 2007 – April 2008 
Yue Zhou
 
1) (1)join ATLAS simulation core team, taking part in 3 jobs  
a.simulation validation:for each ATHENA(ATLAS software) release, monitor  
both the CPU time per event (for different types of events) and the  
memory usage. Two different methods are used to measure the time per  
event: LSF and Geant4 timer. The memory consumption (in MBytes) is  
monitored at various steps of a generic job running simulation on the  
full ATLAS detector.  
http://atlas-computing.web.cern.ch/atlas-computing/packages/simulation/geant4/validation/13
_0_X.html  
 
b.simulation monitoring: for different ATHENA branches, releases, there  
will be a test run everyday. I developed, maintained the webpage to  
monitor the status of daily run to overview the status.  
http://atlas-computing.web.cern.ch/atlas-computing/packages/simulation/geant4/sw-validation
/test/rttdaily.html  
 
c.simulation bug(savannah) tracing: for bugs reported on CERN savannah,  
locate the problem and send it to proper person to handle it.  
https://savannah.cern.ch/bugs/?30683  
 
(2)join AMS Data Acquisition(DAQ) group  
a. developed part of AMS02 ground support run control program Runctrl.  
The Runctrl's purpose is to control AMS(on International Space Station)  
from ground. It can:reset Main DAQ Computer(JMDC), enable data links,  
load updated software from ground to ISS, poweron-off different  
subdetectors, configure different triggers runtime, calibrate and taking  
data etc.  
Summary of Activities from September 2007 – April 2008 
Jiahang ZHONG 
 
1) ATLAS pixel sub-detector Detector Control System (DCS)  
Pixel tracker is the innermost part of ATLAS detector. With 80million channels 
readout, it is designed for precise position measurement adjacent to the interaction 
point. DCS is one of the most important parts of the detector, which controls 
periphery power supplies, environment sensors, as well as safety interlock. In 
addition, DCS is supposed to provide self-organized control mechanism, through 
the so called Finite State Machine (FSM), to simplify detector control for ordinary 
shifters. 
I have been working on the development and deployment of the DAQ hardware 
branch in Pixel FSM, which provide power supply and temperature monitoring for 
ROD (Readout Device) crates. Besides, I’m in charge of the maintenance and 
improvement of the DDC (DAQ-DCS Communication) utility 
 
2) ATLAS Inner Detector DCS. 
In 2007 fall, people working on Inner Detector (ID) begin to be aware of the 
necessity of a common IDGen work group, to cope with ID general issue, like 
cooling system, environment monitoring, and beam monitoring. As these facilities 
are shared by the three sub-detector (Pixel, SCT, TRT), they would be more 
effectively managed by one group.  
I also take part of the responsibility as Configuration Database developer. 
Although there is framework components provided by CERN IT department, 
fitting them into the actual DCS system need more effort. Considering the little 
use of DCS Configuration Database around ATLAS, our work is a pioneer attempt, 
and provided useful experience for other users 
 
3) ATLAS data production and management:  
As our group is involved Standard Model diboson analysis, I have been working 
registered at the site before the jobs can be run, also the output dataset of a 
task should be transferred to corresponding sites as other tasks input or to be 
analyzed by various users. I cooperated with local people at our sites to keep 
our sites function smoothly and properly, we have been actively participated in 
the DDM group of ATLAS on all aspect, for example, during DDM functional 
test(FT) and throughput test(TT) to check the functionality of our sites and keep 
them up  to the ATLAS requirement all  the time,  also  to  solve  site  related 
problems when they are raised, so we are actively involved in the ATLAS and 
making our contribution to it.
1). ATLAS Software & Computing Workshop, Mar.26~30, Munich, Germany 
Session:  EGEE production operations
  Title: Database administration tools update
http://indico.cern.ch/getFile.py/access?contribId=62&sessionId=18&resId=0&materia
lId=slides&confId=5060
2). ATLAS Software & Computing Workshop, Jun.25~29, CERN, Geneva, Switzerland 
Session:  EGEE production operations & ATLAS-LCG-EGEE Task Force
  Title: Production database tools
http://indico.cern.ch/getFile.py/access?contribId=17&sessionId=2&resId=0&materialI
d=paper&confId=9026
3). ATLAS Software & Computing Workshop, Oct.22~26, CERN, Geneva, Switzerland
Session:  EGEE Middleware Integration & Production Operations
  I). Title: Database tools: recent developments and prospects
http://indico.cern.ch/getFile.py/access?contribId=21&sessionId=4&resId=0&materialI
d=slides&confId=21597
Session:  Operation Tutorials I: EGEE Production
  II). Title: Production system tools 
http://indico.cern.ch/getFile.py/access?contribId=65&sessionId=22&resId=1&materia
lId=slides&confId=21597
