Classic Timing Analyzer report for projeto2
Tue Dec 13 21:22:57 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------+--------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                               ; To                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------+--------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 7.930 ns                                       ; counter:counter|value[0]~DUPLICATE ; op[0]                    ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|counter            ; counter:counter|value[4] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                    ;                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------+--------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|counter            ; counter:counter|value[1]           ; clk        ; clk      ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|counter            ; counter:counter|value[3]           ; clk        ; clk      ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|counter            ; counter:counter|value[2]           ; clk        ; clk      ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|counter            ; counter:counter|value[4]           ; clk        ; clk      ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[1]           ; counter:counter|value[1]           ; clk        ; clk      ; None                        ; None                      ; 1.621 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[1]           ; counter:counter|value[3]           ; clk        ; clk      ; None                        ; None                      ; 1.621 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[1]           ; counter:counter|value[2]           ; clk        ; clk      ; None                        ; None                      ; 1.621 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[1]           ; counter:counter|value[4]           ; clk        ; clk      ; None                        ; None                      ; 1.621 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[3]           ; counter:counter|value[1]           ; clk        ; clk      ; None                        ; None                      ; 1.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[3]           ; counter:counter|value[3]           ; clk        ; clk      ; None                        ; None                      ; 1.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[3]           ; counter:counter|value[2]           ; clk        ; clk      ; None                        ; None                      ; 1.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[3]           ; counter:counter|value[4]           ; clk        ; clk      ; None                        ; None                      ; 1.512 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[0]           ; counter:counter|value[1]           ; clk        ; clk      ; None                        ; None                      ; 1.487 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[0]           ; counter:counter|value[3]           ; clk        ; clk      ; None                        ; None                      ; 1.487 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[0]           ; counter:counter|value[2]           ; clk        ; clk      ; None                        ; None                      ; 1.487 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[0]           ; counter:counter|value[4]           ; clk        ; clk      ; None                        ; None                      ; 1.487 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|counter            ; counter:counter|counter            ; clk        ; clk      ; None                        ; None                      ; 1.367 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[2]           ; counter:counter|value[1]           ; clk        ; clk      ; None                        ; None                      ; 1.334 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[2]           ; counter:counter|value[3]           ; clk        ; clk      ; None                        ; None                      ; 1.334 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[2]           ; counter:counter|value[2]           ; clk        ; clk      ; None                        ; None                      ; 1.334 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[2]           ; counter:counter|value[4]           ; clk        ; clk      ; None                        ; None                      ; 1.334 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[4]           ; counter:counter|value[1]           ; clk        ; clk      ; None                        ; None                      ; 1.322 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[4]           ; counter:counter|value[3]           ; clk        ; clk      ; None                        ; None                      ; 1.322 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[4]           ; counter:counter|value[2]           ; clk        ; clk      ; None                        ; None                      ; 1.322 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[4]           ; counter:counter|value[4]           ; clk        ; clk      ; None                        ; None                      ; 1.322 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[1]           ; counter:counter|counter            ; clk        ; clk      ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[3]           ; counter:counter|counter            ; clk        ; clk      ; None                        ; None                      ; 1.139 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[0]           ; counter:counter|counter            ; clk        ; clk      ; None                        ; None                      ; 1.114 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[3]           ; counter:counter|value[0]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 1.061 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[3]           ; counter:counter|value[0]           ; clk        ; clk      ; None                        ; None                      ; 1.061 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[2]           ; counter:counter|counter            ; clk        ; clk      ; None                        ; None                      ; 0.961 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[4]           ; counter:counter|counter            ; clk        ; clk      ; None                        ; None                      ; 0.949 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[1]           ; counter:counter|value[0]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.921 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[1]           ; counter:counter|value[0]           ; clk        ; clk      ; None                        ; None                      ; 0.921 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerY:Y|outY[1]                ; registerY:Y|outY[2]                ; clk        ; clk      ; None                        ; None                      ; 0.898 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerY:Y|outY[1]                ; registerY:Y|outY[3]                ; clk        ; clk      ; None                        ; None                      ; 0.898 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[0]~DUPLICATE ; counter:counter|value[4]           ; clk        ; clk      ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[0]~DUPLICATE ; counter:counter|value[3]           ; clk        ; clk      ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[4]           ; counter:counter|value[0]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.784 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[4]           ; counter:counter|value[0]           ; clk        ; clk      ; None                        ; None                      ; 0.784 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[0]~DUPLICATE ; counter:counter|value[2]           ; clk        ; clk      ; None                        ; None                      ; 0.781 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerX:X|outX[1]                ; registerY:Y|outY[2]                ; clk        ; clk      ; None                        ; None                      ; 0.780 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerX:X|outX[1]                ; registerY:Y|outY[3]                ; clk        ; clk      ; None                        ; None                      ; 0.780 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerX:X|outX[1]                ; registerY:Y|outY[1]                ; clk        ; clk      ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[0]~DUPLICATE ; counter:counter|value[1]           ; clk        ; clk      ; None                        ; None                      ; 0.718 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[2]           ; counter:counter|value[0]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.670 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[2]           ; counter:counter|value[0]           ; clk        ; clk      ; None                        ; None                      ; 0.670 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerY:Y|outY[2]                ; registerY:Y|outY[3]                ; clk        ; clk      ; None                        ; None                      ; 0.648 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|counter            ; counter:counter|value[0]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.579 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|counter            ; counter:counter|value[0]           ; clk        ; clk      ; None                        ; None                      ; 0.579 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[0]~DUPLICATE ; registerX:X|outX[1]                ; clk        ; clk      ; None                        ; None                      ; 0.566 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerY:Y|outY[1]                ; registerY:Y|outY[1]                ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerY:Y|outY[2]                ; registerY:Y|outY[2]                ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerY:Y|outY[3]                ; registerY:Y|outY[3]                ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[0]~DUPLICATE ; registerY:Y|outY[1]                ; clk        ; clk      ; None                        ; None                      ; 0.466 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[0]~DUPLICATE ; registerY:Y|outY[2]                ; clk        ; clk      ; None                        ; None                      ; 0.461 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[0]~DUPLICATE ; registerY:Y|outY[3]                ; clk        ; clk      ; None                        ; None                      ; 0.458 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[0]~DUPLICATE ; counter:counter|value[0]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:counter|value[0]           ; counter:counter|value[0]           ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------+
; tco                                                                                             ;
+-------+--------------+------------+------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                               ; To        ; From Clock ;
+-------+--------------+------------+------------------------------------+-----------+------------+
; N/A   ; None         ; 7.930 ns   ; counter:counter|value[0]~DUPLICATE ; op[0]     ; clk        ;
; N/A   ; None         ; 7.865 ns   ; counter:counter|value[0]~DUPLICATE ; data[1]   ; clk        ;
; N/A   ; None         ; 7.801 ns   ; counter:counter|value[0]~DUPLICATE ; Tz[2]     ; clk        ;
; N/A   ; None         ; 7.642 ns   ; counter:counter|value[0]~DUPLICATE ; data[2]   ; clk        ;
; N/A   ; None         ; 7.518 ns   ; counter:counter|value[0]~DUPLICATE ; Ty[0]     ; clk        ;
; N/A   ; None         ; 7.457 ns   ; registerY:Y|outY[2]                ; outUla[2] ; clk        ;
; N/A   ; None         ; 7.159 ns   ; registerX:X|outX[1]                ; outUla[2] ; clk        ;
; N/A   ; None         ; 7.105 ns   ; registerY:Y|outY[1]                ; outUla[2] ; clk        ;
; N/A   ; None         ; 6.932 ns   ; registerX:X|outX[1]                ; outUla[1] ; clk        ;
; N/A   ; None         ; 6.897 ns   ; counter:counter|value[0]~DUPLICATE ; Ty[2]     ; clk        ;
; N/A   ; None         ; 6.734 ns   ; registerX:X|outX[1]                ; outUla[3] ; clk        ;
; N/A   ; None         ; 6.600 ns   ; registerY:Y|outY[1]                ; outUla[3] ; clk        ;
; N/A   ; None         ; 6.583 ns   ; registerY:Y|outY[2]                ; outUla[3] ; clk        ;
; N/A   ; None         ; 6.578 ns   ; registerY:Y|outY[1]                ; outUla[1] ; clk        ;
; N/A   ; None         ; 6.548 ns   ; registerX:X|outX[1]                ; outX[2]   ; clk        ;
; N/A   ; None         ; 6.403 ns   ; registerY:Y|outY[3]                ; outUla[3] ; clk        ;
; N/A   ; None         ; 6.271 ns   ; registerX:X|outX[1]                ; outX[1]   ; clk        ;
; N/A   ; None         ; 5.525 ns   ; registerY:Y|outY[1]                ; outY[1]   ; clk        ;
; N/A   ; None         ; 5.487 ns   ; registerY:Y|outY[2]                ; outY[2]   ; clk        ;
; N/A   ; None         ; 5.280 ns   ; registerY:Y|outY[3]                ; outY[3]   ; clk        ;
+-------+--------------+------------+------------------------------------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Dec 13 21:22:57 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projeto2 -c projeto2 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "counter:counter|counter" and destination register "counter:counter|value[1]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.740 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y19_N3; Fanout = 3; REG Node = 'counter:counter|counter'
            Info: 2: + IC(0.419 ns) + CELL(0.357 ns) = 0.776 ns; Loc. = LCCOMB_X35_Y19_N12; Fanout = 5; COMB Node = 'counter:counter|value[0]~0'
            Info: 3: + IC(0.218 ns) + CELL(0.746 ns) = 1.740 ns; Loc. = LCFF_X35_Y19_N17; Fanout = 5; REG Node = 'counter:counter|value[1]'
            Info: Total cell delay = 1.103 ns ( 63.39 % )
            Info: Total interconnect delay = 0.637 ns ( 36.61 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.483 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X35_Y19_N17; Fanout = 5; REG Node = 'counter:counter|value[1]'
                Info: Total cell delay = 1.472 ns ( 59.28 % )
                Info: Total interconnect delay = 1.011 ns ( 40.72 % )
            Info: - Longest clock path from clock "clk" to source register is 2.483 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X35_Y19_N3; Fanout = 3; REG Node = 'counter:counter|counter'
                Info: Total cell delay = 1.472 ns ( 59.28 % )
                Info: Total interconnect delay = 1.011 ns ( 40.72 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clk" to destination pin "op[0]" through register "counter:counter|value[0]~DUPLICATE" is 7.930 ns
    Info: + Longest clock path from clock "clk" to source register is 2.483 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X35_Y19_N27; Fanout = 13; REG Node = 'counter:counter|value[0]~DUPLICATE'
        Info: Total cell delay = 1.472 ns ( 59.28 % )
        Info: Total interconnect delay = 1.011 ns ( 40.72 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.353 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y19_N27; Fanout = 13; REG Node = 'counter:counter|value[0]~DUPLICATE'
        Info: 2: + IC(3.219 ns) + CELL(2.134 ns) = 5.353 ns; Loc. = PIN_H20; Fanout = 0; PIN Node = 'op[0]'
        Info: Total cell delay = 2.134 ns ( 39.87 % )
        Info: Total interconnect delay = 3.219 ns ( 60.13 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Tue Dec 13 21:22:57 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


