

================================================================
== Vivado HLS Report for 'Inverse'
================================================================
* Date:           Fri Jan 31 22:07:03 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        moments
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.501|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    8|    1|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    4|    4|         1|          1|          1|     4|    yes   |
        |- Loop 2  |    4|    4|         1|          1|          1|     4|    yes   |
        |- Loop 3  |    4|    4|         1|          1|          1|     4|    yes   |
        |- Loop 4  |    4|    4|         1|          1|          1|     4|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 1, States = { 5 }
  Pipeline-3 : II = 1, D = 1, States = { 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	8  / (tmp_8)
	2  / (!tmp_8 & !tmp_9)
	4  / (!tmp_8 & tmp_9 & !tmp_10)
	5  / (!tmp_8 & tmp_9 & tmp_10 & !tmp_11)
	6  / (!tmp_8 & tmp_9 & tmp_10 & tmp_11)
2 --> 
	3  / (!tmp_17) | (tmp)
	2  / (!tmp & tmp_17)
3 --> 
	7  / true
4 --> 
	3  / (!tmp_23) | (tmp_132)
	4  / (!tmp_132 & tmp_23)
5 --> 
	3  / (!tmp_31) | (tmp_134)
	5  / (!tmp_134 & tmp_31)
6 --> 
	3  / (!tmp_27) | (tmp_133)
	6  / (!tmp_133 & tmp_27)
7 --> 
	8  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.19>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%N_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %N_read) nounwind" [./include/imgproc/../core/xf_math.h:224]   --->   Operation 9 'read' 'N_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x) nounwind" [./include/imgproc/../core/xf_math.h:224]   --->   Operation 10 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmpx = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %x_read, i32 12, i32 15)" [./include/imgproc/../core/xf_math.h:235]   --->   Operation 11 'partselect' 'tmpx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmpx_4 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %x_read, i32 8, i32 11)" [./include/imgproc/../core/xf_math.h:236]   --->   Operation 12 'partselect' 'tmpx_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmpx_5 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %x_read, i32 4, i32 7)" [./include/imgproc/../core/xf_math.h:237]   --->   Operation 13 'partselect' 'tmpx_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmpx_6 = trunc i16 %x_read to i4" [./include/imgproc/../core/xf_math.h:238]   --->   Operation 14 'trunc' 'tmpx_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.42ns)   --->   "%tmp_8 = icmp eq i16 %x_read, 0" [./include/imgproc/../core/xf_math.h:242]   --->   Operation 15 'icmp' 'tmp_8' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br i1 %tmp_8, label %12, label %1" [./include/imgproc/../core/xf_math.h:242]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "%tmp_9 = icmp eq i4 %tmpx, 0" [./include/imgproc/../core/xf_math.h:246]   --->   Operation 17 'icmp' 'tmp_9' <Predicate = (!tmp_8)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %4, label %.preheader15.preheader" [./include/imgproc/../core/xf_math.h:246]   --->   Operation 18 'br' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %.preheader15" [./include/imgproc/../core/xf_math.h:249]   --->   Operation 19 'br' <Predicate = (!tmp_8 & !tmp_9)> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (1.30ns)   --->   "%tmp_10 = icmp eq i4 %tmpx_4, 0" [./include/imgproc/../core/xf_math.h:259]   --->   Operation 20 'icmp' 'tmp_10' <Predicate = (!tmp_8 & tmp_9)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp_10, label %7, label %.preheader12.preheader" [./include/imgproc/../core/xf_math.h:259]   --->   Operation 21 'br' <Predicate = (!tmp_8 & tmp_9)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %.preheader12" [./include/imgproc/../core/xf_math.h:262]   --->   Operation 22 'br' <Predicate = (!tmp_8 & tmp_9 & !tmp_10)> <Delay = 1.76>
ST_1 : Operation 23 [1/1] (1.30ns)   --->   "%tmp_11 = icmp eq i4 %tmpx_5, 0" [./include/imgproc/../core/xf_math.h:272]   --->   Operation 23 'icmp' 'tmp_11' <Predicate = (!tmp_8 & tmp_9 & tmp_10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %.preheader.preheader, label %.preheader9.preheader" [./include/imgproc/../core/xf_math.h:272]   --->   Operation 24 'br' <Predicate = (!tmp_8 & tmp_9 & tmp_10)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader9" [./include/imgproc/../core/xf_math.h:275]   --->   Operation 25 'br' <Predicate = (!tmp_8 & tmp_9 & tmp_10 & !tmp_11)> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader" [./include/imgproc/../core/xf_math.h:288]   --->   Operation 26 'br' <Predicate = (!tmp_8 & tmp_9 & tmp_10 & tmp_11)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.81>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp1 = phi i3 [ %pos, %3 ], [ 0, %.preheader15.preheader ]"   --->   Operation 27 'phi' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %tmp1, i32 2)" [./include/imgproc/../core/xf_math.h:249]   --->   Operation 28 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.65ns)   --->   "%pos = add i3 %tmp1, 1" [./include/imgproc/../core/xf_math.h:249]   --->   Operation 29 'add' 'pos' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br i1 %tmp, label %.loopexit3_ifconv.loopexit39, label %2" [./include/imgproc/../core/xf_math.h:249]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str43) nounwind" [./include/imgproc/../core/xf_math.h:249]   --->   Operation 31 'specregionbegin' 'tmp_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 4, i32 4, [1 x i8]* @p_str) nounwind" [./include/imgproc/../core/xf_math.h:250]   --->   Operation 32 'speclooptripcount' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./include/imgproc/../core/xf_math.h:251]   --->   Operation 33 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.65ns)   --->   "%tmp_15 = sub i3 3, %tmp1" [./include/imgproc/../core/xf_math.h:252]   --->   Operation 34 'sub' 'tmp_15' <Predicate = (!tmp)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node tmp_17)   --->   "%tmp_19_cast = zext i3 %tmp_15 to i4" [./include/imgproc/../core/xf_math.h:252]   --->   Operation 35 'zext' 'tmp_19_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node tmp_17)   --->   "%tmp_16 = lshr i4 %tmpx, %tmp_19_cast" [./include/imgproc/../core/xf_math.h:252]   --->   Operation 36 'lshr' 'tmp_16' <Predicate = (!tmp)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (2.39ns) (out node of the LUT)   --->   "%tmp_17 = icmp eq i4 %tmp_16, 0" [./include/imgproc/../core/xf_math.h:253]   --->   Operation 37 'icmp' 'tmp_17' <Predicate = (!tmp)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.76ns)   --->   "br i1 %tmp_17, label %3, label %.loopexit3_ifconv.loopexit39" [./include/imgproc/../core/xf_math.h:253]   --->   Operation 38 'br' <Predicate = (!tmp)> <Delay = 1.76>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str43, i32 %tmp_14) nounwind" [./include/imgproc/../core/xf_math.h:257]   --->   Operation 39 'specregionend' 'empty' <Predicate = (!tmp & tmp_17)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br label %.preheader15" [./include/imgproc/../core/xf_math.h:249]   --->   Operation 40 'br' <Predicate = (!tmp & tmp_17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.37>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%pos_6_ph1 = phi i3 [ %pos, %2 ], [ 0, %.preheader15 ]"   --->   Operation 41 'phi' 'pos_6_ph1' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.86ns)   --->   "br label %.loopexit3_ifconv"   --->   Operation 42 'br' <Predicate = (!tmp_9)> <Delay = 1.86>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%pos_6_ph2 = phi i3 [ %pos_4, %5 ], [ 0, %.preheader12 ]"   --->   Operation 43 'phi' 'pos_6_ph2' <Predicate = (tmp_9 & !tmp_10)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.86ns)   --->   "br label %.loopexit3_ifconv"   --->   Operation 44 'br' <Predicate = (tmp_9 & !tmp_10)> <Delay = 1.86>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%pos_6_ph3 = phi i3 [ %pos_5, %8 ], [ 0, %.preheader9 ]"   --->   Operation 45 'phi' 'pos_6_ph3' <Predicate = (tmp_9 & tmp_10 & !tmp_11)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.86ns)   --->   "br label %.loopexit3_ifconv"   --->   Operation 46 'br' <Predicate = (tmp_9 & tmp_10 & !tmp_11)> <Delay = 1.86>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%pos_6_ph = phi i3 [ %pos_7, %10 ], [ 0, %.preheader ]"   --->   Operation 47 'phi' 'pos_6_ph' <Predicate = (tmp_9 & tmp_10 & tmp_11)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.86ns)   --->   "br label %.loopexit3_ifconv"   --->   Operation 48 'br' <Predicate = (tmp_9 & tmp_10 & tmp_11)> <Delay = 1.86>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%pos_6 = phi i3 [ %pos_6_ph, %.loopexit3_ifconv.loopexit ], [ %pos_6_ph3, %.loopexit3_ifconv.loopexit35 ], [ %pos_6_ph2, %.loopexit3_ifconv.loopexit37 ], [ %pos_6_ph1, %.loopexit3_ifconv.loopexit39 ]" [./include/imgproc/../core/xf_math.h:288]   --->   Operation 49 'phi' 'pos_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node B_L)   --->   "%block_2 = phi i4 [ -4, %.loopexit3_ifconv.loopexit ], [ -8, %.loopexit3_ifconv.loopexit35 ], [ 4, %.loopexit3_ifconv.loopexit37 ], [ 0, %.loopexit3_ifconv.loopexit39 ]"   --->   Operation 50 'phi' 'block_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node B_L)   --->   "%pos_6_cast = zext i3 %pos_6 to i5" [./include/imgproc/../core/xf_math.h:288]   --->   Operation 51 'zext' 'pos_6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node B_L)   --->   "%block_2_cast = zext i4 %block_2 to i5"   --->   Operation 52 'zext' 'block_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.73ns) (out node of the LUT)   --->   "%B_L = add i5 %pos_6_cast, %block_2_cast" [./include/imgproc/../core/xf_math.h:299]   --->   Operation 53 'add' 'B_L' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.78ns)   --->   "%tmp_33 = add i5 -1, %B_L" [./include/imgproc/../core/xf_math.h:302]   --->   Operation 54 'add' 'tmp_33' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 1> <Delay = 5.81>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_1 = phi i3 [ %pos_4, %6 ], [ 0, %.preheader12.preheader ]"   --->   Operation 55 'phi' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %tmp_1, i32 2)" [./include/imgproc/../core/xf_math.h:262]   --->   Operation 56 'bitselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.65ns)   --->   "%pos_4 = add i3 %tmp_1, 1" [./include/imgproc/../core/xf_math.h:262]   --->   Operation 57 'add' 'pos_4' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.76ns)   --->   "br i1 %tmp_132, label %.loopexit3_ifconv.loopexit37, label %5" [./include/imgproc/../core/xf_math.h:262]   --->   Operation 58 'br' <Predicate = true> <Delay = 1.76>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str44) nounwind" [./include/imgproc/../core/xf_math.h:262]   --->   Operation 59 'specregionbegin' 'tmp_20' <Predicate = (!tmp_132)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 4, i32 4, [1 x i8]* @p_str) nounwind" [./include/imgproc/../core/xf_math.h:263]   --->   Operation 60 'speclooptripcount' <Predicate = (!tmp_132)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./include/imgproc/../core/xf_math.h:264]   --->   Operation 61 'specpipeline' <Predicate = (!tmp_132)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.65ns)   --->   "%tmp_21 = sub i3 3, %tmp_1" [./include/imgproc/../core/xf_math.h:265]   --->   Operation 62 'sub' 'tmp_21' <Predicate = (!tmp_132)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_23)   --->   "%tmp_25_cast = zext i3 %tmp_21 to i4" [./include/imgproc/../core/xf_math.h:265]   --->   Operation 63 'zext' 'tmp_25_cast' <Predicate = (!tmp_132)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_23)   --->   "%tmp_22 = lshr i4 %tmpx_4, %tmp_25_cast" [./include/imgproc/../core/xf_math.h:265]   --->   Operation 64 'lshr' 'tmp_22' <Predicate = (!tmp_132)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (2.39ns) (out node of the LUT)   --->   "%tmp_23 = icmp eq i4 %tmp_22, 0" [./include/imgproc/../core/xf_math.h:266]   --->   Operation 65 'icmp' 'tmp_23' <Predicate = (!tmp_132)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (1.76ns)   --->   "br i1 %tmp_23, label %6, label %.loopexit3_ifconv.loopexit37" [./include/imgproc/../core/xf_math.h:266]   --->   Operation 66 'br' <Predicate = (!tmp_132)> <Delay = 1.76>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str44, i32 %tmp_20) nounwind" [./include/imgproc/../core/xf_math.h:270]   --->   Operation 67 'specregionend' 'empty_93' <Predicate = (!tmp_132 & tmp_23)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br label %.preheader12" [./include/imgproc/../core/xf_math.h:262]   --->   Operation 68 'br' <Predicate = (!tmp_132 & tmp_23)> <Delay = 0.00>

State 5 <SV = 1> <Delay = 5.81>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_2 = phi i3 [ %pos_5, %9 ], [ 0, %.preheader9.preheader ]"   --->   Operation 69 'phi' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %tmp_2, i32 2)" [./include/imgproc/../core/xf_math.h:275]   --->   Operation 70 'bitselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.65ns)   --->   "%pos_5 = add i3 %tmp_2, 1" [./include/imgproc/../core/xf_math.h:275]   --->   Operation 71 'add' 'pos_5' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (1.76ns)   --->   "br i1 %tmp_134, label %.loopexit3_ifconv.loopexit35, label %8" [./include/imgproc/../core/xf_math.h:275]   --->   Operation 72 'br' <Predicate = true> <Delay = 1.76>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str45) nounwind" [./include/imgproc/../core/xf_math.h:275]   --->   Operation 73 'specregionbegin' 'tmp_28' <Predicate = (!tmp_134)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 4, i32 4, [1 x i8]* @p_str) nounwind" [./include/imgproc/../core/xf_math.h:276]   --->   Operation 74 'speclooptripcount' <Predicate = (!tmp_134)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./include/imgproc/../core/xf_math.h:277]   --->   Operation 75 'specpipeline' <Predicate = (!tmp_134)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.65ns)   --->   "%tmp_29 = sub i3 3, %tmp_2" [./include/imgproc/../core/xf_math.h:278]   --->   Operation 76 'sub' 'tmp_29' <Predicate = (!tmp_134)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_33_cast = zext i3 %tmp_29 to i4" [./include/imgproc/../core/xf_math.h:278]   --->   Operation 77 'zext' 'tmp_33_cast' <Predicate = (!tmp_134)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_30 = lshr i4 %tmpx_5, %tmp_33_cast" [./include/imgproc/../core/xf_math.h:278]   --->   Operation 78 'lshr' 'tmp_30' <Predicate = (!tmp_134)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (2.39ns) (out node of the LUT)   --->   "%tmp_31 = icmp eq i4 %tmp_30, 0" [./include/imgproc/../core/xf_math.h:279]   --->   Operation 79 'icmp' 'tmp_31' <Predicate = (!tmp_134)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (1.76ns)   --->   "br i1 %tmp_31, label %9, label %.loopexit3_ifconv.loopexit35" [./include/imgproc/../core/xf_math.h:279]   --->   Operation 80 'br' <Predicate = (!tmp_134)> <Delay = 1.76>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str45, i32 %tmp_28) nounwind" [./include/imgproc/../core/xf_math.h:283]   --->   Operation 81 'specregionend' 'empty_94' <Predicate = (!tmp_134 & tmp_31)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader9" [./include/imgproc/../core/xf_math.h:275]   --->   Operation 82 'br' <Predicate = (!tmp_134 & tmp_31)> <Delay = 0.00>

State 6 <SV = 1> <Delay = 5.81>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_3 = phi i3 [ %pos_7, %11 ], [ 0, %.preheader.preheader ]"   --->   Operation 83 'phi' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %tmp_3, i32 2)" [./include/imgproc/../core/xf_math.h:288]   --->   Operation 84 'bitselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.65ns)   --->   "%pos_7 = add i3 %tmp_3, 1" [./include/imgproc/../core/xf_math.h:288]   --->   Operation 85 'add' 'pos_7' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (1.76ns)   --->   "br i1 %tmp_133, label %.loopexit3_ifconv.loopexit, label %10" [./include/imgproc/../core/xf_math.h:288]   --->   Operation 86 'br' <Predicate = true> <Delay = 1.76>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str46) nounwind" [./include/imgproc/../core/xf_math.h:288]   --->   Operation 87 'specregionbegin' 'tmp_24' <Predicate = (!tmp_133)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 4, i32 4, [1 x i8]* @p_str) nounwind" [./include/imgproc/../core/xf_math.h:289]   --->   Operation 88 'speclooptripcount' <Predicate = (!tmp_133)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./include/imgproc/../core/xf_math.h:290]   --->   Operation 89 'specpipeline' <Predicate = (!tmp_133)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.65ns)   --->   "%tmp_25 = sub i3 3, %tmp_3" [./include/imgproc/../core/xf_math.h:291]   --->   Operation 90 'sub' 'tmp_25' <Predicate = (!tmp_133)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_27)   --->   "%tmp_29_cast = zext i3 %tmp_25 to i4" [./include/imgproc/../core/xf_math.h:291]   --->   Operation 91 'zext' 'tmp_29_cast' <Predicate = (!tmp_133)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_27)   --->   "%tmp_26 = lshr i4 %tmpx_6, %tmp_29_cast" [./include/imgproc/../core/xf_math.h:291]   --->   Operation 92 'lshr' 'tmp_26' <Predicate = (!tmp_133)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (2.39ns) (out node of the LUT)   --->   "%tmp_27 = icmp eq i4 %tmp_26, 0" [./include/imgproc/../core/xf_math.h:292]   --->   Operation 93 'icmp' 'tmp_27' <Predicate = (!tmp_133)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (1.76ns)   --->   "br i1 %tmp_27, label %11, label %.loopexit3_ifconv.loopexit" [./include/imgproc/../core/xf_math.h:292]   --->   Operation 94 'br' <Predicate = (!tmp_133)> <Delay = 1.76>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str46, i32 %tmp_24) nounwind" [./include/imgproc/../core/xf_math.h:296]   --->   Operation 95 'specregionend' 'empty_95' <Predicate = (!tmp_133 & tmp_27)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "br label %.preheader" [./include/imgproc/../core/xf_math.h:288]   --->   Operation 96 'br' <Predicate = (!tmp_133 & tmp_27)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 8.50>
ST_7 : Operation 97 [1/1] (1.36ns)   --->   "%tmp_32 = icmp eq i5 %B_L, 0" [./include/imgproc/../core/xf_math.h:301]   --->   Operation 97 'icmp' 'tmp_32' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp_139 = trunc i16 %x_read to i15" [./include/imgproc/../core/xf_math.h:301]   --->   Operation 98 'trunc' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp_40_cast_cast = zext i5 %tmp_33 to i15" [./include/imgproc/../core/xf_math.h:302]   --->   Operation 99 'zext' 'tmp_40_cast_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp_34 = shl i15 %tmp_139, %tmp_40_cast_cast" [./include/imgproc/../core/xf_math.h:302]   --->   Operation 100 'shl' 'tmp_34' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp_120 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %x_read, i32 4, i32 14)" [./include/imgproc/../core/xf_math.h:304]   --->   Operation 101 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp_121 = call i11 @_ssdm_op_PartSelect.i11.i15.i32.i32(i15 %tmp_34, i32 4, i32 14)" [./include/imgproc/../core/xf_math.h:304]   --->   Operation 102 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (3.88ns) (out node of the LUT)   --->   "%index = select i1 %tmp_32, i11 %tmp_120, i11 %tmp_121" [./include/imgproc/../core/xf_math.h:302]   --->   Operation 103 'select' 'index' <Predicate = true> <Delay = 3.88> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_35 = zext i11 %index to i64" [./include/imgproc/../core/xf_math.h:306]   --->   Operation 104 'zext' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%xf_division_lut_add = getelementptr inbounds [2049 x i16]* @xf_division_lut, i64 0, i64 %tmp_35" [./include/imgproc/../core/xf_math.h:306]   --->   Operation 105 'getelementptr' 'xf_division_lut_add' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [2/2] (3.25ns)   --->   "%xf_division_lut_loa = load i16* %xf_division_lut_add, align 2" [./include/imgproc/../core/xf_math.h:306]   --->   Operation 106 'load' 'xf_division_lut_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2049> <ROM>

State 8 <SV = 4> <Delay = 5.02>
ST_8 : Operation 107 [1/2] (3.25ns)   --->   "%xf_division_lut_loa = load i16* %xf_division_lut_add, align 2" [./include/imgproc/../core/xf_math.h:306]   --->   Operation 107 'load' 'xf_division_lut_loa' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2049> <ROM>
ST_8 : Operation 108 [1/1] (1.78ns)   --->   "%N = sub i5 -12, %B_L" [./include/imgproc/../core/xf_math.h:307]   --->   Operation 108 'sub' 'N' <Predicate = (!tmp_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%N_cast = zext i5 %N to i8" [./include/imgproc/../core/xf_math.h:307]   --->   Operation 109 'zext' 'N_cast' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (1.76ns)   --->   "br label %12" [./include/imgproc/../core/xf_math.h:309]   --->   Operation 110 'br' <Predicate = (!tmp_8)> <Delay = 1.76>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%N_write_assign = phi i8 [ %N_cast, %.loopexit3_ifconv ], [ %N_read_1, %0 ]" [./include/imgproc/../core/xf_math.h:311]   --->   Operation 111 'phi' 'N_write_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%p_0_in = phi i16 [ %xf_division_lut_loa, %.loopexit3_ifconv ], [ -1, %0 ]" [./include/imgproc/../core/xf_math.h:306]   --->   Operation 112 'phi' 'p_0_in' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%val = zext i16 %p_0_in to i32" [./include/imgproc/../core/xf_math.h:243]   --->   Operation 113 'zext' 'val' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i8 } undef, i32 %val, 0" [./include/imgproc/../core/xf_math.h:311]   --->   Operation 114 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i8 } %mrv, i8 %N_write_assign, 1" [./include/imgproc/../core/xf_math.h:311]   --->   Operation 115 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "ret { i32, i8 } %mrv_1" [./include/imgproc/../core/xf_math.h:311]   --->   Operation 116 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.2ns
The critical path consists of the following:
	wire read on port 'x' (./include/imgproc/../core/xf_math.h:224) [5]  (0 ns)
	'icmp' operation ('tmp_8', ./include/imgproc/../core/xf_math.h:242) [10]  (2.43 ns)
	multiplexor before 'phi' operation ('N', ./include/imgproc/../core/xf_math.h:311) with incoming values : ('N', ./include/imgproc/../core/xf_math.h:224) ('N_cast', ./include/imgproc/../core/xf_math.h:307) [130]  (1.77 ns)

 <State 2>: 5.82ns
The critical path consists of the following:
	'phi' operation ('tmp') with incoming values : ('pos', ./include/imgproc/../core/xf_math.h:249) [18]  (0 ns)
	'sub' operation ('tmp_15', ./include/imgproc/../core/xf_math.h:252) [26]  (1.65 ns)
	'lshr' operation ('tmp_16', ./include/imgproc/../core/xf_math.h:252) [28]  (0 ns)
	'icmp' operation ('tmp_17', ./include/imgproc/../core/xf_math.h:253) [29]  (2.4 ns)
	multiplexor before 'phi' operation ('pos') with incoming values : ('pos', ./include/imgproc/../core/xf_math.h:249) [35]  (1.77 ns)

 <State 3>: 5.38ns
The critical path consists of the following:
	'phi' operation ('pos') with incoming values : ('pos', ./include/imgproc/../core/xf_math.h:249) [35]  (0 ns)
	multiplexor before 'phi' operation ('pos_6', ./include/imgproc/../core/xf_math.h:288) with incoming values : ('pos', ./include/imgproc/../core/xf_math.h:249) ('pos', ./include/imgproc/../core/xf_math.h:262) ('pos', ./include/imgproc/../core/xf_math.h:275) ('pos', ./include/imgproc/../core/xf_math.h:288) [110]  (1.86 ns)
	'phi' operation ('pos_6', ./include/imgproc/../core/xf_math.h:288) with incoming values : ('pos', ./include/imgproc/../core/xf_math.h:249) ('pos', ./include/imgproc/../core/xf_math.h:262) ('pos', ./include/imgproc/../core/xf_math.h:275) ('pos', ./include/imgproc/../core/xf_math.h:288) [110]  (0 ns)
	'add' operation ('B_L', ./include/imgproc/../core/xf_math.h:299) [114]  (1.74 ns)
	'add' operation ('tmp_33', ./include/imgproc/../core/xf_math.h:302) [117]  (1.78 ns)

 <State 4>: 5.82ns
The critical path consists of the following:
	'phi' operation ('tmp') with incoming values : ('pos', ./include/imgproc/../core/xf_math.h:262) [43]  (0 ns)
	'sub' operation ('tmp_21', ./include/imgproc/../core/xf_math.h:265) [51]  (1.65 ns)
	'lshr' operation ('tmp_22', ./include/imgproc/../core/xf_math.h:265) [53]  (0 ns)
	'icmp' operation ('tmp_23', ./include/imgproc/../core/xf_math.h:266) [54]  (2.4 ns)
	multiplexor before 'phi' operation ('pos') with incoming values : ('pos', ./include/imgproc/../core/xf_math.h:262) [60]  (1.77 ns)

 <State 5>: 5.82ns
The critical path consists of the following:
	'phi' operation ('tmp') with incoming values : ('pos', ./include/imgproc/../core/xf_math.h:275) [68]  (0 ns)
	'sub' operation ('tmp_29', ./include/imgproc/../core/xf_math.h:278) [76]  (1.65 ns)
	'lshr' operation ('tmp_30', ./include/imgproc/../core/xf_math.h:278) [78]  (0 ns)
	'icmp' operation ('tmp_31', ./include/imgproc/../core/xf_math.h:279) [79]  (2.4 ns)
	multiplexor before 'phi' operation ('pos') with incoming values : ('pos', ./include/imgproc/../core/xf_math.h:275) [85]  (1.77 ns)

 <State 6>: 5.82ns
The critical path consists of the following:
	'phi' operation ('tmp') with incoming values : ('pos', ./include/imgproc/../core/xf_math.h:288) [90]  (0 ns)
	'sub' operation ('tmp_25', ./include/imgproc/../core/xf_math.h:291) [98]  (1.65 ns)
	'lshr' operation ('tmp_26', ./include/imgproc/../core/xf_math.h:291) [100]  (0 ns)
	'icmp' operation ('tmp_27', ./include/imgproc/../core/xf_math.h:292) [101]  (2.4 ns)
	multiplexor before 'phi' operation ('pos') with incoming values : ('pos', ./include/imgproc/../core/xf_math.h:288) [107]  (1.77 ns)

 <State 7>: 8.5ns
The critical path consists of the following:
	'icmp' operation ('tmp_32', ./include/imgproc/../core/xf_math.h:301) [115]  (1.36 ns)
	'select' operation ('index', ./include/imgproc/../core/xf_math.h:302) [122]  (3.88 ns)
	'getelementptr' operation ('xf_division_lut_add', ./include/imgproc/../core/xf_math.h:306) [124]  (0 ns)
	'load' operation ('xf_division_lut_loa', ./include/imgproc/../core/xf_math.h:306) on array 'xf_division_lut' [125]  (3.25 ns)

 <State 8>: 5.02ns
The critical path consists of the following:
	'load' operation ('xf_division_lut_loa', ./include/imgproc/../core/xf_math.h:306) on array 'xf_division_lut' [125]  (3.25 ns)
	multiplexor before 'phi' operation ('p_0_in', ./include/imgproc/../core/xf_math.h:306) with incoming values : ('xf_division_lut_loa', ./include/imgproc/../core/xf_math.h:306) [131]  (1.77 ns)
	'phi' operation ('p_0_in', ./include/imgproc/../core/xf_math.h:306) with incoming values : ('xf_division_lut_loa', ./include/imgproc/../core/xf_math.h:306) [131]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
