<stg><name>master_fix</name>


<trans_list>

<trans id="214" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="9" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="12" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="25" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="51" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="32">
<![CDATA[
arrayctor.loop67:0 %d = alloca i32 1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop67:1 %m_3_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_3_10_loc"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop67:2 %m_3_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_3_7_loc"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop67:3 %m_2_03_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_2_03_loc"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop67:4 %m_3_04_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="m_3_04_loc"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="36" op_0_bw="64">
<![CDATA[
arrayctor.loop67:5 %den2_V_0_0_05_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="den2_V_0_0_05_loc"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="36" op_0_bw="64">
<![CDATA[
arrayctor.loop67:6 %den2_V_0_1_06_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="den2_V_0_1_06_loc"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="36" op_0_bw="64">
<![CDATA[
arrayctor.loop67:7 %den2_V_0_2_07_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="den2_V_0_2_07_loc"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="36" op_0_bw="64">
<![CDATA[
arrayctor.loop67:8 %den2_V_0_3_08_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="den2_V_0_3_08_loc"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="36" op_0_bw="64">
<![CDATA[
arrayctor.loop67:9 %num_V_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="num_V_8_loc"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="35" op_0_bw="64">
<![CDATA[
arrayctor.loop67:15 %conv1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1"/><MemPortTyVec>2 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="35" op_0_bw="64">
<![CDATA[
arrayctor.loop67:16 %max1_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max1_V_0"/><MemPortTyVec>2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="35" op_0_bw="64">
<![CDATA[
arrayctor.loop67:17 %conv2_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="35" op_0_bw="64">
<![CDATA[
arrayctor.loop67:18 %max2_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="max2_V_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="35" op_0_bw="64">
<![CDATA[
arrayctor.loop67:19 %den1_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="den1_V_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="35" op_3_bw="19" op_4_bw="19" op_5_bw="20" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="19" op_14_bw="19" op_15_bw="22">
<![CDATA[
arrayctor.loop67:20 %call_ln15 = call void @convolution1_fix, i16 %input_r, i35 %conv1, i19 %firstKernel_f_V_0_0, i19 %firstKernel_f_V_0_1, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_0, i18 %firstKernel_f_V_1_1, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_2_1, i18 %firstKernel_f_V_2_2, i18 %firstKernel_f_V_3_0, i19 %firstKernel_f_V_3_1, i19 %firstKernel_f_V_3_2, i22 %firstBias_f_V

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop67:24 %store_ln254 = store i5 0, i5 %d

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="70" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="35" op_3_bw="19" op_4_bw="19" op_5_bw="20" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="19" op_14_bw="19" op_15_bw="22">
<![CDATA[
arrayctor.loop67:20 %call_ln15 = call void @convolution1_fix, i16 %input_r, i35 %conv1, i19 %firstKernel_f_V_0_0, i19 %firstKernel_f_V_0_1, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_0, i18 %firstKernel_f_V_1_1, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_2_1, i18 %firstKernel_f_V_2_2, i18 %firstKernel_f_V_3_0, i19 %firstKernel_f_V_3_1, i19 %firstKernel_f_V_3_2, i22 %firstBias_f_V

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="35" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayctor.loop67:21 %call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_213_1_VITIS_LOOP_214_2, i35 %conv1, i35 %max1_V_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="72" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="35" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayctor.loop67:21 %call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_213_1_VITIS_LOOP_214_2, i35 %conv1, i35 %max1_V_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="35" op_3_bw="20" op_4_bw="19" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="19" op_10_bw="19" op_11_bw="18" op_12_bw="20" op_13_bw="19" op_14_bw="19" op_15_bw="20" op_16_bw="19" op_17_bw="20" op_18_bw="19" op_19_bw="18" op_20_bw="21" op_21_bw="19" op_22_bw="19" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="19" op_27_bw="20" op_28_bw="21" op_29_bw="19" op_30_bw="18" op_31_bw="20" op_32_bw="20" op_33_bw="20" op_34_bw="20" op_35_bw="21" op_36_bw="0" op_37_bw="0">
<![CDATA[
arrayctor.loop67:22 %call_ln17 = call void @convolution2_fix, i35 %max1_V_0, i35 %conv2_0, i20 %secondKernel_f_V_0_0, i19 %secondKernel_f_V_0_1, i20 %secondKernel_f_V_0_2, i20 %secondKernel_f_V_0_3, i20 %secondKernel_f_V_0_4, i20 %secondKernel_f_V_0_5, i19 %secondKernel_f_V_0_6, i19 %secondKernel_f_V_0_7, i18 %secondKernel_f_V_1_0, i20 %secondKernel_f_V_1_1, i19 %secondKernel_f_V_1_2, i19 %secondKernel_f_V_1_3, i20 %secondKernel_f_V_1_4, i19 %secondKernel_f_V_1_5, i20 %secondKernel_f_V_1_6, i19 %secondKernel_f_V_1_7, i18 %secondKernel_f_V_2_0, i21 %secondKernel_f_V_2_1, i19 %secondKernel_f_V_2_2, i19 %secondKernel_f_V_2_3, i20 %secondKernel_f_V_2_4, i20 %secondKernel_f_V_2_5, i20 %secondKernel_f_V_2_6, i19 %secondKernel_f_V_2_7, i20 %secondKernel_f_V_3_0, i21 %secondKernel_f_V_3_1, i19 %secondKernel_f_V_3_2, i18 %secondKernel_f_V_3_3, i20 %secondKernel_f_V_3_4, i20 %secondKernel_f_V_3_5, i20 %secondKernel_f_V_3_6, i20 %secondKernel_f_V_3_7, i21 %secondBias_f_V

]]></Node>
<StgValue><ssdm name="call_ln17"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="74" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="35" op_3_bw="20" op_4_bw="19" op_5_bw="20" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="19" op_10_bw="19" op_11_bw="18" op_12_bw="20" op_13_bw="19" op_14_bw="19" op_15_bw="20" op_16_bw="19" op_17_bw="20" op_18_bw="19" op_19_bw="18" op_20_bw="21" op_21_bw="19" op_22_bw="19" op_23_bw="20" op_24_bw="20" op_25_bw="20" op_26_bw="19" op_27_bw="20" op_28_bw="21" op_29_bw="19" op_30_bw="18" op_31_bw="20" op_32_bw="20" op_33_bw="20" op_34_bw="20" op_35_bw="21" op_36_bw="0" op_37_bw="0">
<![CDATA[
arrayctor.loop67:22 %call_ln17 = call void @convolution2_fix, i35 %max1_V_0, i35 %conv2_0, i20 %secondKernel_f_V_0_0, i19 %secondKernel_f_V_0_1, i20 %secondKernel_f_V_0_2, i20 %secondKernel_f_V_0_3, i20 %secondKernel_f_V_0_4, i20 %secondKernel_f_V_0_5, i19 %secondKernel_f_V_0_6, i19 %secondKernel_f_V_0_7, i18 %secondKernel_f_V_1_0, i20 %secondKernel_f_V_1_1, i19 %secondKernel_f_V_1_2, i19 %secondKernel_f_V_1_3, i20 %secondKernel_f_V_1_4, i19 %secondKernel_f_V_1_5, i20 %secondKernel_f_V_1_6, i19 %secondKernel_f_V_1_7, i18 %secondKernel_f_V_2_0, i21 %secondKernel_f_V_2_1, i19 %secondKernel_f_V_2_2, i19 %secondKernel_f_V_2_3, i20 %secondKernel_f_V_2_4, i20 %secondKernel_f_V_2_5, i20 %secondKernel_f_V_2_6, i19 %secondKernel_f_V_2_7, i20 %secondKernel_f_V_3_0, i21 %secondKernel_f_V_3_1, i19 %secondKernel_f_V_3_2, i18 %secondKernel_f_V_3_3, i20 %secondKernel_f_V_3_4, i20 %secondKernel_f_V_3_5, i20 %secondKernel_f_V_3_6, i20 %secondKernel_f_V_3_7, i21 %secondBias_f_V

]]></Node>
<StgValue><ssdm name="call_ln17"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="75" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="35" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayctor.loop67:23 %call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_235_2, i35 %conv2_0, i35 %max2_V_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop67:10 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop67:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_12, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop67:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop67:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_12, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop67:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="35" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayctor.loop67:23 %call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_235_2, i35 %conv2_0, i35 %max2_V_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop67:25 %br_ln254 = br void %_Z12maxPool2_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EES5_.exit

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
_Z12maxPool2_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EES5_.exit:0 %d_2 = load i5 %d

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z12maxPool2_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EES5_.exit:1 %icmp_ln254 = icmp_eq  i5 %d_2, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln254"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z12maxPool2_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EES5_.exit:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z12maxPool2_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EES5_.exit:3 %add_ln254 = add i5 %d_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln254"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z12maxPool2_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EES5_.exit:4 %br_ln254 = br i1 %icmp_ln254, void %.split17, void %_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="5">
<![CDATA[
.split17:0 %zext_ln254 = zext i5 %d_2

]]></Node>
<StgValue><ssdm name="zext_ln254"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:7 %thirdBias_f_V_addr = getelementptr i21 %thirdBias_f_V, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="thirdBias_f_V_addr"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="21" op_0_bw="4">
<![CDATA[
.split17:8 %num_V = load i4 %thirdBias_f_V_addr

]]></Node>
<StgValue><ssdm name="num_V"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:16 %store_ln254 = store i5 %add_ln254, i5 %d

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="32">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:0 %sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="32">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:2 %den1_V_0_addr = getelementptr i35 %den1_V_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="den1_V_0_addr"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:3 %den1_V_0_load = load i4 %den1_V_0_addr

]]></Node>
<StgValue><ssdm name="den1_V_0_load"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:4 %den1_V_0_addr_1 = getelementptr i35 %den1_V_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:5 %den1_V_0_load_1 = load i4 %den1_V_0_addr_1

]]></Node>
<StgValue><ssdm name="den1_V_0_load_1"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:44 %store_ln297 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:45 %store_ln297 = store i64 0, i64 %sum

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.split17:1 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %d_2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="9">
<![CDATA[
.split17:2 %zext_ln259 = zext i9 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln259"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.split17:3 %tmp_16 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %d_2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="6">
<![CDATA[
.split17:4 %zext_ln259_4 = zext i6 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln259_4"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split17:5 %sub_ln259 = sub i10 %zext_ln259, i10 %zext_ln259_4

]]></Node>
<StgValue><ssdm name="sub_ln259"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="21" op_0_bw="4">
<![CDATA[
.split17:8 %num_V = load i4 %thirdBias_f_V_addr

]]></Node>
<StgValue><ssdm name="num_V"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="10" op_3_bw="35" op_4_bw="36" op_5_bw="21" op_6_bw="0">
<![CDATA[
.split17:9 %call_ln255 = call void @master_fix_Pipeline_VITIS_LOOP_256_2_VITIS_LOOP_257_3, i21 %num_V, i10 %sub_ln259, i35 %max2_V_0, i36 %num_V_8_loc, i21 %firstDense_f_V

]]></Node>
<StgValue><ssdm name="call_ln255"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="107" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="10" op_3_bw="35" op_4_bw="36" op_5_bw="21" op_6_bw="0">
<![CDATA[
.split17:9 %call_ln255 = call void @master_fix_Pipeline_VITIS_LOOP_256_2_VITIS_LOOP_257_3, i21 %num_V, i10 %sub_ln259, i35 %max2_V_0, i36 %num_V_8_loc, i21 %firstDense_f_V

]]></Node>
<StgValue><ssdm name="call_ln255"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split17:6 %specloopname_ln249 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln249"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.split17:10 %num_V_8_loc_load = load i36 %num_V_8_loc

]]></Node>
<StgValue><ssdm name="num_V_8_loc_load"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="35" op_0_bw="36">
<![CDATA[
.split17:11 %trunc_ln256 = trunc i36 %num_V_8_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln256"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
.split17:12 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %num_V_8_loc_load, i32 35

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
.split17:13 %num_V_3 = select i1 %tmp, i35 0, i35 %trunc_ln256

]]></Node>
<StgValue><ssdm name="num_V_3"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:14 %den1_V_0_addr_16 = getelementptr i35 %den1_V_0, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_16"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="35" op_1_bw="4">
<![CDATA[
.split17:15 %store_ln264 = store i35 %num_V_3, i4 %den1_V_0_addr_16

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
.split17:17 %br_ln0 = br void %_Z12maxPool2_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EES5_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="116" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:3 %den1_V_0_load = load i4 %den1_V_0_addr

]]></Node>
<StgValue><ssdm name="den1_V_0_load"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:5 %den1_V_0_load_1 = load i4 %den1_V_0_addr_1

]]></Node>
<StgValue><ssdm name="den1_V_0_load_1"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:6 %den1_V_0_addr_2 = getelementptr i35 %den1_V_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_2"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:7 %den1_V_0_load_2 = load i4 %den1_V_0_addr_2

]]></Node>
<StgValue><ssdm name="den1_V_0_load_2"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:8 %den1_V_0_addr_3 = getelementptr i35 %den1_V_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_3"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:9 %den1_V_0_load_3 = load i4 %den1_V_0_addr_3

]]></Node>
<StgValue><ssdm name="den1_V_0_load_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="122" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:7 %den1_V_0_load_2 = load i4 %den1_V_0_addr_2

]]></Node>
<StgValue><ssdm name="den1_V_0_load_2"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:9 %den1_V_0_load_3 = load i4 %den1_V_0_addr_3

]]></Node>
<StgValue><ssdm name="den1_V_0_load_3"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:10 %den1_V_0_addr_4 = getelementptr i35 %den1_V_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_4"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:11 %den1_V_0_load_4 = load i4 %den1_V_0_addr_4

]]></Node>
<StgValue><ssdm name="den1_V_0_load_4"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:12 %den1_V_0_addr_5 = getelementptr i35 %den1_V_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_5"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:13 %den1_V_0_load_5 = load i4 %den1_V_0_addr_5

]]></Node>
<StgValue><ssdm name="den1_V_0_load_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="128" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:11 %den1_V_0_load_4 = load i4 %den1_V_0_addr_4

]]></Node>
<StgValue><ssdm name="den1_V_0_load_4"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:13 %den1_V_0_load_5 = load i4 %den1_V_0_addr_5

]]></Node>
<StgValue><ssdm name="den1_V_0_load_5"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:14 %den1_V_0_addr_6 = getelementptr i35 %den1_V_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_6"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:15 %den1_V_0_load_6 = load i4 %den1_V_0_addr_6

]]></Node>
<StgValue><ssdm name="den1_V_0_load_6"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:16 %den1_V_0_addr_7 = getelementptr i35 %den1_V_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_7"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:17 %den1_V_0_load_7 = load i4 %den1_V_0_addr_7

]]></Node>
<StgValue><ssdm name="den1_V_0_load_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="134" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:15 %den1_V_0_load_6 = load i4 %den1_V_0_addr_6

]]></Node>
<StgValue><ssdm name="den1_V_0_load_6"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:17 %den1_V_0_load_7 = load i4 %den1_V_0_addr_7

]]></Node>
<StgValue><ssdm name="den1_V_0_load_7"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:18 %den1_V_0_addr_8 = getelementptr i35 %den1_V_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_8"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:19 %den1_V_0_load_8 = load i4 %den1_V_0_addr_8

]]></Node>
<StgValue><ssdm name="den1_V_0_load_8"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:20 %den1_V_0_addr_9 = getelementptr i35 %den1_V_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_9"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:21 %den1_V_0_load_9 = load i4 %den1_V_0_addr_9

]]></Node>
<StgValue><ssdm name="den1_V_0_load_9"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="140" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:19 %den1_V_0_load_8 = load i4 %den1_V_0_addr_8

]]></Node>
<StgValue><ssdm name="den1_V_0_load_8"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:21 %den1_V_0_load_9 = load i4 %den1_V_0_addr_9

]]></Node>
<StgValue><ssdm name="den1_V_0_load_9"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:22 %den1_V_0_addr_10 = getelementptr i35 %den1_V_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_10"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:23 %den1_V_0_load_10 = load i4 %den1_V_0_addr_10

]]></Node>
<StgValue><ssdm name="den1_V_0_load_10"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:24 %den1_V_0_addr_11 = getelementptr i35 %den1_V_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_11"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:25 %den1_V_0_load_11 = load i4 %den1_V_0_addr_11

]]></Node>
<StgValue><ssdm name="den1_V_0_load_11"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="146" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:23 %den1_V_0_load_10 = load i4 %den1_V_0_addr_10

]]></Node>
<StgValue><ssdm name="den1_V_0_load_10"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:25 %den1_V_0_load_11 = load i4 %den1_V_0_addr_11

]]></Node>
<StgValue><ssdm name="den1_V_0_load_11"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:26 %den1_V_0_addr_12 = getelementptr i35 %den1_V_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_12"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:27 %den1_V_0_load_12 = load i4 %den1_V_0_addr_12

]]></Node>
<StgValue><ssdm name="den1_V_0_load_12"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:28 %den1_V_0_addr_13 = getelementptr i35 %den1_V_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_13"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:29 %den1_V_0_load_13 = load i4 %den1_V_0_addr_13

]]></Node>
<StgValue><ssdm name="den1_V_0_load_13"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="152" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:27 %den1_V_0_load_12 = load i4 %den1_V_0_addr_12

]]></Node>
<StgValue><ssdm name="den1_V_0_load_12"/></StgValue>
</operation>

<operation id="153" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:29 %den1_V_0_load_13 = load i4 %den1_V_0_addr_13

]]></Node>
<StgValue><ssdm name="den1_V_0_load_13"/></StgValue>
</operation>

<operation id="154" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:30 %den1_V_0_addr_14 = getelementptr i35 %den1_V_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_14"/></StgValue>
</operation>

<operation id="155" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:31 %den1_V_0_load_14 = load i4 %den1_V_0_addr_14

]]></Node>
<StgValue><ssdm name="den1_V_0_load_14"/></StgValue>
</operation>

<operation id="156" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:32 %den1_V_0_addr_15 = getelementptr i35 %den1_V_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="den1_V_0_addr_15"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:33 %den1_V_0_load_15 = load i4 %den1_V_0_addr_15

]]></Node>
<StgValue><ssdm name="den1_V_0_load_15"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="158" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:31 %den1_V_0_load_14 = load i4 %den1_V_0_addr_14

]]></Node>
<StgValue><ssdm name="den1_V_0_load_14"/></StgValue>
</operation>

<operation id="159" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="35" op_0_bw="4">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:33 %den1_V_0_load_15 = load i4 %den1_V_0_addr_15

]]></Node>
<StgValue><ssdm name="den1_V_0_load_15"/></StgValue>
</operation>

<operation id="160" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="35" op_3_bw="35" op_4_bw="35" op_5_bw="35" op_6_bw="35" op_7_bw="35" op_8_bw="35" op_9_bw="35" op_10_bw="35" op_11_bw="35" op_12_bw="35" op_13_bw="35" op_14_bw="35" op_15_bw="35" op_16_bw="35" op_17_bw="36" op_18_bw="36" op_19_bw="36" op_20_bw="36">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:34 %call_ln1169 = call void @master_fix_Pipeline_VITIS_LOOP_276_1, i35 %den1_V_0_load, i35 %den1_V_0_load_1, i35 %den1_V_0_load_2, i35 %den1_V_0_load_3, i35 %den1_V_0_load_4, i35 %den1_V_0_load_5, i35 %den1_V_0_load_6, i35 %den1_V_0_load_7, i35 %den1_V_0_load_8, i35 %den1_V_0_load_9, i35 %den1_V_0_load_10, i35 %den1_V_0_load_11, i35 %den1_V_0_load_12, i35 %den1_V_0_load_13, i35 %den1_V_0_load_14, i35 %den1_V_0_load_15, i36 %den2_V_0_3_08_loc, i36 %den2_V_0_2_07_loc, i36 %den2_V_0_1_06_loc, i36 %den2_V_0_0_05_loc

]]></Node>
<StgValue><ssdm name="call_ln1169"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="161" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="35" op_3_bw="35" op_4_bw="35" op_5_bw="35" op_6_bw="35" op_7_bw="35" op_8_bw="35" op_9_bw="35" op_10_bw="35" op_11_bw="35" op_12_bw="35" op_13_bw="35" op_14_bw="35" op_15_bw="35" op_16_bw="35" op_17_bw="36" op_18_bw="36" op_19_bw="36" op_20_bw="36">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:34 %call_ln1169 = call void @master_fix_Pipeline_VITIS_LOOP_276_1, i35 %den1_V_0_load, i35 %den1_V_0_load_1, i35 %den1_V_0_load_2, i35 %den1_V_0_load_3, i35 %den1_V_0_load_4, i35 %den1_V_0_load_5, i35 %den1_V_0_load_6, i35 %den1_V_0_load_7, i35 %den1_V_0_load_8, i35 %den1_V_0_load_9, i35 %den1_V_0_load_10, i35 %den1_V_0_load_11, i35 %den1_V_0_load_12, i35 %den1_V_0_load_13, i35 %den1_V_0_load_14, i35 %den1_V_0_load_15, i36 %den2_V_0_3_08_loc, i36 %den2_V_0_2_07_loc, i36 %den2_V_0_1_06_loc, i36 %den2_V_0_0_05_loc

]]></Node>
<StgValue><ssdm name="call_ln1169"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="162" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:35 %den2_V_0_3_08_loc_load = load i36 %den2_V_0_3_08_loc

]]></Node>
<StgValue><ssdm name="den2_V_0_3_08_loc_load"/></StgValue>
</operation>

<operation id="163" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:36 %den2_V_0_2_07_loc_load = load i36 %den2_V_0_2_07_loc

]]></Node>
<StgValue><ssdm name="den2_V_0_2_07_loc_load"/></StgValue>
</operation>

<operation id="164" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:37 %den2_V_0_1_06_loc_load = load i36 %den2_V_0_1_06_loc

]]></Node>
<StgValue><ssdm name="den2_V_0_1_06_loc_load"/></StgValue>
</operation>

<operation id="165" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:38 %den2_V_0_0_05_loc_load = load i36 %den2_V_0_0_05_loc

]]></Node>
<StgValue><ssdm name="den2_V_0_0_05_loc_load"/></StgValue>
</operation>

<operation id="166" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:39 %call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_291_1, i36 %den2_V_0_0_05_loc_load, i36 %den2_V_0_1_06_loc_load, i36 %den2_V_0_2_07_loc_load, i36 %den2_V_0_3_08_loc_load, i64 %m_3_04_loc, i64 %m_2_03_loc, i64 %m_3_7_loc, i64 %m_3_10_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="167" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="36" op_2_bw="36" op_3_bw="36" op_4_bw="36" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:39 %call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_291_1, i36 %den2_V_0_0_05_loc_load, i36 %den2_V_0_1_06_loc_load, i36 %den2_V_0_2_07_loc_load, i36 %den2_V_0_3_08_loc_load, i64 %m_3_04_loc, i64 %m_2_03_loc, i64 %m_3_7_loc, i64 %m_3_10_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="168" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:40 %m_3_04_loc_load = load i64 %m_3_04_loc

]]></Node>
<StgValue><ssdm name="m_3_04_loc_load"/></StgValue>
</operation>

<operation id="169" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:41 %m_2_03_loc_load = load i64 %m_2_03_loc

]]></Node>
<StgValue><ssdm name="m_2_03_loc_load"/></StgValue>
</operation>

<operation id="170" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:42 %m_3_7_loc_load = load i64 %m_3_7_loc

]]></Node>
<StgValue><ssdm name="m_3_7_loc_load"/></StgValue>
</operation>

<operation id="171" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:43 %m_3_10_loc_load = load i64 %m_3_10_loc

]]></Node>
<StgValue><ssdm name="m_3_10_loc_load"/></StgValue>
</operation>

<operation id="172" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
_Z10dense1_fixPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA14_S3_PS2_S8_.exit.preheader:46 %br_ln297 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="173" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader7:0 %i_3 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="174" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7:1 %icmp_ln297 = icmp_eq  i3 %i_3, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln297"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:2 %empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="176" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7:3 %add_ln297 = add i3 %i_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln297"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:4 %br_ln297 = br i1 %icmp_ln297, void %.split7, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="3">
<![CDATA[
.split7:2 %trunc_ln299 = trunc i3 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln299"/></StgValue>
</operation>

<operation id="179" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7:3 %tmp_17 = mux i64 @_ssdm_op_Mux.ap_auto.4double.i2, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i2 %trunc_ln299

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="180" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split7:6 %store_ln297 = store i3 %add_ln297, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="181" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader.preheader:0 %sum_load_1 = load i64 %sum

]]></Node>
<StgValue><ssdm name="sum_load_1"/></StgValue>
</operation>

<operation id="182" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="32">
<![CDATA[
.preheader.preheader:1 %call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_302_3, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i64 %sum_load_1, i32 %out_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="183" st_id="26" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="184" st_id="27" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="185" st_id="28" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="186" st_id="29" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="187" st_id="30" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="188" st_id="31" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="189" st_id="32" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="190" st_id="33" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="191" st_id="34" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="192" st_id="35" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="193" st_id="36" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="194" st_id="37" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="195" st_id="38" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="196" st_id="39" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="197" st_id="40" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="198" st_id="41" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="199" st_id="42" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="200" st_id="43" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:4 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="201" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split7:0 %sum_load = load i64 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="202" st_id="44" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:5 %sum_1 = dadd i64 %sum_load, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="203" st_id="45" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:5 %sum_1 = dadd i64 %sum_load, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="204" st_id="46" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:5 %sum_1 = dadd i64 %sum_load, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="205" st_id="47" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:5 %sum_1 = dadd i64 %sum_load, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="206" st_id="48" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:5 %sum_1 = dadd i64 %sum_load, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="207" st_id="49" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:5 %sum_1 = dadd i64 %sum_load, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="208" st_id="50" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:5 %sum_1 = dadd i64 %sum_load, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="209" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:1 %specloopname_ln290 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln290"/></StgValue>
</operation>

<operation id="210" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split7:7 %store_ln299 = store i64 %sum_1, i64 %sum

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="211" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
.split7:8 %br_ln0 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="212" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="32">
<![CDATA[
.preheader.preheader:1 %call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_302_3, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i64 %sum_load_1, i32 %out_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="213" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0">
<![CDATA[
.preheader.preheader:2 %ret_ln23 = ret

]]></Node>
<StgValue><ssdm name="ret_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="271" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="272" name="out_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="273" name="firstKernel_f_V_0_0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="274" name="firstKernel_f_V_0_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="275" name="firstKernel_f_V_0_2" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="276" name="firstKernel_f_V_1_0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="277" name="firstKernel_f_V_1_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="278" name="firstKernel_f_V_1_2" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="279" name="firstKernel_f_V_2_0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="280" name="firstKernel_f_V_2_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="281" name="firstKernel_f_V_2_2" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="282" name="firstKernel_f_V_3_0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="283" name="firstKernel_f_V_3_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_3_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="284" name="firstKernel_f_V_3_2" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstKernel_f_V_3_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="285" name="firstBias_f_V" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstBias_f_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="286" name="secondKernel_f_V_0_0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="287" name="secondKernel_f_V_0_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="288" name="secondKernel_f_V_0_2" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="289" name="secondKernel_f_V_0_3" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="290" name="secondKernel_f_V_0_4" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="291" name="secondKernel_f_V_0_5" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="292" name="secondKernel_f_V_0_6" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_0_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="293" name="secondKernel_f_V_0_7" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_0_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="294" name="secondKernel_f_V_1_0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="295" name="secondKernel_f_V_1_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="296" name="secondKernel_f_V_1_2" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="297" name="secondKernel_f_V_1_3" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="298" name="secondKernel_f_V_1_4" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="299" name="secondKernel_f_V_1_5" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="300" name="secondKernel_f_V_1_6" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_1_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="301" name="secondKernel_f_V_1_7" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_1_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="302" name="secondKernel_f_V_2_0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="303" name="secondKernel_f_V_2_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="304" name="secondKernel_f_V_2_2" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="305" name="secondKernel_f_V_2_3" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="306" name="secondKernel_f_V_2_4" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="307" name="secondKernel_f_V_2_5" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="308" name="secondKernel_f_V_2_6" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_2_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="309" name="secondKernel_f_V_2_7" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_2_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="310" name="secondKernel_f_V_3_0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="311" name="secondKernel_f_V_3_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_3_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="312" name="secondKernel_f_V_3_2" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_3_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="313" name="secondKernel_f_V_3_3" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_3_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="314" name="secondKernel_f_V_3_4" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_3_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="315" name="secondKernel_f_V_3_5" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_3_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="316" name="secondKernel_f_V_3_6" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_3_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="317" name="secondKernel_f_V_3_7" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondKernel_f_V_3_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="318" name="secondBias_f_V" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="secondBias_f_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="319" name="thirdBias_f_V" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="thirdBias_f_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="320" name="firstDense_f_V" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="firstDense_f_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="322" from="StgValue_321" to="d" fromId="321" toId="53">
</dataflow>
<dataflow id="324" from="StgValue_323" to="m_3_10_loc" fromId="323" toId="54">
</dataflow>
<dataflow id="325" from="StgValue_323" to="m_3_7_loc" fromId="323" toId="55">
</dataflow>
<dataflow id="326" from="StgValue_323" to="m_2_03_loc" fromId="323" toId="56">
</dataflow>
<dataflow id="327" from="StgValue_323" to="m_3_04_loc" fromId="323" toId="57">
</dataflow>
<dataflow id="328" from="StgValue_323" to="den2_V_0_0_05_loc" fromId="323" toId="58">
</dataflow>
<dataflow id="329" from="StgValue_323" to="den2_V_0_1_06_loc" fromId="323" toId="59">
</dataflow>
<dataflow id="330" from="StgValue_323" to="den2_V_0_2_07_loc" fromId="323" toId="60">
</dataflow>
<dataflow id="331" from="StgValue_323" to="den2_V_0_3_08_loc" fromId="323" toId="61">
</dataflow>
<dataflow id="332" from="StgValue_323" to="num_V_8_loc" fromId="323" toId="62">
</dataflow>
<dataflow id="333" from="StgValue_323" to="conv1" fromId="323" toId="63">
</dataflow>
<dataflow id="334" from="StgValue_323" to="max1_V_0" fromId="323" toId="64">
</dataflow>
<dataflow id="335" from="StgValue_323" to="conv2_0" fromId="323" toId="65">
</dataflow>
<dataflow id="336" from="StgValue_323" to="max2_V_0" fromId="323" toId="66">
</dataflow>
<dataflow id="337" from="StgValue_323" to="den1_V_0" fromId="323" toId="67">
</dataflow>
<dataflow id="339" from="convolution1_fix" to="call_ln15" fromId="338" toId="68">
</dataflow>
<dataflow id="340" from="input_r" to="call_ln15" fromId="271" toId="68">
</dataflow>
<dataflow id="341" from="conv1" to="call_ln15" fromId="63" toId="68">
</dataflow>
<dataflow id="342" from="firstKernel_f_V_0_0" to="call_ln15" fromId="273" toId="68">
</dataflow>
<dataflow id="343" from="firstKernel_f_V_0_1" to="call_ln15" fromId="274" toId="68">
</dataflow>
<dataflow id="344" from="firstKernel_f_V_0_2" to="call_ln15" fromId="275" toId="68">
</dataflow>
<dataflow id="345" from="firstKernel_f_V_1_0" to="call_ln15" fromId="276" toId="68">
</dataflow>
<dataflow id="346" from="firstKernel_f_V_1_1" to="call_ln15" fromId="277" toId="68">
</dataflow>
<dataflow id="347" from="firstKernel_f_V_1_2" to="call_ln15" fromId="278" toId="68">
</dataflow>
<dataflow id="348" from="firstKernel_f_V_2_0" to="call_ln15" fromId="279" toId="68">
</dataflow>
<dataflow id="349" from="firstKernel_f_V_2_1" to="call_ln15" fromId="280" toId="68">
</dataflow>
<dataflow id="350" from="firstKernel_f_V_2_2" to="call_ln15" fromId="281" toId="68">
</dataflow>
<dataflow id="351" from="firstKernel_f_V_3_0" to="call_ln15" fromId="282" toId="68">
</dataflow>
<dataflow id="352" from="firstKernel_f_V_3_1" to="call_ln15" fromId="283" toId="68">
</dataflow>
<dataflow id="353" from="firstKernel_f_V_3_2" to="call_ln15" fromId="284" toId="68">
</dataflow>
<dataflow id="354" from="firstBias_f_V" to="call_ln15" fromId="285" toId="68">
</dataflow>
<dataflow id="356" from="StgValue_355" to="store_ln254" fromId="355" toId="69">
</dataflow>
<dataflow id="357" from="d" to="store_ln254" fromId="53" toId="69">
</dataflow>
<dataflow id="358" from="convolution1_fix" to="call_ln15" fromId="338" toId="70">
</dataflow>
<dataflow id="359" from="input_r" to="call_ln15" fromId="271" toId="70">
</dataflow>
<dataflow id="360" from="conv1" to="call_ln15" fromId="63" toId="70">
</dataflow>
<dataflow id="361" from="firstKernel_f_V_0_0" to="call_ln15" fromId="273" toId="70">
</dataflow>
<dataflow id="362" from="firstKernel_f_V_0_1" to="call_ln15" fromId="274" toId="70">
</dataflow>
<dataflow id="363" from="firstKernel_f_V_0_2" to="call_ln15" fromId="275" toId="70">
</dataflow>
<dataflow id="364" from="firstKernel_f_V_1_0" to="call_ln15" fromId="276" toId="70">
</dataflow>
<dataflow id="365" from="firstKernel_f_V_1_1" to="call_ln15" fromId="277" toId="70">
</dataflow>
<dataflow id="366" from="firstKernel_f_V_1_2" to="call_ln15" fromId="278" toId="70">
</dataflow>
<dataflow id="367" from="firstKernel_f_V_2_0" to="call_ln15" fromId="279" toId="70">
</dataflow>
<dataflow id="368" from="firstKernel_f_V_2_1" to="call_ln15" fromId="280" toId="70">
</dataflow>
<dataflow id="369" from="firstKernel_f_V_2_2" to="call_ln15" fromId="281" toId="70">
</dataflow>
<dataflow id="370" from="firstKernel_f_V_3_0" to="call_ln15" fromId="282" toId="70">
</dataflow>
<dataflow id="371" from="firstKernel_f_V_3_1" to="call_ln15" fromId="283" toId="70">
</dataflow>
<dataflow id="372" from="firstKernel_f_V_3_2" to="call_ln15" fromId="284" toId="70">
</dataflow>
<dataflow id="373" from="firstBias_f_V" to="call_ln15" fromId="285" toId="70">
</dataflow>
<dataflow id="375" from="master_fix_Pipeline_VITIS_LOOP_213_1_VITIS_LOOP_214_2" to="call_ln0" fromId="374" toId="71">
</dataflow>
<dataflow id="376" from="conv1" to="call_ln0" fromId="63" toId="71">
</dataflow>
<dataflow id="377" from="max1_V_0" to="call_ln0" fromId="64" toId="71">
</dataflow>
<dataflow id="378" from="master_fix_Pipeline_VITIS_LOOP_213_1_VITIS_LOOP_214_2" to="call_ln0" fromId="374" toId="72">
</dataflow>
<dataflow id="379" from="conv1" to="call_ln0" fromId="63" toId="72">
</dataflow>
<dataflow id="380" from="max1_V_0" to="call_ln0" fromId="64" toId="72">
</dataflow>
<dataflow id="382" from="convolution2_fix" to="call_ln17" fromId="381" toId="73">
</dataflow>
<dataflow id="383" from="max1_V_0" to="call_ln17" fromId="64" toId="73">
</dataflow>
<dataflow id="384" from="conv2_0" to="call_ln17" fromId="65" toId="73">
</dataflow>
<dataflow id="385" from="secondKernel_f_V_0_0" to="call_ln17" fromId="286" toId="73">
</dataflow>
<dataflow id="386" from="secondKernel_f_V_0_1" to="call_ln17" fromId="287" toId="73">
</dataflow>
<dataflow id="387" from="secondKernel_f_V_0_2" to="call_ln17" fromId="288" toId="73">
</dataflow>
<dataflow id="388" from="secondKernel_f_V_0_3" to="call_ln17" fromId="289" toId="73">
</dataflow>
<dataflow id="389" from="secondKernel_f_V_0_4" to="call_ln17" fromId="290" toId="73">
</dataflow>
<dataflow id="390" from="secondKernel_f_V_0_5" to="call_ln17" fromId="291" toId="73">
</dataflow>
<dataflow id="391" from="secondKernel_f_V_0_6" to="call_ln17" fromId="292" toId="73">
</dataflow>
<dataflow id="392" from="secondKernel_f_V_0_7" to="call_ln17" fromId="293" toId="73">
</dataflow>
<dataflow id="393" from="secondKernel_f_V_1_0" to="call_ln17" fromId="294" toId="73">
</dataflow>
<dataflow id="394" from="secondKernel_f_V_1_1" to="call_ln17" fromId="295" toId="73">
</dataflow>
<dataflow id="395" from="secondKernel_f_V_1_2" to="call_ln17" fromId="296" toId="73">
</dataflow>
<dataflow id="396" from="secondKernel_f_V_1_3" to="call_ln17" fromId="297" toId="73">
</dataflow>
<dataflow id="397" from="secondKernel_f_V_1_4" to="call_ln17" fromId="298" toId="73">
</dataflow>
<dataflow id="398" from="secondKernel_f_V_1_5" to="call_ln17" fromId="299" toId="73">
</dataflow>
<dataflow id="399" from="secondKernel_f_V_1_6" to="call_ln17" fromId="300" toId="73">
</dataflow>
<dataflow id="400" from="secondKernel_f_V_1_7" to="call_ln17" fromId="301" toId="73">
</dataflow>
<dataflow id="401" from="secondKernel_f_V_2_0" to="call_ln17" fromId="302" toId="73">
</dataflow>
<dataflow id="402" from="secondKernel_f_V_2_1" to="call_ln17" fromId="303" toId="73">
</dataflow>
<dataflow id="403" from="secondKernel_f_V_2_2" to="call_ln17" fromId="304" toId="73">
</dataflow>
<dataflow id="404" from="secondKernel_f_V_2_3" to="call_ln17" fromId="305" toId="73">
</dataflow>
<dataflow id="405" from="secondKernel_f_V_2_4" to="call_ln17" fromId="306" toId="73">
</dataflow>
<dataflow id="406" from="secondKernel_f_V_2_5" to="call_ln17" fromId="307" toId="73">
</dataflow>
<dataflow id="407" from="secondKernel_f_V_2_6" to="call_ln17" fromId="308" toId="73">
</dataflow>
<dataflow id="408" from="secondKernel_f_V_2_7" to="call_ln17" fromId="309" toId="73">
</dataflow>
<dataflow id="409" from="secondKernel_f_V_3_0" to="call_ln17" fromId="310" toId="73">
</dataflow>
<dataflow id="410" from="secondKernel_f_V_3_1" to="call_ln17" fromId="311" toId="73">
</dataflow>
<dataflow id="411" from="secondKernel_f_V_3_2" to="call_ln17" fromId="312" toId="73">
</dataflow>
<dataflow id="412" from="secondKernel_f_V_3_3" to="call_ln17" fromId="313" toId="73">
</dataflow>
<dataflow id="413" from="secondKernel_f_V_3_4" to="call_ln17" fromId="314" toId="73">
</dataflow>
<dataflow id="414" from="secondKernel_f_V_3_5" to="call_ln17" fromId="315" toId="73">
</dataflow>
<dataflow id="415" from="secondKernel_f_V_3_6" to="call_ln17" fromId="316" toId="73">
</dataflow>
<dataflow id="416" from="secondKernel_f_V_3_7" to="call_ln17" fromId="317" toId="73">
</dataflow>
<dataflow id="417" from="secondBias_f_V" to="call_ln17" fromId="318" toId="73">
</dataflow>
<dataflow id="418" from="convolution2_fix" to="call_ln17" fromId="381" toId="74">
</dataflow>
<dataflow id="419" from="max1_V_0" to="call_ln17" fromId="64" toId="74">
</dataflow>
<dataflow id="420" from="conv2_0" to="call_ln17" fromId="65" toId="74">
</dataflow>
<dataflow id="421" from="secondKernel_f_V_0_0" to="call_ln17" fromId="286" toId="74">
</dataflow>
<dataflow id="422" from="secondKernel_f_V_0_1" to="call_ln17" fromId="287" toId="74">
</dataflow>
<dataflow id="423" from="secondKernel_f_V_0_2" to="call_ln17" fromId="288" toId="74">
</dataflow>
<dataflow id="424" from="secondKernel_f_V_0_3" to="call_ln17" fromId="289" toId="74">
</dataflow>
<dataflow id="425" from="secondKernel_f_V_0_4" to="call_ln17" fromId="290" toId="74">
</dataflow>
<dataflow id="426" from="secondKernel_f_V_0_5" to="call_ln17" fromId="291" toId="74">
</dataflow>
<dataflow id="427" from="secondKernel_f_V_0_6" to="call_ln17" fromId="292" toId="74">
</dataflow>
<dataflow id="428" from="secondKernel_f_V_0_7" to="call_ln17" fromId="293" toId="74">
</dataflow>
<dataflow id="429" from="secondKernel_f_V_1_0" to="call_ln17" fromId="294" toId="74">
</dataflow>
<dataflow id="430" from="secondKernel_f_V_1_1" to="call_ln17" fromId="295" toId="74">
</dataflow>
<dataflow id="431" from="secondKernel_f_V_1_2" to="call_ln17" fromId="296" toId="74">
</dataflow>
<dataflow id="432" from="secondKernel_f_V_1_3" to="call_ln17" fromId="297" toId="74">
</dataflow>
<dataflow id="433" from="secondKernel_f_V_1_4" to="call_ln17" fromId="298" toId="74">
</dataflow>
<dataflow id="434" from="secondKernel_f_V_1_5" to="call_ln17" fromId="299" toId="74">
</dataflow>
<dataflow id="435" from="secondKernel_f_V_1_6" to="call_ln17" fromId="300" toId="74">
</dataflow>
<dataflow id="436" from="secondKernel_f_V_1_7" to="call_ln17" fromId="301" toId="74">
</dataflow>
<dataflow id="437" from="secondKernel_f_V_2_0" to="call_ln17" fromId="302" toId="74">
</dataflow>
<dataflow id="438" from="secondKernel_f_V_2_1" to="call_ln17" fromId="303" toId="74">
</dataflow>
<dataflow id="439" from="secondKernel_f_V_2_2" to="call_ln17" fromId="304" toId="74">
</dataflow>
<dataflow id="440" from="secondKernel_f_V_2_3" to="call_ln17" fromId="305" toId="74">
</dataflow>
<dataflow id="441" from="secondKernel_f_V_2_4" to="call_ln17" fromId="306" toId="74">
</dataflow>
<dataflow id="442" from="secondKernel_f_V_2_5" to="call_ln17" fromId="307" toId="74">
</dataflow>
<dataflow id="443" from="secondKernel_f_V_2_6" to="call_ln17" fromId="308" toId="74">
</dataflow>
<dataflow id="444" from="secondKernel_f_V_2_7" to="call_ln17" fromId="309" toId="74">
</dataflow>
<dataflow id="445" from="secondKernel_f_V_3_0" to="call_ln17" fromId="310" toId="74">
</dataflow>
<dataflow id="446" from="secondKernel_f_V_3_1" to="call_ln17" fromId="311" toId="74">
</dataflow>
<dataflow id="447" from="secondKernel_f_V_3_2" to="call_ln17" fromId="312" toId="74">
</dataflow>
<dataflow id="448" from="secondKernel_f_V_3_3" to="call_ln17" fromId="313" toId="74">
</dataflow>
<dataflow id="449" from="secondKernel_f_V_3_4" to="call_ln17" fromId="314" toId="74">
</dataflow>
<dataflow id="450" from="secondKernel_f_V_3_5" to="call_ln17" fromId="315" toId="74">
</dataflow>
<dataflow id="451" from="secondKernel_f_V_3_6" to="call_ln17" fromId="316" toId="74">
</dataflow>
<dataflow id="452" from="secondKernel_f_V_3_7" to="call_ln17" fromId="317" toId="74">
</dataflow>
<dataflow id="453" from="secondBias_f_V" to="call_ln17" fromId="318" toId="74">
</dataflow>
<dataflow id="455" from="master_fix_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_235_2" to="call_ln0" fromId="454" toId="75">
</dataflow>
<dataflow id="456" from="conv2_0" to="call_ln0" fromId="65" toId="75">
</dataflow>
<dataflow id="457" from="max2_V_0" to="call_ln0" fromId="66" toId="75">
</dataflow>
<dataflow id="459" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="458" toId="76">
</dataflow>
<dataflow id="461" from="empty_1" to="spectopmodule_ln0" fromId="460" toId="76">
</dataflow>
<dataflow id="463" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="462" toId="77">
</dataflow>
<dataflow id="464" from="input_r" to="specinterface_ln0" fromId="271" toId="77">
</dataflow>
<dataflow id="466" from="empty_12" to="specinterface_ln0" fromId="465" toId="77">
</dataflow>
<dataflow id="468" from="StgValue_467" to="specinterface_ln0" fromId="467" toId="77">
</dataflow>
<dataflow id="469" from="StgValue_467" to="specinterface_ln0" fromId="467" toId="77">
</dataflow>
<dataflow id="471" from="empty_10" to="specinterface_ln0" fromId="470" toId="77">
</dataflow>
<dataflow id="473" from="StgValue_472" to="specinterface_ln0" fromId="472" toId="77">
</dataflow>
<dataflow id="474" from="StgValue_467" to="specinterface_ln0" fromId="467" toId="77">
</dataflow>
<dataflow id="475" from="empty_10" to="specinterface_ln0" fromId="470" toId="77">
</dataflow>
<dataflow id="476" from="empty_10" to="specinterface_ln0" fromId="470" toId="77">
</dataflow>
<dataflow id="477" from="empty_10" to="specinterface_ln0" fromId="470" toId="77">
</dataflow>
<dataflow id="478" from="StgValue_467" to="specinterface_ln0" fromId="467" toId="77">
</dataflow>
<dataflow id="479" from="StgValue_467" to="specinterface_ln0" fromId="467" toId="77">
</dataflow>
<dataflow id="480" from="StgValue_467" to="specinterface_ln0" fromId="467" toId="77">
</dataflow>
<dataflow id="481" from="StgValue_467" to="specinterface_ln0" fromId="467" toId="77">
</dataflow>
<dataflow id="482" from="empty_10" to="specinterface_ln0" fromId="470" toId="77">
</dataflow>
<dataflow id="483" from="empty_10" to="specinterface_ln0" fromId="470" toId="77">
</dataflow>
<dataflow id="485" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="484" toId="78">
</dataflow>
<dataflow id="486" from="input_r" to="specbitsmap_ln0" fromId="271" toId="78">
</dataflow>
<dataflow id="487" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="462" toId="79">
</dataflow>
<dataflow id="488" from="out_r" to="specinterface_ln0" fromId="272" toId="79">
</dataflow>
<dataflow id="489" from="empty_12" to="specinterface_ln0" fromId="465" toId="79">
</dataflow>
<dataflow id="490" from="StgValue_467" to="specinterface_ln0" fromId="467" toId="79">
</dataflow>
<dataflow id="491" from="StgValue_467" to="specinterface_ln0" fromId="467" toId="79">
</dataflow>
<dataflow id="492" from="empty_10" to="specinterface_ln0" fromId="470" toId="79">
</dataflow>
<dataflow id="493" from="StgValue_472" to="specinterface_ln0" fromId="472" toId="79">
</dataflow>
<dataflow id="494" from="StgValue_467" to="specinterface_ln0" fromId="467" toId="79">
</dataflow>
<dataflow id="495" from="empty_10" to="specinterface_ln0" fromId="470" toId="79">
</dataflow>
<dataflow id="496" from="empty_10" to="specinterface_ln0" fromId="470" toId="79">
</dataflow>
<dataflow id="497" from="empty_10" to="specinterface_ln0" fromId="470" toId="79">
</dataflow>
<dataflow id="498" from="StgValue_467" to="specinterface_ln0" fromId="467" toId="79">
</dataflow>
<dataflow id="499" from="StgValue_467" to="specinterface_ln0" fromId="467" toId="79">
</dataflow>
<dataflow id="500" from="StgValue_467" to="specinterface_ln0" fromId="467" toId="79">
</dataflow>
<dataflow id="501" from="StgValue_467" to="specinterface_ln0" fromId="467" toId="79">
</dataflow>
<dataflow id="502" from="empty_10" to="specinterface_ln0" fromId="470" toId="79">
</dataflow>
<dataflow id="503" from="empty_10" to="specinterface_ln0" fromId="470" toId="79">
</dataflow>
<dataflow id="504" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="484" toId="80">
</dataflow>
<dataflow id="505" from="out_r" to="specbitsmap_ln0" fromId="272" toId="80">
</dataflow>
<dataflow id="506" from="master_fix_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_235_2" to="call_ln0" fromId="454" toId="81">
</dataflow>
<dataflow id="507" from="conv2_0" to="call_ln0" fromId="65" toId="81">
</dataflow>
<dataflow id="508" from="max2_V_0" to="call_ln0" fromId="66" toId="81">
</dataflow>
<dataflow id="509" from="d" to="d_2" fromId="53" toId="83">
</dataflow>
<dataflow id="510" from="d_2" to="icmp_ln254" fromId="83" toId="84">
</dataflow>
<dataflow id="512" from="StgValue_511" to="icmp_ln254" fromId="511" toId="84">
</dataflow>
<dataflow id="514" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="513" toId="85">
</dataflow>
<dataflow id="516" from="StgValue_515" to="empty" fromId="515" toId="85">
</dataflow>
<dataflow id="517" from="StgValue_515" to="empty" fromId="515" toId="85">
</dataflow>
<dataflow id="518" from="StgValue_515" to="empty" fromId="515" toId="85">
</dataflow>
<dataflow id="519" from="d_2" to="add_ln254" fromId="83" toId="86">
</dataflow>
<dataflow id="521" from="StgValue_520" to="add_ln254" fromId="520" toId="86">
</dataflow>
<dataflow id="522" from="icmp_ln254" to="br_ln254" fromId="84" toId="87">
</dataflow>
<dataflow id="523" from="d_2" to="zext_ln254" fromId="83" toId="88">
</dataflow>
<dataflow id="524" from="thirdBias_f_V" to="thirdBias_f_V_addr" fromId="319" toId="89">
</dataflow>
<dataflow id="526" from="StgValue_525" to="thirdBias_f_V_addr" fromId="525" toId="89">
</dataflow>
<dataflow id="527" from="zext_ln254" to="thirdBias_f_V_addr" fromId="88" toId="89">
</dataflow>
<dataflow id="528" from="thirdBias_f_V_addr" to="num_V" fromId="89" toId="90">
</dataflow>
<dataflow id="529" from="add_ln254" to="store_ln254" fromId="86" toId="91">
</dataflow>
<dataflow id="530" from="d" to="store_ln254" fromId="53" toId="91">
</dataflow>
<dataflow id="531" from="StgValue_321" to="sum" fromId="321" toId="92">
</dataflow>
<dataflow id="532" from="StgValue_321" to="i" fromId="321" toId="93">
</dataflow>
<dataflow id="533" from="den1_V_0" to="den1_V_0_addr" fromId="67" toId="94">
</dataflow>
<dataflow id="534" from="StgValue_525" to="den1_V_0_addr" fromId="525" toId="94">
</dataflow>
<dataflow id="535" from="StgValue_525" to="den1_V_0_addr" fromId="525" toId="94">
</dataflow>
<dataflow id="536" from="den1_V_0_addr" to="den1_V_0_load" fromId="94" toId="95">
</dataflow>
<dataflow id="537" from="den1_V_0" to="den1_V_0_addr_1" fromId="67" toId="96">
</dataflow>
<dataflow id="538" from="StgValue_525" to="den1_V_0_addr_1" fromId="525" toId="96">
</dataflow>
<dataflow id="539" from="StgValue_323" to="den1_V_0_addr_1" fromId="323" toId="96">
</dataflow>
<dataflow id="540" from="den1_V_0_addr_1" to="den1_V_0_load_1" fromId="96" toId="97">
</dataflow>
<dataflow id="542" from="StgValue_541" to="store_ln297" fromId="541" toId="98">
</dataflow>
<dataflow id="543" from="i" to="store_ln297" fromId="93" toId="98">
</dataflow>
<dataflow id="545" from="StgValue_544" to="store_ln297" fromId="544" toId="99">
</dataflow>
<dataflow id="546" from="sum" to="store_ln297" fromId="92" toId="99">
</dataflow>
<dataflow id="548" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp_s" fromId="547" toId="100">
</dataflow>
<dataflow id="549" from="d_2" to="tmp_s" fromId="83" toId="100">
</dataflow>
<dataflow id="551" from="StgValue_550" to="tmp_s" fromId="550" toId="100">
</dataflow>
<dataflow id="552" from="tmp_s" to="zext_ln259" fromId="100" toId="101">
</dataflow>
<dataflow id="554" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_16" fromId="553" toId="102">
</dataflow>
<dataflow id="555" from="d_2" to="tmp_16" fromId="83" toId="102">
</dataflow>
<dataflow id="557" from="StgValue_556" to="tmp_16" fromId="556" toId="102">
</dataflow>
<dataflow id="558" from="tmp_16" to="zext_ln259_4" fromId="102" toId="103">
</dataflow>
<dataflow id="559" from="zext_ln259" to="sub_ln259" fromId="101" toId="104">
</dataflow>
<dataflow id="560" from="zext_ln259_4" to="sub_ln259" fromId="103" toId="104">
</dataflow>
<dataflow id="561" from="thirdBias_f_V_addr" to="num_V" fromId="89" toId="105">
</dataflow>
<dataflow id="563" from="master_fix_Pipeline_VITIS_LOOP_256_2_VITIS_LOOP_257_3" to="call_ln255" fromId="562" toId="106">
</dataflow>
<dataflow id="564" from="num_V" to="call_ln255" fromId="105" toId="106">
</dataflow>
<dataflow id="565" from="sub_ln259" to="call_ln255" fromId="104" toId="106">
</dataflow>
<dataflow id="566" from="max2_V_0" to="call_ln255" fromId="66" toId="106">
</dataflow>
<dataflow id="567" from="num_V_8_loc" to="call_ln255" fromId="62" toId="106">
</dataflow>
<dataflow id="568" from="firstDense_f_V" to="call_ln255" fromId="320" toId="106">
</dataflow>
<dataflow id="569" from="master_fix_Pipeline_VITIS_LOOP_256_2_VITIS_LOOP_257_3" to="call_ln255" fromId="562" toId="107">
</dataflow>
<dataflow id="570" from="num_V" to="call_ln255" fromId="105" toId="107">
</dataflow>
<dataflow id="571" from="sub_ln259" to="call_ln255" fromId="104" toId="107">
</dataflow>
<dataflow id="572" from="max2_V_0" to="call_ln255" fromId="66" toId="107">
</dataflow>
<dataflow id="573" from="num_V_8_loc" to="call_ln255" fromId="62" toId="107">
</dataflow>
<dataflow id="574" from="firstDense_f_V" to="call_ln255" fromId="320" toId="107">
</dataflow>
<dataflow id="576" from="_ssdm_op_SpecLoopName" to="specloopname_ln249" fromId="575" toId="108">
</dataflow>
<dataflow id="578" from="empty_11" to="specloopname_ln249" fromId="577" toId="108">
</dataflow>
<dataflow id="579" from="num_V_8_loc" to="num_V_8_loc_load" fromId="62" toId="109">
</dataflow>
<dataflow id="580" from="num_V_8_loc_load" to="trunc_ln256" fromId="109" toId="110">
</dataflow>
<dataflow id="582" from="_ssdm_op_BitSelect.i1.i36.i32" to="tmp" fromId="581" toId="111">
</dataflow>
<dataflow id="583" from="num_V_8_loc_load" to="tmp" fromId="109" toId="111">
</dataflow>
<dataflow id="585" from="StgValue_584" to="tmp" fromId="584" toId="111">
</dataflow>
<dataflow id="586" from="tmp" to="num_V_3" fromId="111" toId="112">
</dataflow>
<dataflow id="588" from="StgValue_587" to="num_V_3" fromId="587" toId="112">
</dataflow>
<dataflow id="589" from="trunc_ln256" to="num_V_3" fromId="110" toId="112">
</dataflow>
<dataflow id="590" from="den1_V_0" to="den1_V_0_addr_16" fromId="67" toId="113">
</dataflow>
<dataflow id="591" from="StgValue_525" to="den1_V_0_addr_16" fromId="525" toId="113">
</dataflow>
<dataflow id="592" from="zext_ln254" to="den1_V_0_addr_16" fromId="88" toId="113">
</dataflow>
<dataflow id="593" from="num_V_3" to="store_ln264" fromId="112" toId="114">
</dataflow>
<dataflow id="594" from="den1_V_0_addr_16" to="store_ln264" fromId="113" toId="114">
</dataflow>
<dataflow id="595" from="den1_V_0_addr" to="den1_V_0_load" fromId="94" toId="116">
</dataflow>
<dataflow id="596" from="den1_V_0_addr_1" to="den1_V_0_load_1" fromId="96" toId="117">
</dataflow>
<dataflow id="597" from="den1_V_0" to="den1_V_0_addr_2" fromId="67" toId="118">
</dataflow>
<dataflow id="598" from="StgValue_525" to="den1_V_0_addr_2" fromId="525" toId="118">
</dataflow>
<dataflow id="600" from="StgValue_599" to="den1_V_0_addr_2" fromId="599" toId="118">
</dataflow>
<dataflow id="601" from="den1_V_0_addr_2" to="den1_V_0_load_2" fromId="118" toId="119">
</dataflow>
<dataflow id="602" from="den1_V_0" to="den1_V_0_addr_3" fromId="67" toId="120">
</dataflow>
<dataflow id="603" from="StgValue_525" to="den1_V_0_addr_3" fromId="525" toId="120">
</dataflow>
<dataflow id="605" from="StgValue_604" to="den1_V_0_addr_3" fromId="604" toId="120">
</dataflow>
<dataflow id="606" from="den1_V_0_addr_3" to="den1_V_0_load_3" fromId="120" toId="121">
</dataflow>
<dataflow id="607" from="den1_V_0_addr_2" to="den1_V_0_load_2" fromId="118" toId="122">
</dataflow>
<dataflow id="608" from="den1_V_0_addr_3" to="den1_V_0_load_3" fromId="120" toId="123">
</dataflow>
<dataflow id="609" from="den1_V_0" to="den1_V_0_addr_4" fromId="67" toId="124">
</dataflow>
<dataflow id="610" from="StgValue_525" to="den1_V_0_addr_4" fromId="525" toId="124">
</dataflow>
<dataflow id="612" from="StgValue_611" to="den1_V_0_addr_4" fromId="611" toId="124">
</dataflow>
<dataflow id="613" from="den1_V_0_addr_4" to="den1_V_0_load_4" fromId="124" toId="125">
</dataflow>
<dataflow id="614" from="den1_V_0" to="den1_V_0_addr_5" fromId="67" toId="126">
</dataflow>
<dataflow id="615" from="StgValue_525" to="den1_V_0_addr_5" fromId="525" toId="126">
</dataflow>
<dataflow id="617" from="StgValue_616" to="den1_V_0_addr_5" fromId="616" toId="126">
</dataflow>
<dataflow id="618" from="den1_V_0_addr_5" to="den1_V_0_load_5" fromId="126" toId="127">
</dataflow>
<dataflow id="619" from="den1_V_0_addr_4" to="den1_V_0_load_4" fromId="124" toId="128">
</dataflow>
<dataflow id="620" from="den1_V_0_addr_5" to="den1_V_0_load_5" fromId="126" toId="129">
</dataflow>
<dataflow id="621" from="den1_V_0" to="den1_V_0_addr_6" fromId="67" toId="130">
</dataflow>
<dataflow id="622" from="StgValue_525" to="den1_V_0_addr_6" fromId="525" toId="130">
</dataflow>
<dataflow id="624" from="StgValue_623" to="den1_V_0_addr_6" fromId="623" toId="130">
</dataflow>
<dataflow id="625" from="den1_V_0_addr_6" to="den1_V_0_load_6" fromId="130" toId="131">
</dataflow>
<dataflow id="626" from="den1_V_0" to="den1_V_0_addr_7" fromId="67" toId="132">
</dataflow>
<dataflow id="627" from="StgValue_525" to="den1_V_0_addr_7" fromId="525" toId="132">
</dataflow>
<dataflow id="629" from="StgValue_628" to="den1_V_0_addr_7" fromId="628" toId="132">
</dataflow>
<dataflow id="630" from="den1_V_0_addr_7" to="den1_V_0_load_7" fromId="132" toId="133">
</dataflow>
<dataflow id="631" from="den1_V_0_addr_6" to="den1_V_0_load_6" fromId="130" toId="134">
</dataflow>
<dataflow id="632" from="den1_V_0_addr_7" to="den1_V_0_load_7" fromId="132" toId="135">
</dataflow>
<dataflow id="633" from="den1_V_0" to="den1_V_0_addr_8" fromId="67" toId="136">
</dataflow>
<dataflow id="634" from="StgValue_525" to="den1_V_0_addr_8" fromId="525" toId="136">
</dataflow>
<dataflow id="636" from="StgValue_635" to="den1_V_0_addr_8" fromId="635" toId="136">
</dataflow>
<dataflow id="637" from="den1_V_0_addr_8" to="den1_V_0_load_8" fromId="136" toId="137">
</dataflow>
<dataflow id="638" from="den1_V_0" to="den1_V_0_addr_9" fromId="67" toId="138">
</dataflow>
<dataflow id="639" from="StgValue_525" to="den1_V_0_addr_9" fromId="525" toId="138">
</dataflow>
<dataflow id="641" from="StgValue_640" to="den1_V_0_addr_9" fromId="640" toId="138">
</dataflow>
<dataflow id="642" from="den1_V_0_addr_9" to="den1_V_0_load_9" fromId="138" toId="139">
</dataflow>
<dataflow id="643" from="den1_V_0_addr_8" to="den1_V_0_load_8" fromId="136" toId="140">
</dataflow>
<dataflow id="644" from="den1_V_0_addr_9" to="den1_V_0_load_9" fromId="138" toId="141">
</dataflow>
<dataflow id="645" from="den1_V_0" to="den1_V_0_addr_10" fromId="67" toId="142">
</dataflow>
<dataflow id="646" from="StgValue_525" to="den1_V_0_addr_10" fromId="525" toId="142">
</dataflow>
<dataflow id="648" from="StgValue_647" to="den1_V_0_addr_10" fromId="647" toId="142">
</dataflow>
<dataflow id="649" from="den1_V_0_addr_10" to="den1_V_0_load_10" fromId="142" toId="143">
</dataflow>
<dataflow id="650" from="den1_V_0" to="den1_V_0_addr_11" fromId="67" toId="144">
</dataflow>
<dataflow id="651" from="StgValue_525" to="den1_V_0_addr_11" fromId="525" toId="144">
</dataflow>
<dataflow id="653" from="StgValue_652" to="den1_V_0_addr_11" fromId="652" toId="144">
</dataflow>
<dataflow id="654" from="den1_V_0_addr_11" to="den1_V_0_load_11" fromId="144" toId="145">
</dataflow>
<dataflow id="655" from="den1_V_0_addr_10" to="den1_V_0_load_10" fromId="142" toId="146">
</dataflow>
<dataflow id="656" from="den1_V_0_addr_11" to="den1_V_0_load_11" fromId="144" toId="147">
</dataflow>
<dataflow id="657" from="den1_V_0" to="den1_V_0_addr_12" fromId="67" toId="148">
</dataflow>
<dataflow id="658" from="StgValue_525" to="den1_V_0_addr_12" fromId="525" toId="148">
</dataflow>
<dataflow id="660" from="StgValue_659" to="den1_V_0_addr_12" fromId="659" toId="148">
</dataflow>
<dataflow id="661" from="den1_V_0_addr_12" to="den1_V_0_load_12" fromId="148" toId="149">
</dataflow>
<dataflow id="662" from="den1_V_0" to="den1_V_0_addr_13" fromId="67" toId="150">
</dataflow>
<dataflow id="663" from="StgValue_525" to="den1_V_0_addr_13" fromId="525" toId="150">
</dataflow>
<dataflow id="665" from="StgValue_664" to="den1_V_0_addr_13" fromId="664" toId="150">
</dataflow>
<dataflow id="666" from="den1_V_0_addr_13" to="den1_V_0_load_13" fromId="150" toId="151">
</dataflow>
<dataflow id="667" from="den1_V_0_addr_12" to="den1_V_0_load_12" fromId="148" toId="152">
</dataflow>
<dataflow id="668" from="den1_V_0_addr_13" to="den1_V_0_load_13" fromId="150" toId="153">
</dataflow>
<dataflow id="669" from="den1_V_0" to="den1_V_0_addr_14" fromId="67" toId="154">
</dataflow>
<dataflow id="670" from="StgValue_525" to="den1_V_0_addr_14" fromId="525" toId="154">
</dataflow>
<dataflow id="672" from="StgValue_671" to="den1_V_0_addr_14" fromId="671" toId="154">
</dataflow>
<dataflow id="673" from="den1_V_0_addr_14" to="den1_V_0_load_14" fromId="154" toId="155">
</dataflow>
<dataflow id="674" from="den1_V_0" to="den1_V_0_addr_15" fromId="67" toId="156">
</dataflow>
<dataflow id="675" from="StgValue_525" to="den1_V_0_addr_15" fromId="525" toId="156">
</dataflow>
<dataflow id="677" from="StgValue_676" to="den1_V_0_addr_15" fromId="676" toId="156">
</dataflow>
<dataflow id="678" from="den1_V_0_addr_15" to="den1_V_0_load_15" fromId="156" toId="157">
</dataflow>
<dataflow id="679" from="den1_V_0_addr_14" to="den1_V_0_load_14" fromId="154" toId="158">
</dataflow>
<dataflow id="680" from="den1_V_0_addr_15" to="den1_V_0_load_15" fromId="156" toId="159">
</dataflow>
<dataflow id="682" from="master_fix_Pipeline_VITIS_LOOP_276_1" to="call_ln1169" fromId="681" toId="160">
</dataflow>
<dataflow id="683" from="den1_V_0_load" to="call_ln1169" fromId="116" toId="160">
</dataflow>
<dataflow id="684" from="den1_V_0_load_1" to="call_ln1169" fromId="117" toId="160">
</dataflow>
<dataflow id="685" from="den1_V_0_load_2" to="call_ln1169" fromId="122" toId="160">
</dataflow>
<dataflow id="686" from="den1_V_0_load_3" to="call_ln1169" fromId="123" toId="160">
</dataflow>
<dataflow id="687" from="den1_V_0_load_4" to="call_ln1169" fromId="128" toId="160">
</dataflow>
<dataflow id="688" from="den1_V_0_load_5" to="call_ln1169" fromId="129" toId="160">
</dataflow>
<dataflow id="689" from="den1_V_0_load_6" to="call_ln1169" fromId="134" toId="160">
</dataflow>
<dataflow id="690" from="den1_V_0_load_7" to="call_ln1169" fromId="135" toId="160">
</dataflow>
<dataflow id="691" from="den1_V_0_load_8" to="call_ln1169" fromId="140" toId="160">
</dataflow>
<dataflow id="692" from="den1_V_0_load_9" to="call_ln1169" fromId="141" toId="160">
</dataflow>
<dataflow id="693" from="den1_V_0_load_10" to="call_ln1169" fromId="146" toId="160">
</dataflow>
<dataflow id="694" from="den1_V_0_load_11" to="call_ln1169" fromId="147" toId="160">
</dataflow>
<dataflow id="695" from="den1_V_0_load_12" to="call_ln1169" fromId="152" toId="160">
</dataflow>
<dataflow id="696" from="den1_V_0_load_13" to="call_ln1169" fromId="153" toId="160">
</dataflow>
<dataflow id="697" from="den1_V_0_load_14" to="call_ln1169" fromId="158" toId="160">
</dataflow>
<dataflow id="698" from="den1_V_0_load_15" to="call_ln1169" fromId="159" toId="160">
</dataflow>
<dataflow id="699" from="den2_V_0_3_08_loc" to="call_ln1169" fromId="61" toId="160">
</dataflow>
<dataflow id="700" from="den2_V_0_2_07_loc" to="call_ln1169" fromId="60" toId="160">
</dataflow>
<dataflow id="701" from="den2_V_0_1_06_loc" to="call_ln1169" fromId="59" toId="160">
</dataflow>
<dataflow id="702" from="den2_V_0_0_05_loc" to="call_ln1169" fromId="58" toId="160">
</dataflow>
<dataflow id="703" from="master_fix_Pipeline_VITIS_LOOP_276_1" to="call_ln1169" fromId="681" toId="161">
</dataflow>
<dataflow id="704" from="den1_V_0_load" to="call_ln1169" fromId="116" toId="161">
</dataflow>
<dataflow id="705" from="den1_V_0_load_1" to="call_ln1169" fromId="117" toId="161">
</dataflow>
<dataflow id="706" from="den1_V_0_load_2" to="call_ln1169" fromId="122" toId="161">
</dataflow>
<dataflow id="707" from="den1_V_0_load_3" to="call_ln1169" fromId="123" toId="161">
</dataflow>
<dataflow id="708" from="den1_V_0_load_4" to="call_ln1169" fromId="128" toId="161">
</dataflow>
<dataflow id="709" from="den1_V_0_load_5" to="call_ln1169" fromId="129" toId="161">
</dataflow>
<dataflow id="710" from="den1_V_0_load_6" to="call_ln1169" fromId="134" toId="161">
</dataflow>
<dataflow id="711" from="den1_V_0_load_7" to="call_ln1169" fromId="135" toId="161">
</dataflow>
<dataflow id="712" from="den1_V_0_load_8" to="call_ln1169" fromId="140" toId="161">
</dataflow>
<dataflow id="713" from="den1_V_0_load_9" to="call_ln1169" fromId="141" toId="161">
</dataflow>
<dataflow id="714" from="den1_V_0_load_10" to="call_ln1169" fromId="146" toId="161">
</dataflow>
<dataflow id="715" from="den1_V_0_load_11" to="call_ln1169" fromId="147" toId="161">
</dataflow>
<dataflow id="716" from="den1_V_0_load_12" to="call_ln1169" fromId="152" toId="161">
</dataflow>
<dataflow id="717" from="den1_V_0_load_13" to="call_ln1169" fromId="153" toId="161">
</dataflow>
<dataflow id="718" from="den1_V_0_load_14" to="call_ln1169" fromId="158" toId="161">
</dataflow>
<dataflow id="719" from="den1_V_0_load_15" to="call_ln1169" fromId="159" toId="161">
</dataflow>
<dataflow id="720" from="den2_V_0_3_08_loc" to="call_ln1169" fromId="61" toId="161">
</dataflow>
<dataflow id="721" from="den2_V_0_2_07_loc" to="call_ln1169" fromId="60" toId="161">
</dataflow>
<dataflow id="722" from="den2_V_0_1_06_loc" to="call_ln1169" fromId="59" toId="161">
</dataflow>
<dataflow id="723" from="den2_V_0_0_05_loc" to="call_ln1169" fromId="58" toId="161">
</dataflow>
<dataflow id="724" from="den2_V_0_3_08_loc" to="den2_V_0_3_08_loc_load" fromId="61" toId="162">
</dataflow>
<dataflow id="725" from="den2_V_0_2_07_loc" to="den2_V_0_2_07_loc_load" fromId="60" toId="163">
</dataflow>
<dataflow id="726" from="den2_V_0_1_06_loc" to="den2_V_0_1_06_loc_load" fromId="59" toId="164">
</dataflow>
<dataflow id="727" from="den2_V_0_0_05_loc" to="den2_V_0_0_05_loc_load" fromId="58" toId="165">
</dataflow>
<dataflow id="729" from="master_fix_Pipeline_VITIS_LOOP_291_1" to="call_ln0" fromId="728" toId="166">
</dataflow>
<dataflow id="730" from="den2_V_0_0_05_loc_load" to="call_ln0" fromId="165" toId="166">
</dataflow>
<dataflow id="731" from="den2_V_0_1_06_loc_load" to="call_ln0" fromId="164" toId="166">
</dataflow>
<dataflow id="732" from="den2_V_0_2_07_loc_load" to="call_ln0" fromId="163" toId="166">
</dataflow>
<dataflow id="733" from="den2_V_0_3_08_loc_load" to="call_ln0" fromId="162" toId="166">
</dataflow>
<dataflow id="734" from="m_3_04_loc" to="call_ln0" fromId="57" toId="166">
</dataflow>
<dataflow id="735" from="m_2_03_loc" to="call_ln0" fromId="56" toId="166">
</dataflow>
<dataflow id="736" from="m_3_7_loc" to="call_ln0" fromId="55" toId="166">
</dataflow>
<dataflow id="737" from="m_3_10_loc" to="call_ln0" fromId="54" toId="166">
</dataflow>
<dataflow id="738" from="master_fix_Pipeline_VITIS_LOOP_291_1" to="call_ln0" fromId="728" toId="167">
</dataflow>
<dataflow id="739" from="den2_V_0_0_05_loc_load" to="call_ln0" fromId="165" toId="167">
</dataflow>
<dataflow id="740" from="den2_V_0_1_06_loc_load" to="call_ln0" fromId="164" toId="167">
</dataflow>
<dataflow id="741" from="den2_V_0_2_07_loc_load" to="call_ln0" fromId="163" toId="167">
</dataflow>
<dataflow id="742" from="den2_V_0_3_08_loc_load" to="call_ln0" fromId="162" toId="167">
</dataflow>
<dataflow id="743" from="m_3_04_loc" to="call_ln0" fromId="57" toId="167">
</dataflow>
<dataflow id="744" from="m_2_03_loc" to="call_ln0" fromId="56" toId="167">
</dataflow>
<dataflow id="745" from="m_3_7_loc" to="call_ln0" fromId="55" toId="167">
</dataflow>
<dataflow id="746" from="m_3_10_loc" to="call_ln0" fromId="54" toId="167">
</dataflow>
<dataflow id="747" from="m_3_04_loc" to="m_3_04_loc_load" fromId="57" toId="168">
</dataflow>
<dataflow id="748" from="m_2_03_loc" to="m_2_03_loc_load" fromId="56" toId="169">
</dataflow>
<dataflow id="749" from="m_3_7_loc" to="m_3_7_loc_load" fromId="55" toId="170">
</dataflow>
<dataflow id="750" from="m_3_10_loc" to="m_3_10_loc_load" fromId="54" toId="171">
</dataflow>
<dataflow id="751" from="i" to="i_3" fromId="93" toId="173">
</dataflow>
<dataflow id="752" from="i_3" to="icmp_ln297" fromId="173" toId="174">
</dataflow>
<dataflow id="754" from="StgValue_753" to="icmp_ln297" fromId="753" toId="174">
</dataflow>
<dataflow id="755" from="_ssdm_op_SpecLoopTripCount" to="empty_37" fromId="513" toId="175">
</dataflow>
<dataflow id="756" from="StgValue_611" to="empty_37" fromId="611" toId="175">
</dataflow>
<dataflow id="757" from="StgValue_611" to="empty_37" fromId="611" toId="175">
</dataflow>
<dataflow id="758" from="StgValue_611" to="empty_37" fromId="611" toId="175">
</dataflow>
<dataflow id="759" from="i_3" to="add_ln297" fromId="173" toId="176">
</dataflow>
<dataflow id="761" from="StgValue_760" to="add_ln297" fromId="760" toId="176">
</dataflow>
<dataflow id="762" from="icmp_ln297" to="br_ln297" fromId="174" toId="177">
</dataflow>
<dataflow id="763" from="i_3" to="trunc_ln299" fromId="173" toId="178">
</dataflow>
<dataflow id="765" from="_ssdm_op_Mux.ap_auto.4double.i2" to="tmp_17" fromId="764" toId="179">
</dataflow>
<dataflow id="766" from="m_3_10_loc_load" to="tmp_17" fromId="171" toId="179">
</dataflow>
<dataflow id="767" from="m_3_7_loc_load" to="tmp_17" fromId="170" toId="179">
</dataflow>
<dataflow id="768" from="m_2_03_loc_load" to="tmp_17" fromId="169" toId="179">
</dataflow>
<dataflow id="769" from="m_3_04_loc_load" to="tmp_17" fromId="168" toId="179">
</dataflow>
<dataflow id="770" from="trunc_ln299" to="tmp_17" fromId="178" toId="179">
</dataflow>
<dataflow id="771" from="add_ln297" to="store_ln297" fromId="176" toId="180">
</dataflow>
<dataflow id="772" from="i" to="store_ln297" fromId="93" toId="180">
</dataflow>
<dataflow id="773" from="sum" to="sum_load_1" fromId="92" toId="181">
</dataflow>
<dataflow id="775" from="master_fix_Pipeline_VITIS_LOOP_302_3" to="call_ln0" fromId="774" toId="182">
</dataflow>
<dataflow id="776" from="m_3_10_loc_load" to="call_ln0" fromId="171" toId="182">
</dataflow>
<dataflow id="777" from="m_3_7_loc_load" to="call_ln0" fromId="170" toId="182">
</dataflow>
<dataflow id="778" from="m_2_03_loc_load" to="call_ln0" fromId="169" toId="182">
</dataflow>
<dataflow id="779" from="m_3_04_loc_load" to="call_ln0" fromId="168" toId="182">
</dataflow>
<dataflow id="780" from="sum_load_1" to="call_ln0" fromId="181" toId="182">
</dataflow>
<dataflow id="781" from="out_r" to="call_ln0" fromId="272" toId="182">
</dataflow>
<dataflow id="783" from="llvm.exp.f64" to="tmp_1" fromId="782" toId="183">
</dataflow>
<dataflow id="784" from="tmp_17" to="tmp_1" fromId="179" toId="183">
</dataflow>
<dataflow id="785" from="llvm.exp.f64" to="tmp_1" fromId="782" toId="184">
</dataflow>
<dataflow id="786" from="tmp_17" to="tmp_1" fromId="179" toId="184">
</dataflow>
<dataflow id="787" from="llvm.exp.f64" to="tmp_1" fromId="782" toId="185">
</dataflow>
<dataflow id="788" from="tmp_17" to="tmp_1" fromId="179" toId="185">
</dataflow>
<dataflow id="789" from="llvm.exp.f64" to="tmp_1" fromId="782" toId="186">
</dataflow>
<dataflow id="790" from="tmp_17" to="tmp_1" fromId="179" toId="186">
</dataflow>
<dataflow id="791" from="llvm.exp.f64" to="tmp_1" fromId="782" toId="187">
</dataflow>
<dataflow id="792" from="tmp_17" to="tmp_1" fromId="179" toId="187">
</dataflow>
<dataflow id="793" from="llvm.exp.f64" to="tmp_1" fromId="782" toId="188">
</dataflow>
<dataflow id="794" from="tmp_17" to="tmp_1" fromId="179" toId="188">
</dataflow>
<dataflow id="795" from="llvm.exp.f64" to="tmp_1" fromId="782" toId="189">
</dataflow>
<dataflow id="796" from="tmp_17" to="tmp_1" fromId="179" toId="189">
</dataflow>
<dataflow id="797" from="llvm.exp.f64" to="tmp_1" fromId="782" toId="190">
</dataflow>
<dataflow id="798" from="tmp_17" to="tmp_1" fromId="179" toId="190">
</dataflow>
<dataflow id="799" from="llvm.exp.f64" to="tmp_1" fromId="782" toId="191">
</dataflow>
<dataflow id="800" from="tmp_17" to="tmp_1" fromId="179" toId="191">
</dataflow>
<dataflow id="801" from="llvm.exp.f64" to="tmp_1" fromId="782" toId="192">
</dataflow>
<dataflow id="802" from="tmp_17" to="tmp_1" fromId="179" toId="192">
</dataflow>
<dataflow id="803" from="llvm.exp.f64" to="tmp_1" fromId="782" toId="193">
</dataflow>
<dataflow id="804" from="tmp_17" to="tmp_1" fromId="179" toId="193">
</dataflow>
<dataflow id="805" from="llvm.exp.f64" to="tmp_1" fromId="782" toId="194">
</dataflow>
<dataflow id="806" from="tmp_17" to="tmp_1" fromId="179" toId="194">
</dataflow>
<dataflow id="807" from="llvm.exp.f64" to="tmp_1" fromId="782" toId="195">
</dataflow>
<dataflow id="808" from="tmp_17" to="tmp_1" fromId="179" toId="195">
</dataflow>
<dataflow id="809" from="llvm.exp.f64" to="tmp_1" fromId="782" toId="196">
</dataflow>
<dataflow id="810" from="tmp_17" to="tmp_1" fromId="179" toId="196">
</dataflow>
<dataflow id="811" from="llvm.exp.f64" to="tmp_1" fromId="782" toId="197">
</dataflow>
<dataflow id="812" from="tmp_17" to="tmp_1" fromId="179" toId="197">
</dataflow>
<dataflow id="813" from="llvm.exp.f64" to="tmp_1" fromId="782" toId="198">
</dataflow>
<dataflow id="814" from="tmp_17" to="tmp_1" fromId="179" toId="198">
</dataflow>
<dataflow id="815" from="llvm.exp.f64" to="tmp_1" fromId="782" toId="199">
</dataflow>
<dataflow id="816" from="tmp_17" to="tmp_1" fromId="179" toId="199">
</dataflow>
<dataflow id="817" from="llvm.exp.f64" to="tmp_1" fromId="782" toId="200">
</dataflow>
<dataflow id="818" from="tmp_17" to="tmp_1" fromId="179" toId="200">
</dataflow>
<dataflow id="819" from="sum" to="sum_load" fromId="92" toId="201">
</dataflow>
<dataflow id="820" from="sum_load" to="sum_1" fromId="201" toId="202">
</dataflow>
<dataflow id="821" from="tmp_1" to="sum_1" fromId="200" toId="202">
</dataflow>
<dataflow id="822" from="sum_load" to="sum_1" fromId="201" toId="203">
</dataflow>
<dataflow id="823" from="tmp_1" to="sum_1" fromId="200" toId="203">
</dataflow>
<dataflow id="824" from="sum_load" to="sum_1" fromId="201" toId="204">
</dataflow>
<dataflow id="825" from="tmp_1" to="sum_1" fromId="200" toId="204">
</dataflow>
<dataflow id="826" from="sum_load" to="sum_1" fromId="201" toId="205">
</dataflow>
<dataflow id="827" from="tmp_1" to="sum_1" fromId="200" toId="205">
</dataflow>
<dataflow id="828" from="sum_load" to="sum_1" fromId="201" toId="206">
</dataflow>
<dataflow id="829" from="tmp_1" to="sum_1" fromId="200" toId="206">
</dataflow>
<dataflow id="830" from="sum_load" to="sum_1" fromId="201" toId="207">
</dataflow>
<dataflow id="831" from="tmp_1" to="sum_1" fromId="200" toId="207">
</dataflow>
<dataflow id="832" from="sum_load" to="sum_1" fromId="201" toId="208">
</dataflow>
<dataflow id="833" from="tmp_1" to="sum_1" fromId="200" toId="208">
</dataflow>
<dataflow id="834" from="_ssdm_op_SpecLoopName" to="specloopname_ln290" fromId="575" toId="209">
</dataflow>
<dataflow id="836" from="empty" to="specloopname_ln290" fromId="835" toId="209">
</dataflow>
<dataflow id="837" from="sum_1" to="store_ln299" fromId="208" toId="210">
</dataflow>
<dataflow id="838" from="sum" to="store_ln299" fromId="92" toId="210">
</dataflow>
<dataflow id="839" from="master_fix_Pipeline_VITIS_LOOP_302_3" to="call_ln0" fromId="774" toId="212">
</dataflow>
<dataflow id="840" from="m_3_10_loc_load" to="call_ln0" fromId="171" toId="212">
</dataflow>
<dataflow id="841" from="m_3_7_loc_load" to="call_ln0" fromId="170" toId="212">
</dataflow>
<dataflow id="842" from="m_2_03_loc_load" to="call_ln0" fromId="169" toId="212">
</dataflow>
<dataflow id="843" from="m_3_04_loc_load" to="call_ln0" fromId="168" toId="212">
</dataflow>
<dataflow id="844" from="sum_load_1" to="call_ln0" fromId="181" toId="212">
</dataflow>
<dataflow id="845" from="out_r" to="call_ln0" fromId="272" toId="212">
</dataflow>
<dataflow id="846" from="icmp_ln254" to="StgValue_9" fromId="84" toId="9">
</dataflow>
<dataflow id="847" from="icmp_ln297" to="StgValue_25" fromId="174" toId="25">
</dataflow>
</dataflows>


</stg>
