// Seed: 132576232
module module_0 (
    input uwire id_0,
    input tri id_1,
    output tri0 id_2,
    output tri0 id_3,
    input wand id_4,
    input supply0 id_5,
    input wand id_6
);
  always @(negedge id_5 - 1) id_2 = id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input tri1 id_2,
    output uwire id_3,
    input logic id_4,
    output tri1 id_5,
    input uwire id_6,
    output wor id_7,
    input supply0 id_8,
    output logic id_9
);
  always @(1 or 1) begin
    id_9 <= id_4;
  end
  module_0(
      id_2, id_6, id_5, id_7, id_6, id_6, id_1
  );
endmodule
