<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>OPAE C API Reference &mdash; OPAE</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/underscore.js"></script>
        <script src="../../_static/doctools.js"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="OPAE C++ Core API Reference" href="fpga_cxx_api.html" />
    <link rel="prev" title="Building OPAE SDK Artifacts" href="../build_chain/fpga_api/api_build.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../../index.html" class="icon icon-home"> OPAE
          </a>
              <div class="version">
                2.10.0
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">OPAE User Guides</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="quick_start/readme.html">Quick Start Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../install_guide/installation_guide.html">OPAE Installation Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="prog_guide/readme.html">OPAE C API Programming Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../pyopae/README.html">OPAE Python Bindings</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">OPAE Libraries</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../build_chain/fpga_api/api_build.html">Building OPAE SDK Artifacts</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">OPAE C API Reference</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#types">Types</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#types-h">types.h</a></li>
<li class="toctree-l3"><a class="reference internal" href="#types-enum-h">types_enum.h</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#enumeration-api">Enumeration API</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#enum-h">enum.h</a></li>
<li class="toctree-l3"><a class="reference internal" href="#properties-h">properties.h</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#properties_8h_1autotoc_md0">Accessor Return Values</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#access-api">Access API</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#access-h">access.h</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#event-api">Event API</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#event-h">event.h</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#mmio-and-shared-memory-apis">MMIO and Shared Memory APIs</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#mmio-h">mmio.h</a></li>
<li class="toctree-l3"><a class="reference internal" href="#buffer-h">buffer.h</a></li>
<li class="toctree-l3"><a class="reference internal" href="#umsg-h">umsg.h</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#management-api">Management API</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#manage-h">manage.h</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#metrics-api">Metrics API</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#metrics-h">metrics.h</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#sysobject">SysObject</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#sysobject-h">sysobject.h</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#utilities">Utilities</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#utils-h">utils.h</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#samples">Samples</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#hello-fpga-c">hello_fpga.c</a></li>
<li class="toctree-l3"><a class="reference internal" href="#hello-events-c">hello_events.c</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="fpga_cxx_api.html">OPAE C++ Core API Reference</a></li>
<li class="toctree-l1"><a class="reference internal" href="fpga_python_api.html">OPAE Python API Reference</a></li>
<li class="toctree-l1"><a class="reference internal" href="plug_guide/readme.html">Plugin Developer’s Guide</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">OPAE Linux Kernel Drivers</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../drv_arch/drv_arch.html">Open Programmable Accelerator Engine (OPAE) Linux Device Driver Architecture</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">OPAE FPGA Tools</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../fpga_tools/fpgaconf/fpgaconf.html">fpgaconf</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga_tools/fpgad/fpgad.html">fpgad</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga_tools/fpgadiag/README.html">fpgadiag</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga_tools/fpgainfo/fpgainfo.html">fpgainfo</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga_tools/fpgasupdate/fpgasupdate.html">fpgasupdate</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga_tools/mmlink/mmlink.html">mmlink</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga_tools/packager/packager.html">packager</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga_tools/userclk/userclk.html">userclk</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga_tools/hssi/hssi.html">hssi</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga_tools/opaevfio/opaevfio.html">opaevfio</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga_tools/pci_device/pci_device.html">pci_device</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga_tools/opae.io/opae.io.html">opae.io</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga_tools/host_exerciser/host_exerciser.html">host_exerciser</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga_tools/hssi_ethernet/hssistats.html">HSSI ethernet statistics</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga_tools/hssi_ethernet/hssimac.html">HSSI ethernet mac</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga_tools/hssi_ethernet/hssiloopback.html">HSSI ethernet loopback</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga_tools/rsu/rsu.html">rsu</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga_tools/mem_tg/mem_tg.html">mem_tg</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga_tools/vabtool/vabtool.html">vabtool</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga_tools/ofs.uio/ofs.uio.html">ofs.uio</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">OPAE</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home"></a> &raquo;</li>
      <li>OPAE C API Reference</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/docs/fpga_api/fpga_api.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <div class="section" id="opae-c-api-reference">
<h1>OPAE C API Reference<a class="headerlink" href="#opae-c-api-reference" title="Permalink to this headline">¶</a></h1>
<p>The reference documentation for the OPAE C API is grouped into the following
sections:</p>
<div class="contents local topic" id="contents">
<ul class="simple">
<li><p><a class="reference internal" href="#types" id="id1">Types</a></p>
<ul>
<li><p><a class="reference internal" href="#types-h" id="id2">types.h</a></p></li>
<li><p><a class="reference internal" href="#types-enum-h" id="id3">types_enum.h</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#enumeration-api" id="id4">Enumeration API</a></p>
<ul>
<li><p><a class="reference internal" href="#enum-h" id="id5">enum.h</a></p></li>
<li><p><a class="reference internal" href="#properties-h" id="id6">properties.h</a></p>
<ul>
<li><p><a class="reference internal" href="#properties_8h_1autotoc_md0" id="id7">Accessor Return Values</a></p></li>
</ul>
</li>
</ul>
</li>
<li><p><a class="reference internal" href="#access-api" id="id8">Access API</a></p>
<ul>
<li><p><a class="reference internal" href="#access-h" id="id9">access.h</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#event-api" id="id10">Event API</a></p>
<ul>
<li><p><a class="reference internal" href="#event-h" id="id11">event.h</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#mmio-and-shared-memory-apis" id="id12">MMIO and Shared Memory APIs</a></p>
<ul>
<li><p><a class="reference internal" href="#mmio-h" id="id13">mmio.h</a></p></li>
<li><p><a class="reference internal" href="#buffer-h" id="id14">buffer.h</a></p></li>
<li><p><a class="reference internal" href="#umsg-h" id="id15">umsg.h</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#management-api" id="id16">Management API</a></p>
<ul>
<li><p><a class="reference internal" href="#manage-h" id="id17">manage.h</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#metrics-api" id="id18">Metrics API</a></p>
<ul>
<li><p><a class="reference internal" href="#metrics-h" id="id19">metrics.h</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#sysobject" id="id20">SysObject</a></p>
<ul>
<li><p><a class="reference internal" href="#sysobject-h" id="id21">sysobject.h</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#utilities" id="id22">Utilities</a></p>
<ul>
<li><p><a class="reference internal" href="#utils-h" id="id23">utils.h</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#samples" id="id24">Samples</a></p>
<ul>
<li><p><a class="reference internal" href="#hello-fpga-c" id="id25">hello_fpga.c</a></p></li>
<li><p><a class="reference internal" href="#hello-events-c" id="id26">hello_events.c</a></p></li>
</ul>
</li>
</ul>
</div>
<div class="section" id="types">
<h2><a class="toc-backref" href="#id1">Types</a><a class="headerlink" href="#types" title="Permalink to this headline">¶</a></h2>
<p>The OPAE C API defines a number of types; most prominent are the types
<cite>fpga_token</cite>, <cite>fpga_handle</cite>, and <cite>fpga_properties</cite>. All regular types are
defined in [types.h](#types-h), while the values of enumeration types are
defined in [types_enum.h](#types-enum-h).</p>
<div class="section" id="types-h">
<h3><a class="toc-backref" href="#id2">types.h</a><a class="headerlink" href="#types-h" title="Permalink to this headline">¶</a></h3>
<p>Type definitions for FPGA API. </p>
<p>OPAE uses the three opaque types fpga_properties, fpga_token, and fpga_handle to create a hierarchy of objects that can be used to enumerate, reference, acquire, and query FPGA resources. This object model is designed to be extensible to account for different FPGA architectures and platforms.</p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-defines">Defines</p>
<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.FPGA_ERROR_NAME_MAX">
<span class="target" id="types_8h_1a6af563bebf37e9c908aa7fe8470efa8f"></span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_ERROR_NAME_MAX</span></span></span><a class="headerlink" href="#c.FPGA_ERROR_NAME_MAX" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Information about an error register</p>
<p>This data structure captures information about an error register exposed by an accelerator resource. The error API provides functions to retrieve these information structures from a particular resource. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.FPGA_METRIC_STR_SIZE">
<span class="target" id="types_8h_1a38d47f983b7adaa90dda28ef60de86ca"></span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_METRIC_STR_SIZE</span></span></span><a class="headerlink" href="#c.FPGA_METRIC_STR_SIZE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>FPGA Metric string size </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.fpga_is_parent_child">
<span class="target" id="types_8h_1a8a497e598ca0addd676b0c4719011b47"></span><span class="sig-name descname"><span class="n"><span class="pre">fpga_is_parent_child</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">__parent_hdr</span></span>, <span class="n"><span class="pre">__child_hdr</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.fpga_is_parent_child" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Determine token parent/child relationship</p>
<p>Given pointers to two <a class="reference internal" href="#structfpga__token__header"><span class="std std-ref">fpga_token_header</span></a> structs, determine whether the first is the parent of the second. A parent will have objtype == FPGA_DEVICE. A child will have objtype == FPGA_ACCELERATOR. The PCIe address of the two headers will match in all but the function fields. </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-typedefs">Typedefs</p>
<dl class="cpp type">
<dt class="sig sig-object cpp" id="_CPPv415fpga_properties">
<span id="_CPPv315fpga_properties"></span><span id="_CPPv215fpga_properties"></span><span id="fpga_properties"></span><span class="target" id="types_8h_1ab868bdeab946a8059abe7e9c114aee56"></span><span class="k"><span class="pre">typedef</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="sig-name descname"><span class="n"><span class="pre">fpga_properties</span></span></span><a class="headerlink" href="#_CPPv415fpga_properties" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Object for expressing FPGA resource properties</p>
<p><code class="docutils literal notranslate"><span class="pre">fpga_properties</span></code> objects encapsulate all enumerable information about an FPGA resources. They can be used for two purposes: selective enumeration (discovery) and querying information about existing resources.</p>
<p>For selective enumeration, usually an empty <code class="docutils literal notranslate"><span class="pre">fpga_properties</span></code> object is created (using <a class="reference internal" href="#properties_8h_1a010d3b6839fc8763e66e4f953682a489"><span class="std std-ref">fpgaGetProperties()</span></a>) and then populated with the desired criteria for enumeration. An array of <code class="docutils literal notranslate"><span class="pre">fpga_properties</span></code> can then be passed to <a class="reference internal" href="#enum_8h_1a277ba17f2377895855545bd82c1f901d"><span class="std std-ref">fpgaEnumerate()</span></a>, which will return a list of <code class="docutils literal notranslate"><span class="pre">fpga_token</span></code> objects matching these criteria.</p>
<p>For querying properties of existing FPGA resources, <a class="reference internal" href="#properties_8h_1a010d3b6839fc8763e66e4f953682a489"><span class="std std-ref">fpgaGetProperties()</span></a> can also take an <code class="docutils literal notranslate"><span class="pre">fpga_token</span></code> and will return an <code class="docutils literal notranslate"><span class="pre">fpga_properties</span></code> object populated with information about the resource referenced by that token.</p>
<p>After use, <code class="docutils literal notranslate"><span class="pre">fpga_properties</span></code> objects should be destroyed using fpga_destroyProperties() to free backing memory used by the <code class="docutils literal notranslate"><span class="pre">fpga_properties</span></code> object. </p>
</dd></dl>

<dl class="cpp type">
<dt class="sig sig-object cpp" id="_CPPv410fpga_token">
<span id="_CPPv310fpga_token"></span><span id="_CPPv210fpga_token"></span><span id="fpga_token"></span><span class="target" id="types_8h_1a252f538a10fb51d0988ed52946516d9e"></span><span class="k"><span class="pre">typedef</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="sig-name descname"><span class="n"><span class="pre">fpga_token</span></span></span><a class="headerlink" href="#_CPPv410fpga_token" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Token for referencing FPGA resources</p>
<p>An <code class="docutils literal notranslate"><span class="pre">fpga_token</span></code> serves as a reference to a specific FPGA resource present in the system. Holding an <code class="docutils literal notranslate"><span class="pre">fpga_token</span></code> does not constitute ownership of the FPGA resource - it merely allows the user to query further information about a resource, or to use <a class="reference internal" href="#access_8h_1addde6b2bafcd6632a2c0b595c6bc0ef3"><span class="std std-ref">fpgaOpen()</span></a> to acquire ownership.</p>
<p><code class="docutils literal notranslate"><span class="pre">fpga_token</span></code>s are usually returned by <a class="reference internal" href="#enum_8h_1a277ba17f2377895855545bd82c1f901d"><span class="std std-ref">fpgaEnumerate()</span></a> or <a class="reference internal" href="#properties_8h_1aa3d6d131a85e9c7cff4844c0931c1591"><span class="std std-ref">fpgaPropertiesGetParent()</span></a>, and used by <a class="reference internal" href="#access_8h_1addde6b2bafcd6632a2c0b595c6bc0ef3"><span class="std std-ref">fpgaOpen()</span></a> to acquire ownership and yield a handle to the resource. Some API calls also take <code class="docutils literal notranslate"><span class="pre">fpga_token</span></code>s as arguments if they don’t require ownership of the resource in question. </p>
</dd></dl>

<dl class="cpp type">
<dt class="sig sig-object cpp" id="_CPPv411fpga_handle">
<span id="_CPPv311fpga_handle"></span><span id="_CPPv211fpga_handle"></span><span id="fpga_handle"></span><span class="target" id="types_8h_1a4ad40f31195233b629bcde187b0556d5"></span><span class="k"><span class="pre">typedef</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="sig-name descname"><span class="n"><span class="pre">fpga_handle</span></span></span><a class="headerlink" href="#_CPPv411fpga_handle" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Handle to an FPGA resource</p>
<p>A valid <code class="docutils literal notranslate"><span class="pre">fpga_handle</span></code> object, as populated by <a class="reference internal" href="#access_8h_1addde6b2bafcd6632a2c0b595c6bc0ef3"><span class="std std-ref">fpgaOpen()</span></a>, denotes ownership of an FPGA resource. Note that ownership can be exclusive or shared, depending on the flags used in <a class="reference internal" href="#access_8h_1addde6b2bafcd6632a2c0b595c6bc0ef3"><span class="std std-ref">fpgaOpen()</span></a>. Ownership can be released by calling <a class="reference internal" href="#access_8h_1ac83789ebb65dc6b2adeae3d7e7fa3e79"><span class="std std-ref">fpgaClose()</span></a>, which will render the underlying handle invalid.</p>
<p>Many OPAE C API functions require a valid token (which is synonymous with ownership of the resource). </p>
</dd></dl>

<dl class="cpp type">
<dt class="sig sig-object cpp" id="_CPPv49fpga_guid">
<span id="_CPPv39fpga_guid"></span><span id="_CPPv29fpga_guid"></span><span id="fpga_guid"></span><span class="target" id="types_8h_1af0b6683499be79fab39ac41db02e7abf"></span><span class="k"><span class="pre">typedef</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_guid</span></span></span><span class="p"><span class="pre">[</span></span><span class="m"><span class="pre">16</span></span><span class="p"><span class="pre">]</span></span><a class="headerlink" href="#_CPPv49fpga_guid" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Globally unique identifier (GUID)</p>
<p>GUIDs are used widely within OPAE for helping identify FPGA resources. For example, every FPGA resource has a <code class="docutils literal notranslate"><span class="pre">guid</span></code> property, which can be (and in the case of FPGA_ACCELERATOR resource primarily is) used for enumerating a resource of a specific type.</p>
<p><code class="docutils literal notranslate"><span class="pre">fpga_guid</span></code> is compatible with libuuid’s uuid_t, so users can use libuuid functions like uuid_parse() to create and work with GUIDs. </p>
</dd></dl>

<dl class="cpp type">
<dt class="sig sig-object cpp" id="_CPPv417fpga_event_handle">
<span id="_CPPv317fpga_event_handle"></span><span id="_CPPv217fpga_event_handle"></span><span id="fpga_event_handle"></span><span class="target" id="types_8h_1acccb4e3dd49efd2b0999b14bf05d5aad"></span><span class="k"><span class="pre">typedef</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="sig-name descname"><span class="n"><span class="pre">fpga_event_handle</span></span></span><a class="headerlink" href="#_CPPv417fpga_event_handle" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Handle to an event object</p>
<p>OPAE provides an interface to asynchronous events that can be generated by different FPGA resources. The event API provides functions to register for these events; associated with every event a process has registered for is an <code class="docutils literal notranslate"><span class="pre">fpga_event_handle</span></code>, which encapsulates the OS-specific data structure for event objects.</p>
<p>After use, <code class="docutils literal notranslate"><span class="pre">fpga_event_handle</span></code> objects should be destroyed using <a class="reference internal" href="#event_8h_1ab8e748d1c491717d677a96c23dee987b"><span class="std std-ref">fpgaDestroyEventHandle()</span></a> to free backing memory used by the <code class="docutils literal notranslate"><span class="pre">fpga_event_handle</span></code> object. </p>
</dd></dl>

<dl class="cpp type">
<dt class="sig sig-object cpp" id="_CPPv411fpga_object">
<span id="_CPPv311fpga_object"></span><span id="_CPPv211fpga_object"></span><span id="fpga_object"></span><span class="target" id="types_8h_1ab0d91e42f9f3db11e2d095d3c0f728b2"></span><span class="k"><span class="pre">typedef</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="sig-name descname"><span class="n"><span class="pre">fpga_object</span></span></span><a class="headerlink" href="#_CPPv411fpga_object" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Object pertaining to an FPGA resource as identified by a unique name</p>
<p>An <code class="docutils literal notranslate"><span class="pre">fpga_object</span></code> represents either a device attribute or a container of attributes. Similar to filesystems, a ‘/’ may be used to seperate objects in an object hierarchy. Once on object is acquired, it may be used to read or write data in a resource attribute or to query sub-objects if the object is a container object. The data in an object is buffered and will be kept around until the object is destroyed. Additionally, the data in an attribute can by synchronized from the owning resource using the FPGA_OBJECT_SYNC flag during read operations. The name identifying the object is unique with respect to the resource that owns it. A parent resource may be identified by an <code class="docutils literal notranslate"><span class="pre">fpga_token</span></code> object, by an <code class="docutils literal notranslate"><span class="pre">fpga_handle</span></code> object, or another <code class="docutils literal notranslate"><span class="pre">fpga_object</span></code> object. If a handle object is used when opening the object, then the object is opened with read-write access. Otherwise, the object is read-only. </p>
</dd></dl>

</div>
<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv412fpga_version">
<span id="_CPPv312fpga_version"></span><span id="_CPPv212fpga_version"></span><span id="fpga_version"></span><span class="target" id="structfpga__version"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_version</span></span></span><a class="headerlink" href="#_CPPv412fpga_version" title="Permalink to this definition">¶</a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;opae/types.h&gt;</em></div>
<p>Semantic version</p>
<p>Data structure for expressing version identifiers following the semantic versioning scheme. Used in various properties for tracking component versions. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N12fpga_version5majorE">
<span id="_CPPv3N12fpga_version5majorE"></span><span id="_CPPv2N12fpga_version5majorE"></span><span id="fpga_version::major__uint8_t"></span><span class="target" id="structfpga__version_1ad7129ea29f56980bf4031b860102565f"></span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">major</span></span></span><a class="headerlink" href="#_CPPv4N12fpga_version5majorE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Major version </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N12fpga_version5minorE">
<span id="_CPPv3N12fpga_version5minorE"></span><span id="_CPPv2N12fpga_version5minorE"></span><span id="fpga_version::minor__uint8_t"></span><span class="target" id="structfpga__version_1a0f3eb4a91ba70d0a60f56174c685b762"></span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">minor</span></span></span><a class="headerlink" href="#_CPPv4N12fpga_version5minorE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Minor version </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N12fpga_version5patchE">
<span id="_CPPv3N12fpga_version5patchE"></span><span id="_CPPv2N12fpga_version5patchE"></span><span id="fpga_version::patch__uint16_t"></span><span class="target" id="structfpga__version_1a3c5b1d07c0628aa9b6f3bd086ed0d962"></span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">patch</span></span></span><a class="headerlink" href="#_CPPv4N12fpga_version5patchE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Revision or patchlevel </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv415fpga_error_info">
<span id="_CPPv315fpga_error_info"></span><span id="_CPPv215fpga_error_info"></span><span id="fpga_error_info"></span><span class="target" id="structfpga__error__info"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_error_info</span></span></span><a class="headerlink" href="#_CPPv415fpga_error_info" title="Permalink to this definition">¶</a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;opae/types.h&gt;</em></div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N15fpga_error_info4nameE">
<span id="_CPPv3N15fpga_error_info4nameE"></span><span id="_CPPv2N15fpga_error_info4nameE"></span><span id="fpga_error_info::name__cA"></span><span class="target" id="structfpga__error__info_1a63e0ccbeddbe44792e1c1f7375243751"></span><span class="kt"><span class="pre">char</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">name</span></span></span><span class="p"><span class="pre">[</span></span><span class="m"><span class="pre">64</span></span><span class="p"><span class="pre">]</span></span><a class="headerlink" href="#_CPPv4N15fpga_error_info4nameE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N15fpga_error_info9can_clearE">
<span id="_CPPv3N15fpga_error_info9can_clearE"></span><span id="_CPPv2N15fpga_error_info9can_clearE"></span><span id="fpga_error_info::can_clear__b"></span><span class="target" id="structfpga__error__info_1a8f3a6c3707e10f13a55662a081494e69"></span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">can_clear</span></span></span><a class="headerlink" href="#_CPPv4N15fpga_error_info9can_clearE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>name of the error </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv412metric_value">
<span id="_CPPv312metric_value"></span><span id="_CPPv212metric_value"></span><span class="target" id="unionmetric__value"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">metric_value</span></span></span><a class="headerlink" href="#_CPPv412metric_value" title="Permalink to this definition">¶</a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;opae/types.h&gt;</em></div>
<p>Metric value union </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N12metric_value6ivalueE">
<span id="_CPPv3N12metric_value6ivalueE"></span><span id="_CPPv2N12metric_value6ivalueE"></span><span id="metric_value::ivalue__uint64_t"></span><span class="target" id="unionmetric__value_1a3157831ae4c4f8ecda1f61bdaea2ef13"></span><span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ivalue</span></span></span><a class="headerlink" href="#_CPPv4N12metric_value6ivalueE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N12metric_value6dvalueE">
<span id="_CPPv3N12metric_value6dvalueE"></span><span id="_CPPv2N12metric_value6dvalueE"></span><span id="metric_value::dvalue__double"></span><span class="target" id="unionmetric__value_1a40409d5d9e5b9f16e3270bed34404871"></span><span class="kt"><span class="pre">double</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dvalue</span></span></span><a class="headerlink" href="#_CPPv4N12metric_value6dvalueE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N12metric_value6fvalueE">
<span id="_CPPv3N12metric_value6fvalueE"></span><span id="_CPPv2N12metric_value6fvalueE"></span><span id="metric_value::fvalue__float"></span><span class="target" id="unionmetric__value_1a171100c87da379700719f03ccac03092"></span><span class="kt"><span class="pre">float</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fvalue</span></span></span><a class="headerlink" href="#_CPPv4N12metric_value6fvalueE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N12metric_value6bvalueE">
<span id="_CPPv3N12metric_value6bvalueE"></span><span id="_CPPv2N12metric_value6bvalueE"></span><span id="metric_value::bvalue__b"></span><span class="target" id="unionmetric__value_1aee6957b949306871afb1d006b066409f"></span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">bvalue</span></span></span><a class="headerlink" href="#_CPPv4N12metric_value6bvalueE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

</div>
</dd></dl>

<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv416fpga_metric_info">
<span id="_CPPv316fpga_metric_info"></span><span id="_CPPv216fpga_metric_info"></span><span id="fpga_metric_info"></span><span class="target" id="structfpga__metric__info"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_metric_info</span></span></span><a class="headerlink" href="#_CPPv416fpga_metric_info" title="Permalink to this definition">¶</a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;opae/types.h&gt;</em></div>
<p>Metric info struct </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16fpga_metric_info10metric_numE">
<span id="_CPPv3N16fpga_metric_info10metric_numE"></span><span id="_CPPv2N16fpga_metric_info10metric_numE"></span><span id="fpga_metric_info::metric_num__uint64_t"></span><span class="target" id="structfpga__metric__info_1adfdb0c64c6e3d00d35f9c8996cf36463"></span><span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">metric_num</span></span></span><a class="headerlink" href="#_CPPv4N16fpga_metric_info10metric_numE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16fpga_metric_info11metric_guidE">
<span id="_CPPv3N16fpga_metric_info11metric_guidE"></span><span id="_CPPv2N16fpga_metric_info11metric_guidE"></span><span id="fpga_metric_info::metric_guid__fpga_guid"></span><span class="target" id="structfpga__metric__info_1af2e751ebec0b9526a73a59a29461a64a"></span><a class="reference internal" href="#_CPPv49fpga_guid" title="fpga_guid"><span class="n"><span class="pre">fpga_guid</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">metric_guid</span></span></span><a class="headerlink" href="#_CPPv4N16fpga_metric_info11metric_guidE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16fpga_metric_info14qualifier_nameE">
<span id="_CPPv3N16fpga_metric_info14qualifier_nameE"></span><span id="_CPPv2N16fpga_metric_info14qualifier_nameE"></span><span id="fpga_metric_info::qualifier_name__cA"></span><span class="target" id="structfpga__metric__info_1a38d4fbdc2acde2f19711c9733db6e24c"></span><span class="kt"><span class="pre">char</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">qualifier_name</span></span></span><span class="p"><span class="pre">[</span></span><span class="m"><span class="pre">256</span></span><span class="p"><span class="pre">]</span></span><a class="headerlink" href="#_CPPv4N16fpga_metric_info14qualifier_nameE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16fpga_metric_info10group_nameE">
<span id="_CPPv3N16fpga_metric_info10group_nameE"></span><span id="_CPPv2N16fpga_metric_info10group_nameE"></span><span id="fpga_metric_info::group_name__cA"></span><span class="target" id="structfpga__metric__info_1aa3930b74a55578cf4f030f9ae284b848"></span><span class="kt"><span class="pre">char</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">group_name</span></span></span><span class="p"><span class="pre">[</span></span><span class="m"><span class="pre">256</span></span><span class="p"><span class="pre">]</span></span><a class="headerlink" href="#_CPPv4N16fpga_metric_info10group_nameE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16fpga_metric_info11metric_nameE">
<span id="_CPPv3N16fpga_metric_info11metric_nameE"></span><span id="_CPPv2N16fpga_metric_info11metric_nameE"></span><span id="fpga_metric_info::metric_name__cA"></span><span class="target" id="structfpga__metric__info_1a3d336a0f9766b5c8e6a00069c2cc13e0"></span><span class="kt"><span class="pre">char</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">metric_name</span></span></span><span class="p"><span class="pre">[</span></span><span class="m"><span class="pre">256</span></span><span class="p"><span class="pre">]</span></span><a class="headerlink" href="#_CPPv4N16fpga_metric_info11metric_nameE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16fpga_metric_info12metric_unitsE">
<span id="_CPPv3N16fpga_metric_info12metric_unitsE"></span><span id="_CPPv2N16fpga_metric_info12metric_unitsE"></span><span id="fpga_metric_info::metric_units__cA"></span><span class="target" id="structfpga__metric__info_1a537b1236822cc923a44ed0440dc8500a"></span><span class="kt"><span class="pre">char</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">metric_units</span></span></span><span class="p"><span class="pre">[</span></span><span class="m"><span class="pre">256</span></span><span class="p"><span class="pre">]</span></span><a class="headerlink" href="#_CPPv4N16fpga_metric_info12metric_unitsE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16fpga_metric_info15metric_datatypeE">
<span id="_CPPv3N16fpga_metric_info15metric_datatypeE"></span><span id="_CPPv2N16fpga_metric_info15metric_datatypeE"></span><span id="fpga_metric_info::metric_datatype__fpga_metric_datatype"></span><span class="target" id="structfpga__metric__info_1a3aef82b39037b6e4646f811fea4f93e4"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv420fpga_metric_datatype" title="fpga_metric_datatype"><span class="n"><span class="pre">fpga_metric_datatype</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">metric_datatype</span></span></span><a class="headerlink" href="#_CPPv4N16fpga_metric_info15metric_datatypeE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16fpga_metric_info11metric_typeE">
<span id="_CPPv3N16fpga_metric_info11metric_typeE"></span><span id="_CPPv2N16fpga_metric_info11metric_typeE"></span><span id="fpga_metric_info::metric_type__fpga_metric_type"></span><span class="target" id="structfpga__metric__info_1a0f1ee188177b88a3ade06b635c45743b"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv416fpga_metric_type" title="fpga_metric_type"><span class="n"><span class="pre">fpga_metric_type</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">metric_type</span></span></span><a class="headerlink" href="#_CPPv4N16fpga_metric_info11metric_typeE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

</div>
</dd></dl>

<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv411fpga_metric">
<span id="_CPPv311fpga_metric"></span><span id="_CPPv211fpga_metric"></span><span id="fpga_metric"></span><span class="target" id="structfpga__metric"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_metric</span></span></span><a class="headerlink" href="#_CPPv411fpga_metric" title="Permalink to this definition">¶</a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;opae/types.h&gt;</em></div>
<p>Metric struct </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N11fpga_metric10metric_numE">
<span id="_CPPv3N11fpga_metric10metric_numE"></span><span id="_CPPv2N11fpga_metric10metric_numE"></span><span id="fpga_metric::metric_num__uint64_t"></span><span class="target" id="structfpga__metric_1a05d5221efe860841a350b4c81c26f8d2"></span><span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">metric_num</span></span></span><a class="headerlink" href="#_CPPv4N11fpga_metric10metric_numE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N11fpga_metric5valueE">
<span id="_CPPv3N11fpga_metric5valueE"></span><span id="_CPPv2N11fpga_metric5valueE"></span><span id="fpga_metric::value__metric_value"></span><span class="target" id="structfpga__metric_1a0e64950f7e2c90ca97009d564cca1d04"></span><a class="reference internal" href="#_CPPv412metric_value" title="metric_value"><span class="n"><span class="pre">metric_value</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">value</span></span></span><a class="headerlink" href="#_CPPv4N11fpga_metric5valueE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N11fpga_metric7isvalidE">
<span id="_CPPv3N11fpga_metric7isvalidE"></span><span id="_CPPv2N11fpga_metric7isvalidE"></span><span id="fpga_metric::isvalid__b"></span><span class="target" id="structfpga__metric_1a43c9f922234a08609b8c586ec948e6b1"></span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">isvalid</span></span></span><a class="headerlink" href="#_CPPv4N11fpga_metric7isvalidE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

</div>
</dd></dl>

<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv49threshold">
<span id="_CPPv39threshold"></span><span id="_CPPv29threshold"></span><span id="threshold"></span><span class="target" id="structthreshold"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">threshold</span></span></span><a class="headerlink" href="#_CPPv49threshold" title="Permalink to this definition">¶</a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;opae/types.h&gt;</em></div>
<p>Threshold struct </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N9threshold14threshold_nameE">
<span id="_CPPv3N9threshold14threshold_nameE"></span><span id="_CPPv2N9threshold14threshold_nameE"></span><span id="threshold::threshold_name__cA"></span><span class="target" id="structthreshold_1a3b1e319947fc05dfb36ded4fb08940b3"></span><span class="kt"><span class="pre">char</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">threshold_name</span></span></span><span class="p"><span class="pre">[</span></span><span class="m"><span class="pre">256</span></span><span class="p"><span class="pre">]</span></span><a class="headerlink" href="#_CPPv4N9threshold14threshold_nameE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N9threshold8is_validE">
<span id="_CPPv3N9threshold8is_validE"></span><span id="_CPPv2N9threshold8is_validE"></span><span id="threshold::is_valid__uint32_t"></span><span class="target" id="structthreshold_1a65fef448c835c04ba240e1fed004192e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">is_valid</span></span></span><a class="headerlink" href="#_CPPv4N9threshold8is_validE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N9threshold5valueE">
<span id="_CPPv3N9threshold5valueE"></span><span id="_CPPv2N9threshold5valueE"></span><span id="threshold::value__double"></span><span class="target" id="structthreshold_1a1af0ffe5e1a7dd82234952db9ab1bc40"></span><span class="kt"><span class="pre">double</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">value</span></span></span><a class="headerlink" href="#_CPPv4N9threshold5valueE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

</div>
</dd></dl>

<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv416metric_threshold">
<span id="_CPPv316metric_threshold"></span><span id="_CPPv216metric_threshold"></span><span id="metric_threshold"></span><span class="target" id="structmetric__threshold"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">metric_threshold</span></span></span><a class="headerlink" href="#_CPPv416metric_threshold" title="Permalink to this definition">¶</a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;opae/types.h&gt;</em></div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16metric_threshold11metric_nameE">
<span id="_CPPv3N16metric_threshold11metric_nameE"></span><span id="_CPPv2N16metric_threshold11metric_nameE"></span><span id="metric_threshold::metric_name__cA"></span><span class="target" id="structmetric__threshold_1a63c4387d2ad646feb31c6f3dac3fb987"></span><span class="kt"><span class="pre">char</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">metric_name</span></span></span><span class="p"><span class="pre">[</span></span><span class="m"><span class="pre">256</span></span><span class="p"><span class="pre">]</span></span><a class="headerlink" href="#_CPPv4N16metric_threshold11metric_nameE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16metric_threshold18upper_nr_thresholdE">
<span id="_CPPv3N16metric_threshold18upper_nr_thresholdE"></span><span id="_CPPv2N16metric_threshold18upper_nr_thresholdE"></span><span id="metric_threshold::upper_nr_threshold__threshold"></span><span class="target" id="structmetric__threshold_1abf891f1ebf3009188f833562401c01c7"></span><a class="reference internal" href="#_CPPv49threshold" title="threshold"><span class="n"><span class="pre">threshold</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">upper_nr_threshold</span></span></span><a class="headerlink" href="#_CPPv4N16metric_threshold18upper_nr_thresholdE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16metric_threshold17upper_c_thresholdE">
<span id="_CPPv3N16metric_threshold17upper_c_thresholdE"></span><span id="_CPPv2N16metric_threshold17upper_c_thresholdE"></span><span id="metric_threshold::upper_c_threshold__threshold"></span><span class="target" id="structmetric__threshold_1ab4343b83ae47a10bfdeb223297d761f9"></span><a class="reference internal" href="#_CPPv49threshold" title="threshold"><span class="n"><span class="pre">threshold</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">upper_c_threshold</span></span></span><a class="headerlink" href="#_CPPv4N16metric_threshold17upper_c_thresholdE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16metric_threshold18upper_nc_thresholdE">
<span id="_CPPv3N16metric_threshold18upper_nc_thresholdE"></span><span id="_CPPv2N16metric_threshold18upper_nc_thresholdE"></span><span id="metric_threshold::upper_nc_threshold__threshold"></span><span class="target" id="structmetric__threshold_1a2bc47facaf3ef988f041e2401a9ca38b"></span><a class="reference internal" href="#_CPPv49threshold" title="threshold"><span class="n"><span class="pre">threshold</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">upper_nc_threshold</span></span></span><a class="headerlink" href="#_CPPv4N16metric_threshold18upper_nc_thresholdE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16metric_threshold18lower_nr_thresholdE">
<span id="_CPPv3N16metric_threshold18lower_nr_thresholdE"></span><span id="_CPPv2N16metric_threshold18lower_nr_thresholdE"></span><span id="metric_threshold::lower_nr_threshold__threshold"></span><span class="target" id="structmetric__threshold_1a731aa786b82861be91dba21a71b8a729"></span><a class="reference internal" href="#_CPPv49threshold" title="threshold"><span class="n"><span class="pre">threshold</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">lower_nr_threshold</span></span></span><a class="headerlink" href="#_CPPv4N16metric_threshold18lower_nr_thresholdE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16metric_threshold17lower_c_thresholdE">
<span id="_CPPv3N16metric_threshold17lower_c_thresholdE"></span><span id="_CPPv2N16metric_threshold17lower_c_thresholdE"></span><span id="metric_threshold::lower_c_threshold__threshold"></span><span class="target" id="structmetric__threshold_1a7e56a0642bbea2cdd5c688e56bd622d7"></span><a class="reference internal" href="#_CPPv49threshold" title="threshold"><span class="n"><span class="pre">threshold</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">lower_c_threshold</span></span></span><a class="headerlink" href="#_CPPv4N16metric_threshold17lower_c_thresholdE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16metric_threshold18lower_nc_thresholdE">
<span id="_CPPv3N16metric_threshold18lower_nc_thresholdE"></span><span id="_CPPv2N16metric_threshold18lower_nc_thresholdE"></span><span id="metric_threshold::lower_nc_threshold__threshold"></span><span class="target" id="structmetric__threshold_1a023d220c713f20476c51c164b59d0a7b"></span><a class="reference internal" href="#_CPPv49threshold" title="threshold"><span class="n"><span class="pre">threshold</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">lower_nc_threshold</span></span></span><a class="headerlink" href="#_CPPv4N16metric_threshold18lower_nc_thresholdE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16metric_threshold10hysteresisE">
<span id="_CPPv3N16metric_threshold10hysteresisE"></span><span id="_CPPv2N16metric_threshold10hysteresisE"></span><span id="metric_threshold::hysteresis__threshold"></span><span class="target" id="structmetric__threshold_1ae212230698181daf72fbbfe71a0fb1e5"></span><a class="reference internal" href="#_CPPv49threshold" title="threshold"><span class="n"><span class="pre">threshold</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">hysteresis</span></span></span><a class="headerlink" href="#_CPPv4N16metric_threshold10hysteresisE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

</div>
</dd></dl>

<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv417fpga_token_header">
<span id="_CPPv317fpga_token_header"></span><span id="_CPPv217fpga_token_header"></span><span id="fpga_token_header"></span><span class="target" id="structfpga__token__header"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_token_header</span></span></span><a class="headerlink" href="#_CPPv417fpga_token_header" title="Permalink to this definition">¶</a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;opae/types.h&gt;</em></div>
<p>Internal token type header</p>
<p>Each plugin (dfl: libxfpga.so, vfio: libopae-v.so) implements its own proprietary token type. This header <em>must</em> appear at offset zero within that structure.</p>
<p>eg, see lib/plugins/xfpga/types_int.h:struct _fpga_token and lib/plugins/vfio/opae_vfio.h:struct _vfio_token. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17fpga_token_header5magicE">
<span id="_CPPv3N17fpga_token_header5magicE"></span><span id="_CPPv2N17fpga_token_header5magicE"></span><span id="fpga_token_header::magic__uint64_t"></span><span class="target" id="structfpga__token__header_1a2f1ca035b23b1d256c0897c87088e3e9"></span><span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">magic</span></span></span><a class="headerlink" href="#_CPPv4N17fpga_token_header5magicE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17fpga_token_header9vendor_idE">
<span id="_CPPv3N17fpga_token_header9vendor_idE"></span><span id="_CPPv2N17fpga_token_header9vendor_idE"></span><span id="fpga_token_header::vendor_id__uint16_t"></span><span class="target" id="structfpga__token__header_1a9d6a110f9565c98f6af128b544ccd9d7"></span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">vendor_id</span></span></span><a class="headerlink" href="#_CPPv4N17fpga_token_header9vendor_idE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17fpga_token_header9device_idE">
<span id="_CPPv3N17fpga_token_header9device_idE"></span><span id="_CPPv2N17fpga_token_header9device_idE"></span><span id="fpga_token_header::device_id__uint16_t"></span><span class="target" id="structfpga__token__header_1adbd582f365bccde67633a77ee997b82f"></span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">device_id</span></span></span><a class="headerlink" href="#_CPPv4N17fpga_token_header9device_idE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17fpga_token_header7segmentE">
<span id="_CPPv3N17fpga_token_header7segmentE"></span><span id="_CPPv2N17fpga_token_header7segmentE"></span><span id="fpga_token_header::segment__uint16_t"></span><span class="target" id="structfpga__token__header_1a9d99b916146fb609bf7266ee5facea92"></span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">segment</span></span></span><a class="headerlink" href="#_CPPv4N17fpga_token_header7segmentE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17fpga_token_header3busE">
<span id="_CPPv3N17fpga_token_header3busE"></span><span id="_CPPv2N17fpga_token_header3busE"></span><span id="fpga_token_header::bus__uint8_t"></span><span class="target" id="structfpga__token__header_1a0e5a70d6ef42a26544d85ea50340fb36"></span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">bus</span></span></span><a class="headerlink" href="#_CPPv4N17fpga_token_header3busE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17fpga_token_header6deviceE">
<span id="_CPPv3N17fpga_token_header6deviceE"></span><span id="_CPPv2N17fpga_token_header6deviceE"></span><span id="fpga_token_header::device__uint8_t"></span><span class="target" id="structfpga__token__header_1a44e4a70a27892c61fd9dc0ef8899ce87"></span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">device</span></span></span><a class="headerlink" href="#_CPPv4N17fpga_token_header6deviceE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17fpga_token_header8functionE">
<span id="_CPPv3N17fpga_token_header8functionE"></span><span id="_CPPv2N17fpga_token_header8functionE"></span><span id="fpga_token_header::function__uint8_t"></span><span class="target" id="structfpga__token__header_1ae517a83a32a886df54165c583cc5aa0a"></span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">function</span></span></span><a class="headerlink" href="#_CPPv4N17fpga_token_header8functionE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17fpga_token_header9interfaceE">
<span id="_CPPv3N17fpga_token_header9interfaceE"></span><span id="_CPPv2N17fpga_token_header9interfaceE"></span><span id="fpga_token_header::interface__fpga_interface"></span><span class="target" id="structfpga__token__header_1aa51f72f309bb8d31b997592b802db331"></span><a class="reference internal" href="#_CPPv414fpga_interface" title="fpga_interface"><span class="n"><span class="pre">fpga_interface</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">interface</span></span></span><a class="headerlink" href="#_CPPv4N17fpga_token_header9interfaceE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17fpga_token_header7objtypeE">
<span id="_CPPv3N17fpga_token_header7objtypeE"></span><span id="_CPPv2N17fpga_token_header7objtypeE"></span><span id="fpga_token_header::objtype__fpga_objtype"></span><span class="target" id="structfpga__token__header_1aedd4a4c842c5c40092041dc02ea059b2"></span><a class="reference internal" href="#_CPPv412fpga_objtype" title="fpga_objtype"><span class="n"><span class="pre">fpga_objtype</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">objtype</span></span></span><a class="headerlink" href="#_CPPv4N17fpga_token_header7objtypeE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17fpga_token_header9object_idE">
<span id="_CPPv3N17fpga_token_header9object_idE"></span><span id="_CPPv2N17fpga_token_header9object_idE"></span><span id="fpga_token_header::object_id__uint64_t"></span><span class="target" id="structfpga__token__header_1ada99f326ab6582aa3a209ef6b9bd4003"></span><span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">object_id</span></span></span><a class="headerlink" href="#_CPPv4N17fpga_token_header9object_idE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17fpga_token_header4guidE">
<span id="_CPPv3N17fpga_token_header4guidE"></span><span id="_CPPv2N17fpga_token_header4guidE"></span><span id="fpga_token_header::guid__fpga_guid"></span><span class="target" id="structfpga__token__header_1ae24e0a1d32b1f940e7ffb96a34c31345"></span><a class="reference internal" href="#_CPPv49fpga_guid" title="fpga_guid"><span class="n"><span class="pre">fpga_guid</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">guid</span></span></span><a class="headerlink" href="#_CPPv4N17fpga_token_header4guidE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17fpga_token_header19subsystem_vendor_idE">
<span id="_CPPv3N17fpga_token_header19subsystem_vendor_idE"></span><span id="_CPPv2N17fpga_token_header19subsystem_vendor_idE"></span><span id="fpga_token_header::subsystem_vendor_id__uint16_t"></span><span class="target" id="structfpga__token__header_1aeaca575d589325a187b9abea66a4192a"></span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">subsystem_vendor_id</span></span></span><a class="headerlink" href="#_CPPv4N17fpga_token_header19subsystem_vendor_idE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17fpga_token_header19subsystem_device_idE">
<span id="_CPPv3N17fpga_token_header19subsystem_device_idE"></span><span id="_CPPv2N17fpga_token_header19subsystem_device_idE"></span><span id="fpga_token_header::subsystem_device_id__uint16_t"></span><span class="target" id="structfpga__token__header_1a2710b5d055ec2e27b627e27dfa84007f"></span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">subsystem_device_id</span></span></span><a class="headerlink" href="#_CPPv4N17fpga_token_header19subsystem_device_idE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

</div>
</dd></dl>

</div>
<div class="section" id="types-enum-h">
<h3><a class="toc-backref" href="#id3">types_enum.h</a><a class="headerlink" href="#types-enum-h" title="Permalink to this headline">¶</a></h3>
<p>Definitions of enumerated types for the OPAE C API. </p>
<p>This file defines return and error codes, event and object types, states, and flags as used or reported by OPAE C API functions. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-enums">Enums</p>
<dl class="cpp enum">
<dt class="sig sig-object cpp" id="_CPPv411fpga_result">
<span id="_CPPv311fpga_result"></span><span id="_CPPv211fpga_result"></span><span class="target" id="types__enum_8h_1a27aaa9bd2d94c9b53602b1a7af49fc6d"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_result</span></span></span><a class="headerlink" href="#_CPPv411fpga_result" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>OPAE C API function return codes</p>
<p>Every public API function exported by the OPAE C library will return one of these codes. Usually, FPGA_OK denotes successful completion of the requested operation, while any return code <em>other</em> than FPGA_OK indicates an error or other deviation from the expected behavior. Users of the OPAE C API should always check the return codes of the APIs they call, and not use output parameters of functions that did not execute successfully.</p>
<p>The <a class="reference internal" href="#utils_8h_1a2a3fc0d8baf294d2da980ba544368b32"><span class="std std-ref">fpgaErrStr()</span></a> function converts error codes into printable messages.</p>
<p>OPAE also has a logging mechanism that allows a developer to get more information about why a particular call failed with a specific message. If enabled, any function that returns an error code different from FPGA_OK will also print out a message with further details. This mechanism can be enabled by setting the environment variable <code class="docutils literal notranslate"><span class="pre">LIBOPAE_LOG</span></code> to 1 before running the respective application. </p>
<p><em>Values:</em></p>
<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N11fpga_result7FPGA_OKE">
<span id="_CPPv3N11fpga_result7FPGA_OKE"></span><span id="_CPPv2N11fpga_result7FPGA_OKE"></span><span class="target" id="types__enum_8h_1a27aaa9bd2d94c9b53602b1a7af49fc6da727cb0690aa450810ffc8f5371401327"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_OK</span></span></span><a class="headerlink" href="#_CPPv4N11fpga_result7FPGA_OKE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Operation completed successfully </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N11fpga_result18FPGA_INVALID_PARAME">
<span id="_CPPv3N11fpga_result18FPGA_INVALID_PARAME"></span><span id="_CPPv2N11fpga_result18FPGA_INVALID_PARAME"></span><span class="target" id="types__enum_8h_1a27aaa9bd2d94c9b53602b1a7af49fc6da72e05d22cb414d8a35945301b79302f9"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_INVALID_PARAM</span></span></span><a class="headerlink" href="#_CPPv4N11fpga_result18FPGA_INVALID_PARAME" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Invalid parameter supplied </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N11fpga_result9FPGA_BUSYE">
<span id="_CPPv3N11fpga_result9FPGA_BUSYE"></span><span id="_CPPv2N11fpga_result9FPGA_BUSYE"></span><span class="target" id="types__enum_8h_1a27aaa9bd2d94c9b53602b1a7af49fc6da7785c48a8a9ab76b21bcd1627832fdd4"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_BUSY</span></span></span><a class="headerlink" href="#_CPPv4N11fpga_result9FPGA_BUSYE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Resource is busy </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N11fpga_result14FPGA_EXCEPTIONE">
<span id="_CPPv3N11fpga_result14FPGA_EXCEPTIONE"></span><span id="_CPPv2N11fpga_result14FPGA_EXCEPTIONE"></span><span class="target" id="types__enum_8h_1a27aaa9bd2d94c9b53602b1a7af49fc6da8527745386f7cea8d8aa64f96f2249a4"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_EXCEPTION</span></span></span><a class="headerlink" href="#_CPPv4N11fpga_result14FPGA_EXCEPTIONE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>An exception occurred </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N11fpga_result14FPGA_NOT_FOUNDE">
<span id="_CPPv3N11fpga_result14FPGA_NOT_FOUNDE"></span><span id="_CPPv2N11fpga_result14FPGA_NOT_FOUNDE"></span><span class="target" id="types__enum_8h_1a27aaa9bd2d94c9b53602b1a7af49fc6da7aee5958cf7f46e9d80c4ee50d42d86c"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_NOT_FOUND</span></span></span><a class="headerlink" href="#_CPPv4N11fpga_result14FPGA_NOT_FOUNDE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>A required resource was not found </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N11fpga_result14FPGA_NO_MEMORYE">
<span id="_CPPv3N11fpga_result14FPGA_NO_MEMORYE"></span><span id="_CPPv2N11fpga_result14FPGA_NO_MEMORYE"></span><span class="target" id="types__enum_8h_1a27aaa9bd2d94c9b53602b1a7af49fc6da01318ecc0ead885cee673d213bb4eeab"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_NO_MEMORY</span></span></span><a class="headerlink" href="#_CPPv4N11fpga_result14FPGA_NO_MEMORYE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Not enough memory to complete operation </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N11fpga_result18FPGA_NOT_SUPPORTEDE">
<span id="_CPPv3N11fpga_result18FPGA_NOT_SUPPORTEDE"></span><span id="_CPPv2N11fpga_result18FPGA_NOT_SUPPORTEDE"></span><span class="target" id="types__enum_8h_1a27aaa9bd2d94c9b53602b1a7af49fc6da51eacd9111ef14917f0b958bfeda4f66"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_NOT_SUPPORTED</span></span></span><a class="headerlink" href="#_CPPv4N11fpga_result18FPGA_NOT_SUPPORTEDE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Requested operation is not supported </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N11fpga_result14FPGA_NO_DRIVERE">
<span id="_CPPv3N11fpga_result14FPGA_NO_DRIVERE"></span><span id="_CPPv2N11fpga_result14FPGA_NO_DRIVERE"></span><span class="target" id="types__enum_8h_1a27aaa9bd2d94c9b53602b1a7af49fc6da8b18856fa126c4b659346cf5decda0b5"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_NO_DRIVER</span></span></span><a class="headerlink" href="#_CPPv4N11fpga_result14FPGA_NO_DRIVERE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Driver is not loaded </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N11fpga_result14FPGA_NO_DAEMONE">
<span id="_CPPv3N11fpga_result14FPGA_NO_DAEMONE"></span><span id="_CPPv2N11fpga_result14FPGA_NO_DAEMONE"></span><span class="target" id="types__enum_8h_1a27aaa9bd2d94c9b53602b1a7af49fc6daefcce3ebcef5f12e194f3812b43c7322"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_NO_DAEMON</span></span></span><a class="headerlink" href="#_CPPv4N11fpga_result14FPGA_NO_DAEMONE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>FPGA Daemon (fpgad) is not running </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N11fpga_result14FPGA_NO_ACCESSE">
<span id="_CPPv3N11fpga_result14FPGA_NO_ACCESSE"></span><span id="_CPPv2N11fpga_result14FPGA_NO_ACCESSE"></span><span class="target" id="types__enum_8h_1a27aaa9bd2d94c9b53602b1a7af49fc6da6c7a58c1e0907394fe270a539b104b0e"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_NO_ACCESS</span></span></span><a class="headerlink" href="#_CPPv4N11fpga_result14FPGA_NO_ACCESSE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Insufficient privileges or permissions </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N11fpga_result17FPGA_RECONF_ERRORE">
<span id="_CPPv3N11fpga_result17FPGA_RECONF_ERRORE"></span><span id="_CPPv2N11fpga_result17FPGA_RECONF_ERRORE"></span><span class="target" id="types__enum_8h_1a27aaa9bd2d94c9b53602b1a7af49fc6da4fe9aead9176152c1e47e600d5415e56"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_RECONF_ERROR</span></span></span><a class="headerlink" href="#_CPPv4N11fpga_result17FPGA_RECONF_ERRORE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Error while reconfiguring FPGA </p>
</dd></dl>

</dd></dl>

<dl class="cpp enum">
<dt class="sig sig-object cpp" id="_CPPv415fpga_event_type">
<span id="_CPPv315fpga_event_type"></span><span id="_CPPv215fpga_event_type"></span><span class="target" id="types__enum_8h_1a6eccf38d4643d14fbc51f34e03131fa6"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_event_type</span></span></span><a class="headerlink" href="#_CPPv415fpga_event_type" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>FPGA events</p>
<p>OPAE currently defines the following event types that applications can register for. Note that not all FPGA resources and target platforms may support all event types. </p>
<p><em>Values:</em></p>
<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N15fpga_event_type20FPGA_EVENT_INTERRUPTE">
<span id="_CPPv3N15fpga_event_type20FPGA_EVENT_INTERRUPTE"></span><span id="_CPPv2N15fpga_event_type20FPGA_EVENT_INTERRUPTE"></span><span class="target" id="types__enum_8h_1a6eccf38d4643d14fbc51f34e03131fa6a4927c38c144629dfd0ac7b798853d18f"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_EVENT_INTERRUPT</span></span></span><a class="headerlink" href="#_CPPv4N15fpga_event_type20FPGA_EVENT_INTERRUPTE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Interrupt generated by an accelerator </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N15fpga_event_type16FPGA_EVENT_ERRORE">
<span id="_CPPv3N15fpga_event_type16FPGA_EVENT_ERRORE"></span><span id="_CPPv2N15fpga_event_type16FPGA_EVENT_ERRORE"></span><span class="target" id="types__enum_8h_1a6eccf38d4643d14fbc51f34e03131fa6ae06578392a4b6edada24bb375b05d800"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_EVENT_ERROR</span></span></span><a class="headerlink" href="#_CPPv4N15fpga_event_type16FPGA_EVENT_ERRORE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Infrastructure error event </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N15fpga_event_type24FPGA_EVENT_POWER_THERMALE">
<span id="_CPPv3N15fpga_event_type24FPGA_EVENT_POWER_THERMALE"></span><span id="_CPPv2N15fpga_event_type24FPGA_EVENT_POWER_THERMALE"></span><span class="target" id="types__enum_8h_1a6eccf38d4643d14fbc51f34e03131fa6ac5bbf42f4aadeb692ba00bc87d2a1d63"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_EVENT_POWER_THERMAL</span></span></span><a class="headerlink" href="#_CPPv4N15fpga_event_type24FPGA_EVENT_POWER_THERMALE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Infrastructure thermal event </p>
</dd></dl>

</dd></dl>

<dl class="cpp enum">
<dt class="sig sig-object cpp" id="_CPPv422fpga_accelerator_state">
<span id="_CPPv322fpga_accelerator_state"></span><span id="_CPPv222fpga_accelerator_state"></span><span class="target" id="types__enum_8h_1a90d0d4dfde2d893585fb72ba51f0bfbe"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_accelerator_state</span></span></span><a class="headerlink" href="#_CPPv422fpga_accelerator_state" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>accelerator state </p>
<p><em>Values:</em></p>
<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N22fpga_accelerator_state25FPGA_ACCELERATOR_ASSIGNEDE">
<span id="_CPPv3N22fpga_accelerator_state25FPGA_ACCELERATOR_ASSIGNEDE"></span><span id="_CPPv2N22fpga_accelerator_state25FPGA_ACCELERATOR_ASSIGNEDE"></span><span class="target" id="types__enum_8h_1a90d0d4dfde2d893585fb72ba51f0bfbeaa1212584ffe16949e0ed25c04a679786"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_ACCELERATOR_ASSIGNED</span></span></span><a class="headerlink" href="#_CPPv4N22fpga_accelerator_state25FPGA_ACCELERATOR_ASSIGNEDE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>accelerator is opened exclusively by another process </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N22fpga_accelerator_state27FPGA_ACCELERATOR_UNASSIGNEDE">
<span id="_CPPv3N22fpga_accelerator_state27FPGA_ACCELERATOR_UNASSIGNEDE"></span><span id="_CPPv2N22fpga_accelerator_state27FPGA_ACCELERATOR_UNASSIGNEDE"></span><span class="target" id="types__enum_8h_1a90d0d4dfde2d893585fb72ba51f0bfbea35c1c5720c92650e289c592abfd5e2b8"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_ACCELERATOR_UNASSIGNED</span></span></span><a class="headerlink" href="#_CPPv4N22fpga_accelerator_state27FPGA_ACCELERATOR_UNASSIGNEDE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>accelerator is free to be opened </p>
</dd></dl>

</dd></dl>

<dl class="cpp enum">
<dt class="sig sig-object cpp" id="_CPPv412fpga_objtype">
<span id="_CPPv312fpga_objtype"></span><span id="_CPPv212fpga_objtype"></span><span class="target" id="types__enum_8h_1a9b2ddb9e533441e79f19d45fa0a24934"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_objtype</span></span></span><a class="headerlink" href="#_CPPv412fpga_objtype" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>OPAE FPGA resources (objects)</p>
<p>These are the FPGA resources currently supported by the OPAE object model. </p>
<p><em>Values:</em></p>
<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N12fpga_objtype11FPGA_DEVICEE">
<span id="_CPPv3N12fpga_objtype11FPGA_DEVICEE"></span><span id="_CPPv2N12fpga_objtype11FPGA_DEVICEE"></span><span class="target" id="types__enum_8h_1a9b2ddb9e533441e79f19d45fa0a24934a91f784c1c357473adbde7188a244219a"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_DEVICE</span></span></span><a class="headerlink" href="#_CPPv4N12fpga_objtype11FPGA_DEVICEE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>FPGA_DEVICE objects represent FPGA devices and their management functionality. These objects can be opened (typically requires a certain privilege level or access permissions) and used for management functions like fpgaReconfigreSlot(). </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N12fpga_objtype16FPGA_ACCELERATORE">
<span id="_CPPv3N12fpga_objtype16FPGA_ACCELERATORE"></span><span id="_CPPv2N12fpga_objtype16FPGA_ACCELERATORE"></span><span class="target" id="types__enum_8h_1a9b2ddb9e533441e79f19d45fa0a24934a5c3973a253ffaabddd0a083f05abebc7"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_ACCELERATOR</span></span></span><a class="headerlink" href="#_CPPv4N12fpga_objtype16FPGA_ACCELERATORE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>FPGA_ACCELERATOR objects represent allocatable units for accessing accelerated functions on the FPGA. They are frequently opened for interacting via control registers (MMIO), shared memory, or other, possibly platform-specific functions. </p>
</dd></dl>

</dd></dl>

<dl class="cpp enum">
<dt class="sig sig-object cpp" id="_CPPv414fpga_interface">
<span id="_CPPv314fpga_interface"></span><span id="_CPPv214fpga_interface"></span><span class="target" id="types__enum_8h_1a9b433f944fba4b80dd796dec286412cb"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_interface</span></span></span><a class="headerlink" href="#_CPPv414fpga_interface" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>OPAE plugin interface</p>
<p>These are the supported plugin interfaces. </p>
<p><em>Values:</em></p>
<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N14fpga_interface12FPGA_IFC_DFLE">
<span id="_CPPv3N14fpga_interface12FPGA_IFC_DFLE"></span><span id="_CPPv2N14fpga_interface12FPGA_IFC_DFLE"></span><span class="target" id="types__enum_8h_1a9b433f944fba4b80dd796dec286412cbada6c2b32c7c5e8eba60cebe80b38355c"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_IFC_DFL</span></span></span><a class="headerlink" href="#_CPPv4N14fpga_interface12FPGA_IFC_DFLE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>FPGA_IFC_DFL indicates that the plugin interface is the Device Feature List driver suite. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N14fpga_interface13FPGA_IFC_VFIOE">
<span id="_CPPv3N14fpga_interface13FPGA_IFC_VFIOE"></span><span id="_CPPv2N14fpga_interface13FPGA_IFC_VFIOE"></span><span class="target" id="types__enum_8h_1a9b433f944fba4b80dd796dec286412cba950d486b953b25fc8729fca05ea10962"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_IFC_VFIO</span></span></span><a class="headerlink" href="#_CPPv4N14fpga_interface13FPGA_IFC_VFIOE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>FPGA_IFC_VFIO indicates that the plugin interface is the vfio-pci driver. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N14fpga_interface16FPGA_IFC_SIM_DFLE">
<span id="_CPPv3N14fpga_interface16FPGA_IFC_SIM_DFLE"></span><span id="_CPPv2N14fpga_interface16FPGA_IFC_SIM_DFLE"></span><span class="target" id="types__enum_8h_1a9b433f944fba4b80dd796dec286412cba77bd30a60ce179d221303a4577d9ae17"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_IFC_SIM_DFL</span></span></span><a class="headerlink" href="#_CPPv4N14fpga_interface16FPGA_IFC_SIM_DFLE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>FPGA_IFC_SIM_DFL indicates that the plugin interface is the AFU Simulation Environment simulating DFL drivers. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N14fpga_interface17FPGA_IFC_SIM_VFIOE">
<span id="_CPPv3N14fpga_interface17FPGA_IFC_SIM_VFIOE"></span><span id="_CPPv2N14fpga_interface17FPGA_IFC_SIM_VFIOE"></span><span class="target" id="types__enum_8h_1a9b433f944fba4b80dd796dec286412cba6d64205e510545526e3b01ad672293da"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_IFC_SIM_VFIO</span></span></span><a class="headerlink" href="#_CPPv4N14fpga_interface17FPGA_IFC_SIM_VFIOE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>FPGA_IFC_SIM_VFIO indicates that the plugin interface is the AFU Simulation Environment simulating vfio-pci. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N14fpga_interface12FPGA_IFC_UIOE">
<span id="_CPPv3N14fpga_interface12FPGA_IFC_UIOE"></span><span id="_CPPv2N14fpga_interface12FPGA_IFC_UIOE"></span><span class="target" id="types__enum_8h_1a9b433f944fba4b80dd796dec286412cba47104e3152df9613560b18b507995691"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_IFC_UIO</span></span></span><a class="headerlink" href="#_CPPv4N14fpga_interface12FPGA_IFC_UIOE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>FPGA_IFC_UIO indicates that the plugin interface is the uio-dfl driver. </p>
</dd></dl>

</dd></dl>

<dl class="cpp enum">
<dt class="sig sig-object cpp" id="_CPPv417fpga_buffer_flags">
<span id="_CPPv317fpga_buffer_flags"></span><span id="_CPPv217fpga_buffer_flags"></span><span class="target" id="types__enum_8h_1a99f1b7a7fb02d7fa8e5823749b9005e5"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_buffer_flags</span></span></span><a class="headerlink" href="#_CPPv417fpga_buffer_flags" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Buffer flags</p>
<p>These flags can be passed to the <a class="reference internal" href="#buffer_8h_1aac3ed0146bc42c35f99610a319e87303"><span class="std std-ref">fpgaPrepareBuffer()</span></a> function. </p>
<p><em>Values:</em></p>
<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N17fpga_buffer_flags21FPGA_BUF_PREALLOCATEDE">
<span id="_CPPv3N17fpga_buffer_flags21FPGA_BUF_PREALLOCATEDE"></span><span id="_CPPv2N17fpga_buffer_flags21FPGA_BUF_PREALLOCATEDE"></span><span class="target" id="types__enum_8h_1a99f1b7a7fb02d7fa8e5823749b9005e5a625a9b51ada35d27da1079ff747d04db"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_BUF_PREALLOCATED</span></span></span><a class="headerlink" href="#_CPPv4N17fpga_buffer_flags21FPGA_BUF_PREALLOCATEDE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Use existing buffer </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N17fpga_buffer_flags14FPGA_BUF_QUIETE">
<span id="_CPPv3N17fpga_buffer_flags14FPGA_BUF_QUIETE"></span><span id="_CPPv2N17fpga_buffer_flags14FPGA_BUF_QUIETE"></span><span class="target" id="types__enum_8h_1a99f1b7a7fb02d7fa8e5823749b9005e5abc99b8f3e50fb4eac1dbbeae4aca7957"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_BUF_QUIET</span></span></span><a class="headerlink" href="#_CPPv4N17fpga_buffer_flags14FPGA_BUF_QUIETE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Suppress error messages </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N17fpga_buffer_flags18FPGA_BUF_READ_ONLYE">
<span id="_CPPv3N17fpga_buffer_flags18FPGA_BUF_READ_ONLYE"></span><span id="_CPPv2N17fpga_buffer_flags18FPGA_BUF_READ_ONLYE"></span><span class="target" id="types__enum_8h_1a99f1b7a7fb02d7fa8e5823749b9005e5ae69aa057dde55423090ab4f7b9f3c200"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_BUF_READ_ONLY</span></span></span><a class="headerlink" href="#_CPPv4N17fpga_buffer_flags18FPGA_BUF_READ_ONLYE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Buffer is read-only </p>
</dd></dl>

</dd></dl>

<dl class="cpp enum">
<dt class="sig sig-object cpp" id="_CPPv415fpga_open_flags">
<span id="_CPPv315fpga_open_flags"></span><span id="_CPPv215fpga_open_flags"></span><span class="target" id="types__enum_8h_1a3a32599a1213352a3217f6e068651fc6"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_open_flags</span></span></span><a class="headerlink" href="#_CPPv415fpga_open_flags" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Open flags</p>
<p>These flags can be passed to the <a class="reference internal" href="#access_8h_1addde6b2bafcd6632a2c0b595c6bc0ef3"><span class="std std-ref">fpgaOpen()</span></a> function. </p>
<p><em>Values:</em></p>
<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N15fpga_open_flags16FPGA_OPEN_SHAREDE">
<span id="_CPPv3N15fpga_open_flags16FPGA_OPEN_SHAREDE"></span><span id="_CPPv2N15fpga_open_flags16FPGA_OPEN_SHAREDE"></span><span class="target" id="types__enum_8h_1a3a32599a1213352a3217f6e068651fc6a7eb08309368b559a0ecaf8193053a94c"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_OPEN_SHARED</span></span></span><a class="headerlink" href="#_CPPv4N15fpga_open_flags16FPGA_OPEN_SHAREDE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Open FPGA resource for shared access </p>
</dd></dl>

</dd></dl>

<dl class="cpp enum">
<dt class="sig sig-object cpp" id="_CPPv417fpga_reconf_flags">
<span id="_CPPv317fpga_reconf_flags"></span><span id="_CPPv217fpga_reconf_flags"></span><span class="target" id="types__enum_8h_1a9a4d903f00f7511b06eea9809d81aae7"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_reconf_flags</span></span></span><a class="headerlink" href="#_CPPv417fpga_reconf_flags" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Reconfiguration flags</p>
<p>These flags can be passed to the <a class="reference internal" href="#manage_8h_1a6e5d00d445c69c94cb122224c47bf735"><span class="std std-ref">fpgaReconfigureSlot()</span></a> function. </p>
<p><em>Values:</em></p>
<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N17fpga_reconf_flags17FPGA_RECONF_FORCEE">
<span id="_CPPv3N17fpga_reconf_flags17FPGA_RECONF_FORCEE"></span><span id="_CPPv2N17fpga_reconf_flags17FPGA_RECONF_FORCEE"></span><span class="target" id="types__enum_8h_1a9a4d903f00f7511b06eea9809d81aae7a3eb0a410afacbd5b85d308fc51fc8cd8"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_RECONF_FORCE</span></span></span><a class="headerlink" href="#_CPPv4N17fpga_reconf_flags17FPGA_RECONF_FORCEE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Reconfigure the slot without checking if it is in use </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N17fpga_reconf_flags23FPGA_RECONF_SKIP_USRCLKE">
<span id="_CPPv3N17fpga_reconf_flags23FPGA_RECONF_SKIP_USRCLKE"></span><span id="_CPPv2N17fpga_reconf_flags23FPGA_RECONF_SKIP_USRCLKE"></span><span class="target" id="types__enum_8h_1a9a4d903f00f7511b06eea9809d81aae7a4e1616b36eedc9094a04666edcfa36f1"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_RECONF_SKIP_USRCLK</span></span></span><a class="headerlink" href="#_CPPv4N17fpga_reconf_flags23FPGA_RECONF_SKIP_USRCLKE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Don’t configure AFU user clocks as part of PR </p>
</dd></dl>

</dd></dl>

<dl class="cpp enum">
<dt class="sig sig-object cpp" id="_CPPv420fpga_sysobject_flags">
<span id="_CPPv320fpga_sysobject_flags"></span><span id="_CPPv220fpga_sysobject_flags"></span><span class="target" id="types__enum_8h_1a9cacfdee4baf5ca62998913596412afb"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_sysobject_flags</span></span></span><a class="headerlink" href="#_CPPv420fpga_sysobject_flags" title="Permalink to this definition">¶</a><br /></dt>
<dd><p><em>Values:</em></p>
<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N20fpga_sysobject_flags16FPGA_OBJECT_SYNCE">
<span id="_CPPv3N20fpga_sysobject_flags16FPGA_OBJECT_SYNCE"></span><span id="_CPPv2N20fpga_sysobject_flags16FPGA_OBJECT_SYNCE"></span><span class="target" id="types__enum_8h_1a9cacfdee4baf5ca62998913596412afba2d41c9cc1db0d054ac8a8e1afb707231"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_OBJECT_SYNC</span></span></span><a class="headerlink" href="#_CPPv4N20fpga_sysobject_flags16FPGA_OBJECT_SYNCE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Synchronize data from driver </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N20fpga_sysobject_flags16FPGA_OBJECT_GLOBE">
<span id="_CPPv3N20fpga_sysobject_flags16FPGA_OBJECT_GLOBE"></span><span id="_CPPv2N20fpga_sysobject_flags16FPGA_OBJECT_GLOBE"></span><span class="target" id="types__enum_8h_1a9cacfdee4baf5ca62998913596412afbaa8bfa7ba531a8b610b44f9364201e425"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_OBJECT_GLOB</span></span></span><a class="headerlink" href="#_CPPv4N20fpga_sysobject_flags16FPGA_OBJECT_GLOBE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Treat names as glob expressions </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N20fpga_sysobject_flags15FPGA_OBJECT_RAWE">
<span id="_CPPv3N20fpga_sysobject_flags15FPGA_OBJECT_RAWE"></span><span id="_CPPv2N20fpga_sysobject_flags15FPGA_OBJECT_RAWE"></span><span class="target" id="types__enum_8h_1a9cacfdee4baf5ca62998913596412afbacfaa8f881c5a8a3dd212e4fb4d070bf4"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_OBJECT_RAW</span></span></span><a class="headerlink" href="#_CPPv4N20fpga_sysobject_flags15FPGA_OBJECT_RAWE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Read or write object data as raw bytes </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N20fpga_sysobject_flags23FPGA_OBJECT_RECURSE_ONEE">
<span id="_CPPv3N20fpga_sysobject_flags23FPGA_OBJECT_RECURSE_ONEE"></span><span id="_CPPv2N20fpga_sysobject_flags23FPGA_OBJECT_RECURSE_ONEE"></span><span class="target" id="types__enum_8h_1a9cacfdee4baf5ca62998913596412afbade8c9f9040403d5e7e08e3aede541844"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_OBJECT_RECURSE_ONE</span></span></span><a class="headerlink" href="#_CPPv4N20fpga_sysobject_flags23FPGA_OBJECT_RECURSE_ONEE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Create subobjects one level down from containers </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N20fpga_sysobject_flags23FPGA_OBJECT_RECURSE_ALLE">
<span id="_CPPv3N20fpga_sysobject_flags23FPGA_OBJECT_RECURSE_ALLE"></span><span id="_CPPv2N20fpga_sysobject_flags23FPGA_OBJECT_RECURSE_ALLE"></span><span class="target" id="types__enum_8h_1a9cacfdee4baf5ca62998913596412afba33387b602459cddf06b3eeab96eca47b"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_OBJECT_RECURSE_ALL</span></span></span><a class="headerlink" href="#_CPPv4N20fpga_sysobject_flags23FPGA_OBJECT_RECURSE_ALLE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Create subobjects all levels from from containers </p>
</dd></dl>

</dd></dl>

<dl class="cpp enum">
<dt class="sig sig-object cpp" id="_CPPv419fpga_sysobject_type">
<span id="_CPPv319fpga_sysobject_type"></span><span id="_CPPv219fpga_sysobject_type"></span><span class="target" id="types__enum_8h_1a3ac77596a20038a5e0691ec8bb6c6299"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_sysobject_type</span></span></span><a class="headerlink" href="#_CPPv419fpga_sysobject_type" title="Permalink to this definition">¶</a><br /></dt>
<dd><p><em>Values:</em></p>
<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N19fpga_sysobject_type21FPGA_OBJECT_CONTAINERE">
<span id="_CPPv3N19fpga_sysobject_type21FPGA_OBJECT_CONTAINERE"></span><span id="_CPPv2N19fpga_sysobject_type21FPGA_OBJECT_CONTAINERE"></span><span class="target" id="types__enum_8h_1a3ac77596a20038a5e0691ec8bb6c6299a9fdf8108c74c6fd8dec16f3c1bd7b46c"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_OBJECT_CONTAINER</span></span></span><a class="headerlink" href="#_CPPv4N19fpga_sysobject_type21FPGA_OBJECT_CONTAINERE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Represents a group of objects </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N19fpga_sysobject_type21FPGA_OBJECT_ATTRIBUTEE">
<span id="_CPPv3N19fpga_sysobject_type21FPGA_OBJECT_ATTRIBUTEE"></span><span id="_CPPv2N19fpga_sysobject_type21FPGA_OBJECT_ATTRIBUTEE"></span><span class="target" id="types__enum_8h_1a3ac77596a20038a5e0691ec8bb6c6299ae05d85061319b15fc4fc8fbcbf6cf12c"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_OBJECT_ATTRIBUTE</span></span></span><a class="headerlink" href="#_CPPv4N19fpga_sysobject_type21FPGA_OBJECT_ATTRIBUTEE" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>An object with an attribute value that can be read/written </p>
</dd></dl>

</dd></dl>

<dl class="cpp enum">
<dt class="sig sig-object cpp" id="_CPPv416fpga_metric_type">
<span id="_CPPv316fpga_metric_type"></span><span id="_CPPv216fpga_metric_type"></span><span class="target" id="types__enum_8h_1a04334291d3fe08ee2385f534629f3094"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_metric_type</span></span></span><a class="headerlink" href="#_CPPv416fpga_metric_type" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>fpga metrics types opae defines power,thermal, performance counter and afu metric types </p>
<p><em>Values:</em></p>
<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N16fpga_metric_type22FPGA_METRIC_TYPE_POWERE">
<span id="_CPPv3N16fpga_metric_type22FPGA_METRIC_TYPE_POWERE"></span><span id="_CPPv2N16fpga_metric_type22FPGA_METRIC_TYPE_POWERE"></span><span class="target" id="types__enum_8h_1a04334291d3fe08ee2385f534629f3094a19df4d36912e022021758321d7dfaca1"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_METRIC_TYPE_POWER</span></span></span><a class="headerlink" href="#_CPPv4N16fpga_metric_type22FPGA_METRIC_TYPE_POWERE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N16fpga_metric_type24FPGA_METRIC_TYPE_THERMALE">
<span id="_CPPv3N16fpga_metric_type24FPGA_METRIC_TYPE_THERMALE"></span><span id="_CPPv2N16fpga_metric_type24FPGA_METRIC_TYPE_THERMALE"></span><span class="target" id="types__enum_8h_1a04334291d3fe08ee2385f534629f3094a1b615b52e8ec5f4339139567bcabd9d0"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_METRIC_TYPE_THERMAL</span></span></span><a class="headerlink" href="#_CPPv4N16fpga_metric_type24FPGA_METRIC_TYPE_THERMALE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N16fpga_metric_type32FPGA_METRIC_TYPE_PERFORMANCE_CTRE">
<span id="_CPPv3N16fpga_metric_type32FPGA_METRIC_TYPE_PERFORMANCE_CTRE"></span><span id="_CPPv2N16fpga_metric_type32FPGA_METRIC_TYPE_PERFORMANCE_CTRE"></span><span class="target" id="types__enum_8h_1a04334291d3fe08ee2385f534629f3094a0090631e9c7498fcb11d73aae843d4c0"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_METRIC_TYPE_PERFORMANCE_CTR</span></span></span><a class="headerlink" href="#_CPPv4N16fpga_metric_type32FPGA_METRIC_TYPE_PERFORMANCE_CTRE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N16fpga_metric_type20FPGA_METRIC_TYPE_AFUE">
<span id="_CPPv3N16fpga_metric_type20FPGA_METRIC_TYPE_AFUE"></span><span id="_CPPv2N16fpga_metric_type20FPGA_METRIC_TYPE_AFUE"></span><span class="target" id="types__enum_8h_1a04334291d3fe08ee2385f534629f3094afcaecf93ad13bf9558197c925c87d6c2"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_METRIC_TYPE_AFU</span></span></span><a class="headerlink" href="#_CPPv4N16fpga_metric_type20FPGA_METRIC_TYPE_AFUE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N16fpga_metric_type24FPGA_METRIC_TYPE_UNKNOWNE">
<span id="_CPPv3N16fpga_metric_type24FPGA_METRIC_TYPE_UNKNOWNE"></span><span id="_CPPv2N16fpga_metric_type24FPGA_METRIC_TYPE_UNKNOWNE"></span><span class="target" id="types__enum_8h_1a04334291d3fe08ee2385f534629f3094aeccc87ae6dc265c54200f71aad44d43b"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_METRIC_TYPE_UNKNOWN</span></span></span><a class="headerlink" href="#_CPPv4N16fpga_metric_type24FPGA_METRIC_TYPE_UNKNOWNE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

</dd></dl>

<dl class="cpp enum">
<dt class="sig sig-object cpp" id="_CPPv420fpga_metric_datatype">
<span id="_CPPv320fpga_metric_datatype"></span><span id="_CPPv220fpga_metric_datatype"></span><span class="target" id="types__enum_8h_1ab10f51ceeb88998e5d0389cbd3d55bcc"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpga_metric_datatype</span></span></span><a class="headerlink" href="#_CPPv420fpga_metric_datatype" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Metrics data type </p>
<p><em>Values:</em></p>
<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N20fpga_metric_datatype24FPGA_METRIC_DATATYPE_INTE">
<span id="_CPPv3N20fpga_metric_datatype24FPGA_METRIC_DATATYPE_INTE"></span><span id="_CPPv2N20fpga_metric_datatype24FPGA_METRIC_DATATYPE_INTE"></span><span class="target" id="types__enum_8h_1ab10f51ceeb88998e5d0389cbd3d55bcca7e4011246e4e6ce4c62cbcd54c6b6446"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_METRIC_DATATYPE_INT</span></span></span><a class="headerlink" href="#_CPPv4N20fpga_metric_datatype24FPGA_METRIC_DATATYPE_INTE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N20fpga_metric_datatype26FPGA_METRIC_DATATYPE_FLOATE">
<span id="_CPPv3N20fpga_metric_datatype26FPGA_METRIC_DATATYPE_FLOATE"></span><span id="_CPPv2N20fpga_metric_datatype26FPGA_METRIC_DATATYPE_FLOATE"></span><span class="target" id="types__enum_8h_1ab10f51ceeb88998e5d0389cbd3d55bcca42b7558a3659d44b5291a68329ac59ba"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_METRIC_DATATYPE_FLOAT</span></span></span><a class="headerlink" href="#_CPPv4N20fpga_metric_datatype26FPGA_METRIC_DATATYPE_FLOATE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N20fpga_metric_datatype27FPGA_METRIC_DATATYPE_DOUBLEE">
<span id="_CPPv3N20fpga_metric_datatype27FPGA_METRIC_DATATYPE_DOUBLEE"></span><span id="_CPPv2N20fpga_metric_datatype27FPGA_METRIC_DATATYPE_DOUBLEE"></span><span class="target" id="types__enum_8h_1ab10f51ceeb88998e5d0389cbd3d55bcca0ef125e071fb8bb97d89e083055b350a"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_METRIC_DATATYPE_DOUBLE</span></span></span><a class="headerlink" href="#_CPPv4N20fpga_metric_datatype27FPGA_METRIC_DATATYPE_DOUBLEE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N20fpga_metric_datatype25FPGA_METRIC_DATATYPE_BOOLE">
<span id="_CPPv3N20fpga_metric_datatype25FPGA_METRIC_DATATYPE_BOOLE"></span><span id="_CPPv2N20fpga_metric_datatype25FPGA_METRIC_DATATYPE_BOOLE"></span><span class="target" id="types__enum_8h_1ab10f51ceeb88998e5d0389cbd3d55bcca42af89cdb2fd1aaf8209950ff080a684"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_METRIC_DATATYPE_BOOL</span></span></span><a class="headerlink" href="#_CPPv4N20fpga_metric_datatype25FPGA_METRIC_DATATYPE_BOOLE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N20fpga_metric_datatype28FPGA_METRIC_DATATYPE_UNKNOWNE">
<span id="_CPPv3N20fpga_metric_datatype28FPGA_METRIC_DATATYPE_UNKNOWNE"></span><span id="_CPPv2N20fpga_metric_datatype28FPGA_METRIC_DATATYPE_UNKNOWNE"></span><span class="target" id="types__enum_8h_1ab10f51ceeb88998e5d0389cbd3d55bccad5f469dac4b7a5961008918926f399dc"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_METRIC_DATATYPE_UNKNOWN</span></span></span><a class="headerlink" href="#_CPPv4N20fpga_metric_datatype28FPGA_METRIC_DATATYPE_UNKNOWNE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

</dd></dl>

</div>
</div>
</div>
<div class="section" id="enumeration-api">
<h2><a class="toc-backref" href="#id4">Enumeration API</a><a class="headerlink" href="#enumeration-api" title="Permalink to this headline">¶</a></h2>
<p>The OPAE enumeration API allows selective discovery of FPGA resources. When
enumerating resources, a list of filter criteria can be passed to the
respective function to select a subset of all resources in the system. The
fpgaEnumerate() function itself then returns a list of fpga_tokens denoting
resources, which can be used in subsequent API calls.</p>
<p>Filter criteria are specified using one or more fpga_properties object. These
objects need to be created using fpgaGetProperties() (defined in
&lt;opae/properties/h&gt;) before being passed to fpgaEnumerate(). Individual
attributes of an fpga_properties object are set using specific accessors,
which are also defined in &lt;opae/properties.h&gt;.</p>
<div class="section" id="enum-h">
<h3><a class="toc-backref" href="#id5">enum.h</a><a class="headerlink" href="#enum-h" title="Permalink to this headline">¶</a></h3>
<p>APIs for resource enumeration and managing tokens. </p>
<p>These APIs are the first step for any application using OPAE to discover resources that are present on the system. They allow selective enumeration (i.e. getting a list of resources that match a given list of criteria) and methods to manage the lifecycle of tokens generated by <a class="reference internal" href="#enum_8h_1a277ba17f2377895855545bd82c1f901d"><span class="std std-ref">fpgaEnumerate()</span></a>. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-functions">Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv413fpgaEnumeratePK15fpga_properties8uint32_tP10fpga_token8uint32_tP8uint32_t">
<span id="_CPPv313fpgaEnumeratePK15fpga_properties8uint32_tP10fpga_token8uint32_tP8uint32_t"></span><span id="_CPPv213fpgaEnumeratePK15fpga_properties8uint32_tP10fpga_token8uint32_tP8uint32_t"></span><span id="fpgaEnumerate__fpga_propertiesCP.uint32_t.fpga_tokenP.uint32_t.uint32_tP"></span><span class="target" id="enum_8h_1a277ba17f2377895855545bd82c1f901d"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaEnumerate</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">filters</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">num_filters</span></span>, <a class="reference internal" href="#_CPPv410fpga_token" title="fpga_token"><span class="n"><span class="pre">fpga_token</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">tokens</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">max_tokens</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">num_matches</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv413fpgaEnumeratePK15fpga_properties8uint32_tP10fpga_token8uint32_tP8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Enumerate FPGA resources present in the system</p>
<p>This call allows the user to query the system for FPGA resources that match a certain set of criteria, e.g. all accelerators that are assigned to a host interface and available, all FPGAs of a specific type, etc.</p>
<p><a class="reference internal" href="#enum_8h_1a277ba17f2377895855545bd82c1f901d"><span class="std std-ref">fpgaEnumerate()</span></a> will create a number of <code class="docutils literal notranslate"><span class="pre">fpga_token</span></code>s to represent the matching resources and populate the array <code class="docutils literal notranslate"><span class="pre">tokens</span></code> with these tokens. The <code class="docutils literal notranslate"><span class="pre">max_tokens</span></code> argument can be used to limit the number of tokens allocated/returned by <a class="reference internal" href="#enum_8h_1a277ba17f2377895855545bd82c1f901d"><span class="std std-ref">fpgaEnumerate()</span></a>; i.e., the number of tokens in the returned <code class="docutils literal notranslate"><span class="pre">tokens</span></code> array will be either <code class="docutils literal notranslate"><span class="pre">max_tokens</span></code> or <code class="docutils literal notranslate"><span class="pre">num_matches</span></code> (the number of resources matching the filter), whichever is smaller. Use <a class="reference internal" href="#enum_8h_1a150a7a8f46e0d6df12cc329ff7030e21"><span class="std std-ref">fpgaDestroyToken()</span></a> to destroy tokens that are no longer needed.</p>
<p>To query the number of matches for a particular set of filters (e.g. to allocate a <code class="docutils literal notranslate"><span class="pre">tokens</span></code> array of the appropriate size), call <a class="reference internal" href="#enum_8h_1a277ba17f2377895855545bd82c1f901d"><span class="std std-ref">fpgaEnumerate()</span></a> with the parameter <code class="docutils literal notranslate"><span class="pre">tokens</span></code> set to NULL; this will only return the number of matches in <code class="docutils literal notranslate"><span class="pre">num_matches</span></code>.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p><a class="reference internal" href="#enum_8h_1a277ba17f2377895855545bd82c1f901d"><span class="std std-ref">fpgaEnumerate()</span></a> will allocate memory for the created tokens returned in <code class="docutils literal notranslate"><span class="pre">tokens</span></code>. It is the responsibility of the using application to free this memory after use by calling <a class="reference internal" href="#enum_8h_1a150a7a8f46e0d6df12cc329ff7030e21"><span class="std std-ref">fpgaDestroyToken()</span></a> for each of the returned tokens.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>filters</strong> – <strong>[in]</strong> Array of <code class="docutils literal notranslate"><span class="pre">fpga_properties</span></code> objects describing the properties of the objects that should be returned. A resource is considered matching if its properties match any one of the supplied filters. To match all FPGA resources, pass an empty filters object (one without any filter criteria set) or pass a NULL filters parameter with num_filters set to 0. </p></li>
<li><p><strong>num_filters</strong> – <strong>[in]</strong> Number of entries in the <code class="docutils literal notranslate"><span class="pre">filters</span></code> array, or 0 to match all FPGA resources when <code class="docutils literal notranslate"><span class="pre">filters</span></code> is NULL. </p></li>
<li><p><strong>tokens</strong> – <strong>[out]</strong> Pointer to an array of fpga_token variables to be populated. If NULL is supplied, <a class="reference internal" href="#enum_8h_1a277ba17f2377895855545bd82c1f901d"><span class="std std-ref">fpgaEnumerate()</span></a> will not create any tokens, but it will return the number of possible matches in <code class="docutils literal notranslate"><span class="pre">num_match</span></code>. </p></li>
<li><p><strong>max_tokens</strong> – <strong>[in]</strong> Maximum number of tokens that <a class="reference internal" href="#enum_8h_1a277ba17f2377895855545bd82c1f901d"><span class="std std-ref">fpgaEnumerate()</span></a> shall return (length of <code class="docutils literal notranslate"><span class="pre">tokens</span></code> array). There may be more or fewer matches than this number; <code class="docutils literal notranslate"><span class="pre">num_matches</span></code> is set to the number of actual matches. </p></li>
<li><p><strong>num_matches</strong> – <strong>[out]</strong> Number of resources matching the <code class="docutils literal notranslate"><span class="pre">filter</span></code> criteria. This number can be higher than the number of tokens returned in the <code class="docutils literal notranslate"><span class="pre">tokens</span></code> array (depending on the value of <code class="docutils literal notranslate"><span class="pre">max_tokens</span></code>). </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if invalid pointers or objects are passed into the function. FPGA_NO_DRIVER if OPAE can’t find the respective enumeration data structures usually provided by the driver. FPGA_NO_MEMORY if there was not enough memory to create tokens. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv414fpgaCloneToken10fpga_tokenP10fpga_token">
<span id="_CPPv314fpgaCloneToken10fpga_tokenP10fpga_token"></span><span id="_CPPv214fpgaCloneToken10fpga_tokenP10fpga_token"></span><span id="fpgaCloneToken__fpga_token.fpga_tokenP"></span><span class="target" id="enum_8h_1a43a84795de460e8288070b672ef90a59"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaCloneToken</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv410fpga_token" title="fpga_token"><span class="n"><span class="pre">fpga_token</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">src</span></span>, <a class="reference internal" href="#_CPPv410fpga_token" title="fpga_token"><span class="n"><span class="pre">fpga_token</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">dst</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv414fpgaCloneToken10fpga_tokenP10fpga_token" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Clone a fpga_token object</p>
<p>Creates a copy of an fpga_token object.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>This call creates a new token object and allocates memory for it. It is the responsibility of the using application to free this memory after use by calling <a class="reference internal" href="#enum_8h_1a150a7a8f46e0d6df12cc329ff7030e21"><span class="std std-ref">fpgaDestroyToken()</span></a> for the cloned token.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>src</strong> – <strong>[in]</strong> fpga_token object to copy </p></li>
<li><p><strong>dst</strong> – <strong>[out]</strong> New fpga_token object cloned from ‘src’ </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv416fpgaDestroyTokenP10fpga_token">
<span id="_CPPv316fpgaDestroyTokenP10fpga_token"></span><span id="_CPPv216fpgaDestroyTokenP10fpga_token"></span><span id="fpgaDestroyToken__fpga_tokenP"></span><span class="target" id="enum_8h_1a150a7a8f46e0d6df12cc329ff7030e21"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaDestroyToken</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv410fpga_token" title="fpga_token"><span class="n"><span class="pre">fpga_token</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">token</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv416fpgaDestroyTokenP10fpga_token" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Destroy a Token</p>
<p>This function destroys a token created by <a class="reference internal" href="#enum_8h_1a277ba17f2377895855545bd82c1f901d"><span class="std std-ref">fpgaEnumerate()</span></a> and frees the associated memory.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p><a class="reference internal" href="#enum_8h_1a150a7a8f46e0d6df12cc329ff7030e21"><span class="std std-ref">fpgaDestroyToken()</span></a> requires the address of an fpga_token as previously created by <a class="reference internal" href="#enum_8h_1a277ba17f2377895855545bd82c1f901d"><span class="std std-ref">fpgaEnumerate()</span></a> or <a class="reference internal" href="#enum_8h_1a43a84795de460e8288070b672ef90a59"><span class="std std-ref">fpgaCloneToken()</span></a>. Passing any other value results in undefined behavior.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>token</strong> – <strong>[in]</strong> fpga_token to destroy </p>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success </p>
</dd>
</dl>
</dd></dl>

</div>
</div>
<div class="section" id="properties-h">
<h3><a class="toc-backref" href="#id6">properties.h</a><a class="headerlink" href="#properties-h" title="Permalink to this headline">¶</a></h3>
<p>Functions for examining and manipulating <code class="docutils literal notranslate"><span class="pre">fpga_properties</span></code> objects. </p>
<p>In OPAE, <code class="docutils literal notranslate"><span class="pre">fpga_properties</span></code> objects are used both for obtaining information about resources and for selectively enumerating resources based on their properties. This file provides accessor functions (get/set) to allow reading and writing individual items of an <code class="docutils literal notranslate"><span class="pre">fpga_properties</span></code> object. Generally, not all object types supported by OPAE carry all properties. If you call a property accessor method on a <code class="docutils literal notranslate"><span class="pre">fpga_properties</span></code> object that does not support this particular property, it will return FPGA_INVALID_PARAM.</p>
<div class="section" id="properties_8h_1autotoc_md0">
<h4><a class="toc-backref" href="#id7">Accessor Return Values</a><a class="headerlink" href="#properties_8h_1autotoc_md0" title="Permalink to this headline">¶</a></h4>
<p id="properties_8h_1autotoc_md0">In addition to the return values specified in the documentation below, all accessor functions return FPGA_OK on success, FPGA_INVALID_PARAM if you pass NULL or invalid parameters (i.e. non-initialized properties objects), FPGA_EXCEPTION if an internal exception occurred trying to access the properties object, FPGA_NOT_FOUND if the requested property is not part of the supplied properties object. </p>
</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-functions">Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv427fpgaGetPropertiesFromHandle11fpga_handleP15fpga_properties">
<span id="_CPPv327fpgaGetPropertiesFromHandle11fpga_handleP15fpga_properties"></span><span id="_CPPv227fpgaGetPropertiesFromHandle11fpga_handleP15fpga_properties"></span><span id="fpgaGetPropertiesFromHandle__fpga_handle.fpga_propertiesP"></span><span class="target" id="properties_8h_1a027ca0f8c45573c378179d7f57971128"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaGetPropertiesFromHandle</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">prop</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv427fpgaGetPropertiesFromHandle11fpga_handleP15fpga_properties" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Create a fpga_properties object</p>
<p>Initializes the memory pointed at by <code class="docutils literal notranslate"><span class="pre">prop</span></code> to represent a properties object, and populates it with the properties of the resource referred to by <code class="docutils literal notranslate"><span class="pre">handle</span></code>. Individual properties can then be queried using fpgaPropertiesGet*() accessor functions.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p><a class="reference internal" href="#properties_8h_1a027ca0f8c45573c378179d7f57971128"><span class="std std-ref">fpgaGetPropertiesFromHandle()</span></a> will allocate memory for the created properties object returned in <code class="docutils literal notranslate"><span class="pre">prop</span></code>. It is the responsibility of the caller to free this memory after use by calling <a class="reference internal" href="#properties_8h_1a6f83533f996cf6bd25274e0b7b9c3050"><span class="std std-ref">fpgaDestroyProperties()</span></a>.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Open handle to get properties for. </p></li>
<li><p><strong>prop</strong> – <strong>[out]</strong> Pointer to a variable of type fpga_properties </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_NO_MEMORY if no memory could be allocated to create the <code class="docutils literal notranslate"><span class="pre">fpga_properties</span></code> object. FPGA_EXCEPTION if an exception happend while initializing the <code class="docutils literal notranslate"><span class="pre">fpga_properties</span></code> object. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv417fpgaGetProperties10fpga_tokenP15fpga_properties">
<span id="_CPPv317fpgaGetProperties10fpga_tokenP15fpga_properties"></span><span id="_CPPv217fpgaGetProperties10fpga_tokenP15fpga_properties"></span><span id="fpgaGetProperties__fpga_token.fpga_propertiesP"></span><span class="target" id="properties_8h_1a010d3b6839fc8763e66e4f953682a489"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaGetProperties</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv410fpga_token" title="fpga_token"><span class="n"><span class="pre">fpga_token</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">token</span></span>, <a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">prop</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv417fpgaGetProperties10fpga_tokenP15fpga_properties" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Create a fpga_properties object</p>
<p>Initializes the memory pointed at by <code class="docutils literal notranslate"><span class="pre">prop</span></code> to represent a properties object, and populates it with the properties of the resource referred to by <code class="docutils literal notranslate"><span class="pre">token</span></code>. Individual properties can then be queried using fpgaPropertiesGet*() accessor functions.</p>
<p>If <code class="docutils literal notranslate"><span class="pre">token</span></code> is NULL, an “empty” properties object is created to be used as a filter for <a class="reference internal" href="#enum_8h_1a277ba17f2377895855545bd82c1f901d"><span class="std std-ref">fpgaEnumerate()</span></a>. All individual fields are set to <code class="docutils literal notranslate"><span class="pre">don</span></code>t care`, which implies that the fpga_properties object would match all FPGA resources if used for an <a class="reference internal" href="#enum_8h_1a277ba17f2377895855545bd82c1f901d"><span class="std std-ref">fpgaEnumerate()</span></a> query. The matching criteria can be further refined by using fpgaSet* functions on the properties object, or the object can be populated with the actual properties of a resource by using <a class="reference internal" href="#properties_8h_1a56a1c04d0c8f8eb1785969934f31a41a"><span class="std std-ref">fpgaUpdateProperties()</span></a>.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p><a class="reference internal" href="#properties_8h_1a010d3b6839fc8763e66e4f953682a489"><span class="std std-ref">fpgaGetProperties()</span></a> will allocate memory for the created properties object returned in <code class="docutils literal notranslate"><span class="pre">prop</span></code>. It is the responsibility of the caller to free this memory after use by calling <a class="reference internal" href="#properties_8h_1a6f83533f996cf6bd25274e0b7b9c3050"><span class="std std-ref">fpgaDestroyProperties()</span></a>.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>token</strong> – <strong>[in]</strong> Token to get properties for. Can be NULL, which will create an empty properties object to be used as a filter for <a class="reference internal" href="#enum_8h_1a277ba17f2377895855545bd82c1f901d"><span class="std std-ref">fpgaEnumerate()</span></a>. </p></li>
<li><p><strong>prop</strong> – <strong>[out]</strong> Pointer to a variable of type fpga_properties </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_NO_MEMORY if no memory could be allocated to create the <code class="docutils literal notranslate"><span class="pre">fpga_properties</span></code> object. FPGA_EXCEPTION if an exception happend while initializing the <code class="docutils literal notranslate"><span class="pre">fpga_properties</span></code> object. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv420fpgaUpdateProperties10fpga_token15fpga_properties">
<span id="_CPPv320fpgaUpdateProperties10fpga_token15fpga_properties"></span><span id="_CPPv220fpgaUpdateProperties10fpga_token15fpga_properties"></span><span id="fpgaUpdateProperties__fpga_token.fpga_properties"></span><span class="target" id="properties_8h_1a56a1c04d0c8f8eb1785969934f31a41a"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaUpdateProperties</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv410fpga_token" title="fpga_token"><span class="n"><span class="pre">fpga_token</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">token</span></span>, <a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv420fpgaUpdateProperties10fpga_token15fpga_properties" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Update a fpga_properties object</p>
<p>Populates the properties object ‘prop’ with properties of the resource referred to by ‘token’. Unlike <a class="reference internal" href="#properties_8h_1a010d3b6839fc8763e66e4f953682a489"><span class="std std-ref">fpgaGetProperties()</span></a>, this call will not create a new properties object or allocate memory for it, but use a previously created properties object.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>token</strong> – <strong>[in]</strong> Token to retrieve properties for </p></li>
<li><p><strong>prop</strong> – <strong>[in]</strong> fpga_properties object to update </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if <code class="docutils literal notranslate"><span class="pre">token</span></code> or <code class="docutils literal notranslate"><span class="pre">prop</span></code> are not valid objects. FPGA_NOT_FOUND if the resource referred to by <code class="docutils literal notranslate"><span class="pre">token</span></code> was not found. FPGA_NO_DRIVER if not driver is loaded. FPGA_EXCEPTION if an internal exception occured when trying to update <code class="docutils literal notranslate"><span class="pre">prop</span></code>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv419fpgaClearProperties15fpga_properties">
<span id="_CPPv319fpgaClearProperties15fpga_properties"></span><span id="_CPPv219fpgaClearProperties15fpga_properties"></span><span id="fpgaClearProperties__fpga_properties"></span><span class="target" id="properties_8h_1a9ef3dc600c085ecf513b9e3f2867ffd6"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaClearProperties</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv419fpgaClearProperties15fpga_properties" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Clear a fpga_properties object</p>
<p>Sets all fields of the properties object pointed at by ‘prop’ to ‘don’t care’, which implies that the fpga_properties object would match all FPGA resources if used for an <a class="reference internal" href="#enum_8h_1a277ba17f2377895855545bd82c1f901d"><span class="std std-ref">fpgaEnumerate()</span></a> query. The matching criteria can be further refined by using fpgaSet* functions on the properties object.</p>
<p>Instead of creating a new fpga_properties object every time, this function can be used to re-use fpga_properties objects from previous queries.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>prop</strong> – <strong>[in]</strong> fpga_properties object to clear </p>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if <code class="docutils literal notranslate"><span class="pre">prop</span></code> is not a valid object. FPGA_EXCEPTION if an * internal exception occured when trying to access <code class="docutils literal notranslate"><span class="pre">prop</span></code>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv419fpgaCloneProperties15fpga_propertiesP15fpga_properties">
<span id="_CPPv319fpgaCloneProperties15fpga_propertiesP15fpga_properties"></span><span id="_CPPv219fpgaCloneProperties15fpga_propertiesP15fpga_properties"></span><span id="fpgaCloneProperties__fpga_properties.fpga_propertiesP"></span><span class="target" id="properties_8h_1ac51c19bdd763a98e143a938c47963905"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaCloneProperties</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">src</span></span>, <a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">dst</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv419fpgaCloneProperties15fpga_propertiesP15fpga_properties" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Clone a fpga_properties object</p>
<p>Creates a copy of an fpga_properties object.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>This call creates a new properties object and allocates memory for it. Both the ‘src’ and the newly created ‘dst’ objects will eventually need to be destroyed using <a class="reference internal" href="#properties_8h_1a6f83533f996cf6bd25274e0b7b9c3050"><span class="std std-ref">fpgaDestroyProperties()</span></a>.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>src</strong> – <strong>[in]</strong> fpga_properties object to copy </p></li>
<li><p><strong>dst</strong> – <strong>[out]</strong> New fpga_properties object cloned from ‘src’ </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if <code class="docutils literal notranslate"><span class="pre">src</span></code> is not a valid object, or if <code class="docutils literal notranslate"><span class="pre">dst</span></code> is NULL. FPGA_NO_MEMORY if there was not enough memory to allocate an <code class="docutils literal notranslate"><span class="pre">fpga_properties</span></code> object for <code class="docutils literal notranslate"><span class="pre">dst</span></code>. FPGA_EXCEPTION if an internal exception occurred either accessing <code class="docutils literal notranslate"><span class="pre">src</span></code> or updating <code class="docutils literal notranslate"><span class="pre">dst</span></code>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv421fpgaDestroyPropertiesP15fpga_properties">
<span id="_CPPv321fpgaDestroyPropertiesP15fpga_properties"></span><span id="_CPPv221fpgaDestroyPropertiesP15fpga_properties"></span><span id="fpgaDestroyProperties__fpga_propertiesP"></span><span class="target" id="properties_8h_1a6f83533f996cf6bd25274e0b7b9c3050"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaDestroyProperties</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">prop</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv421fpgaDestroyPropertiesP15fpga_properties" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Destroy a fpga_properties object</p>
<p>Destroys an existing fpga_properties object that the caller has previously created using <a class="reference internal" href="#properties_8h_1a010d3b6839fc8763e66e4f953682a489"><span class="std std-ref">fpgaGetProperties()</span></a> or <a class="reference internal" href="#properties_8h_1ac51c19bdd763a98e143a938c47963905"><span class="std std-ref">fpgaCloneProperties()</span></a>.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p><a class="reference internal" href="#properties_8h_1a6f83533f996cf6bd25274e0b7b9c3050"><span class="std std-ref">fpgaDestroyProperties()</span></a> requires the address of an fpga_properties object, similar to <a class="reference internal" href="#properties_8h_1a027ca0f8c45573c378179d7f57971128"><span class="std std-ref">fpgaGetPropertiesFromHandle()</span></a>, <a class="reference internal" href="#properties_8h_1a010d3b6839fc8763e66e4f953682a489"><span class="std std-ref">fpgaGetProperties()</span></a>, and <a class="reference internal" href="#properties_8h_1ac51c19bdd763a98e143a938c47963905"><span class="std std-ref">fpgaCloneProperties()</span></a>. Passing any other value results in undefined behavior.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>prop</strong> – <strong>[inout]</strong> Pointer to the fpga_properties object to destroy </p>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM is <code class="docutils literal notranslate"><span class="pre">prop</span></code> is not a valid object. FPGA_EXCEPTION if an internal exception occurrred while trying to access <code class="docutils literal notranslate"><span class="pre">prop</span></code>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv423fpgaPropertiesGetParentK15fpga_propertiesP10fpga_token">
<span id="_CPPv323fpgaPropertiesGetParentK15fpga_propertiesP10fpga_token"></span><span id="_CPPv223fpgaPropertiesGetParentK15fpga_propertiesP10fpga_token"></span><span id="fpgaPropertiesGetParent__fpga_propertiesC.fpga_tokenP"></span><span class="target" id="properties_8h_1aa3d6d131a85e9c7cff4844c0931c1591"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetParent</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <a class="reference internal" href="#_CPPv410fpga_token" title="fpga_token"><span class="n"><span class="pre">fpga_token</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">parent</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv423fpgaPropertiesGetParentK15fpga_propertiesP10fpga_token" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the token of the parent object</p>
<p>Returns the token of the parent of the queried resource in ‘*parent’.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query </p></li>
<li><p><strong>parent</strong> – <strong>[out]</strong> Pointer to a token variable of the resource ‘prop’ is associated with </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_NOT_FOUND if resource does not have a parent (e.g. an FPGA_DEVICE resource does not have parents). Also see “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv423fpgaPropertiesSetParent15fpga_properties10fpga_token">
<span id="_CPPv323fpgaPropertiesSetParent15fpga_properties10fpga_token"></span><span id="_CPPv223fpgaPropertiesSetParent15fpga_properties10fpga_token"></span><span id="fpgaPropertiesSetParent__fpga_properties.fpga_token"></span><span class="target" id="properties_8h_1aa395756270c64e2d2e4e03ad37931f2d"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetParent</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <a class="reference internal" href="#_CPPv410fpga_token" title="fpga_token"><span class="n"><span class="pre">fpga_token</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">parent</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv423fpgaPropertiesSetParent15fpga_properties10fpga_token" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the token of the parent object</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to modify </p></li>
<li><p><strong>parent</strong> – <strong>[out]</strong> Pointer to a token variable of the resource ‘prop’ is associated with </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>See “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv427fpgaPropertiesGetObjectTypeK15fpga_propertiesP12fpga_objtype">
<span id="_CPPv327fpgaPropertiesGetObjectTypeK15fpga_propertiesP12fpga_objtype"></span><span id="_CPPv227fpgaPropertiesGetObjectTypeK15fpga_propertiesP12fpga_objtype"></span><span id="fpgaPropertiesGetObjectType__fpga_propertiesC.fpga_objtypeP"></span><span class="target" id="properties_8h_1a5e4e034d981c29a65bbeafdd05d2fa87"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetObjectType</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <a class="reference internal" href="#_CPPv412fpga_objtype" title="fpga_objtype"><span class="n"><span class="pre">fpga_objtype</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">objtype</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv427fpgaPropertiesGetObjectTypeK15fpga_propertiesP12fpga_objtype" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the object type of a resource</p>
<p>Returns the object type of the queried resource.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query </p></li>
<li><p><strong>objtype</strong> – <strong>[out]</strong> Pointer to an object type variable of the resource ‘prop’ is associated with </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>See “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv427fpgaPropertiesSetObjectType15fpga_properties12fpga_objtype">
<span id="_CPPv327fpgaPropertiesSetObjectType15fpga_properties12fpga_objtype"></span><span id="_CPPv227fpgaPropertiesSetObjectType15fpga_properties12fpga_objtype"></span><span id="fpgaPropertiesSetObjectType__fpga_properties.fpga_objtype"></span><span class="target" id="properties_8h_1a3724caa06200e0d3f0b56611c379d75b"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetObjectType</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <a class="reference internal" href="#_CPPv412fpga_objtype" title="fpga_objtype"><span class="n"><span class="pre">fpga_objtype</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">objtype</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv427fpgaPropertiesSetObjectType15fpga_properties12fpga_objtype" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the object type of a resource</p>
<p>Sets the object type of the resource. * Currently supported object types are FPGA_DEVICE and FPGA_ACCELERATOR.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to modify </p></li>
<li><p><strong>objtype</strong> – <strong>[out]</strong> Object type of the resource ‘prop’ is associated with </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>See “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv424fpgaPropertiesGetSegmentK15fpga_propertiesP8uint16_t">
<span id="_CPPv324fpgaPropertiesGetSegmentK15fpga_propertiesP8uint16_t"></span><span id="_CPPv224fpgaPropertiesGetSegmentK15fpga_propertiesP8uint16_t"></span><span id="fpgaPropertiesGetSegment__fpga_propertiesC.uint16_tP"></span><span class="target" id="properties_8h_1a5a086b105275b0506e6338e9797d0439"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetSegment</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">segment</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv424fpgaPropertiesGetSegmentK15fpga_propertiesP8uint16_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the PCI segment number of a resource</p>
<p>Returns the segment number of the queried resource.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query </p></li>
<li><p><strong>segment</strong> – <strong>[out]</strong> Pointer to a PCI segment variable of the resource ‘prop’ is associated with </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>See “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv424fpgaPropertiesSetSegment15fpga_properties8uint16_t">
<span id="_CPPv324fpgaPropertiesSetSegment15fpga_properties8uint16_t"></span><span id="_CPPv224fpgaPropertiesSetSegment15fpga_properties8uint16_t"></span><span id="fpgaPropertiesSetSegment__fpga_properties.uint16_t"></span><span class="target" id="properties_8h_1a2ff66f524bfbd8f84b0b657d92edb07f"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetSegment</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">segment</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv424fpgaPropertiesSetSegment15fpga_properties8uint16_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the PCI segment number of a resource</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to modify </p></li>
<li><p><strong>segment</strong> – <strong>[in]</strong> PCI segment number of the resource ‘prop’ is associated with </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>See “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv420fpgaPropertiesGetBusK15fpga_propertiesP7uint8_t">
<span id="_CPPv320fpgaPropertiesGetBusK15fpga_propertiesP7uint8_t"></span><span id="_CPPv220fpgaPropertiesGetBusK15fpga_propertiesP7uint8_t"></span><span id="fpgaPropertiesGetBus__fpga_propertiesC.uint8_tP"></span><span class="target" id="properties_8h_1a29eda789a7322042dfa8d558d13205a1"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetBus</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">bus</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv420fpgaPropertiesGetBusK15fpga_propertiesP7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the PCI bus number of a resource</p>
<p>Returns the bus number the queried resource.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query </p></li>
<li><p><strong>bus</strong> – <strong>[out]</strong> Pointer to a PCI bus variable of the resource ‘prop’ is associated with </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>See “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv420fpgaPropertiesSetBus15fpga_properties7uint8_t">
<span id="_CPPv320fpgaPropertiesSetBus15fpga_properties7uint8_t"></span><span id="_CPPv220fpgaPropertiesSetBus15fpga_properties7uint8_t"></span><span id="fpgaPropertiesSetBus__fpga_properties.uint8_t"></span><span class="target" id="properties_8h_1a3a10650ea23b050090d1b2759c9ec8f7"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetBus</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">bus</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv420fpgaPropertiesSetBus15fpga_properties7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the PCI bus number of a resource</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to modify </p></li>
<li><p><strong>bus</strong> – <strong>[in]</strong> PCI bus number of the resource ‘prop’ is associated with </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>See “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv423fpgaPropertiesGetDeviceK15fpga_propertiesP7uint8_t">
<span id="_CPPv323fpgaPropertiesGetDeviceK15fpga_propertiesP7uint8_t"></span><span id="_CPPv223fpgaPropertiesGetDeviceK15fpga_propertiesP7uint8_t"></span><span id="fpgaPropertiesGetDevice__fpga_propertiesC.uint8_tP"></span><span class="target" id="properties_8h_1abf2d527c4625bfd1558bb722c3c89380"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetDevice</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">device</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv423fpgaPropertiesGetDeviceK15fpga_propertiesP7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the PCI device number of a resource</p>
<p>Returns the device number the queried resource.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query </p></li>
<li><p><strong>device</strong> – <strong>[out]</strong> Pointer to a PCI device variable of the resource ‘prop’ is associated with </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>See “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv423fpgaPropertiesSetDevice15fpga_properties7uint8_t">
<span id="_CPPv323fpgaPropertiesSetDevice15fpga_properties7uint8_t"></span><span id="_CPPv223fpgaPropertiesSetDevice15fpga_properties7uint8_t"></span><span id="fpgaPropertiesSetDevice__fpga_properties.uint8_t"></span><span class="target" id="properties_8h_1a73ea87129bcea24df9aaabcc2bd40760"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetDevice</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">device</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv423fpgaPropertiesSetDevice15fpga_properties7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the PCI device number of a resource</p>
<p>Enforces the limitation on the number of devices as specified in the PCI spec.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to modify </p></li>
<li><p><strong>device</strong> – <strong>[in]</strong> PCI device number of the resource ‘prop’ is associated with </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>See “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv425fpgaPropertiesGetFunctionK15fpga_propertiesP7uint8_t">
<span id="_CPPv325fpgaPropertiesGetFunctionK15fpga_propertiesP7uint8_t"></span><span id="_CPPv225fpgaPropertiesGetFunctionK15fpga_propertiesP7uint8_t"></span><span id="fpgaPropertiesGetFunction__fpga_propertiesC.uint8_tP"></span><span class="target" id="properties_8h_1a789a2548aaea9b2069b964f58a931bf6"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetFunction</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">function</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv425fpgaPropertiesGetFunctionK15fpga_propertiesP7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the PCI function number of a resource</p>
<p>Returns the function number the queried resource.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query </p></li>
<li><p><strong>function</strong> – <strong>[out]</strong> Pointer to PCI function variable of the resource ‘prop’ is associated with </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>See “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv425fpgaPropertiesSetFunction15fpga_properties7uint8_t">
<span id="_CPPv325fpgaPropertiesSetFunction15fpga_properties7uint8_t"></span><span id="_CPPv225fpgaPropertiesSetFunction15fpga_properties7uint8_t"></span><span id="fpgaPropertiesSetFunction__fpga_properties.uint8_t"></span><span class="target" id="properties_8h_1a14045d2b80968dda5af4987b6246d17a"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetFunction</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">function</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv425fpgaPropertiesSetFunction15fpga_properties7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the PCI function number of a resource</p>
<p>Enforces the limitation on the number of functions as specified in the PCI spec.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to modify </p></li>
<li><p><strong>function</strong> – <strong>[in]</strong> PCI function number of the resource ‘prop’ is associated with </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>See “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv425fpgaPropertiesGetSocketIDK15fpga_propertiesP7uint8_t">
<span id="_CPPv325fpgaPropertiesGetSocketIDK15fpga_propertiesP7uint8_t"></span><span id="_CPPv225fpgaPropertiesGetSocketIDK15fpga_propertiesP7uint8_t"></span><span id="fpgaPropertiesGetSocketID__fpga_propertiesC.uint8_tP"></span><span class="target" id="properties_8h_1a9978cb8bc354d2bbd644ed1a96395c8c"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetSocketID</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">socket_id</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv425fpgaPropertiesGetSocketIDK15fpga_propertiesP7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the socket id of a resource</p>
<p>Returns the socket id of the queried resource.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query </p></li>
<li><p><strong>socket_id</strong> – <strong>[out]</strong> Pointer to a socket id variable of the resource ‘prop’ is associated with </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>See “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv425fpgaPropertiesSetSocketID15fpga_properties7uint8_t">
<span id="_CPPv325fpgaPropertiesSetSocketID15fpga_properties7uint8_t"></span><span id="_CPPv225fpgaPropertiesSetSocketID15fpga_properties7uint8_t"></span><span id="fpgaPropertiesSetSocketID__fpga_properties.uint8_t"></span><span class="target" id="properties_8h_1a51707174f2df674af9bc1171bde7f1ba"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetSocketID</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">socket_id</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv425fpgaPropertiesSetSocketID15fpga_properties7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the socket id of the resource</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to modify </p></li>
<li><p><strong>socket_id</strong> – <strong>[in]</strong> Socket id of the resource ‘prop’ is associated with </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>See “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv425fpgaPropertiesGetDeviceIDK15fpga_propertiesP8uint16_t">
<span id="_CPPv325fpgaPropertiesGetDeviceIDK15fpga_propertiesP8uint16_t"></span><span id="_CPPv225fpgaPropertiesGetDeviceIDK15fpga_propertiesP8uint16_t"></span><span id="fpgaPropertiesGetDeviceID__fpga_propertiesC.uint16_tP"></span><span class="target" id="properties_8h_1ac3237ae88feff35ba0c285e27cac58a5"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetDeviceID</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">device_id</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv425fpgaPropertiesGetDeviceIDK15fpga_propertiesP8uint16_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the device id of the resource</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query </p></li>
<li><p><strong>device_id</strong> – <strong>[out]</strong> Pointer to a device id variable of the resource ‘prop’ is associated with </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>See “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv425fpgaPropertiesSetDeviceID15fpga_properties8uint16_t">
<span id="_CPPv325fpgaPropertiesSetDeviceID15fpga_properties8uint16_t"></span><span id="_CPPv225fpgaPropertiesSetDeviceID15fpga_properties8uint16_t"></span><span id="fpgaPropertiesSetDeviceID__fpga_properties.uint16_t"></span><span class="target" id="properties_8h_1acfac3eea769b7872c1d6d7102de708aa"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetDeviceID</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">device_id</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv425fpgaPropertiesSetDeviceID15fpga_properties8uint16_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the device id of the resource</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to modify </p></li>
<li><p><strong>device_id</strong> – <strong>[in]</strong> Device id of the resource ‘prop’ is associated with </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>See “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv425fpgaPropertiesGetNumSlotsK15fpga_propertiesP8uint32_t">
<span id="_CPPv325fpgaPropertiesGetNumSlotsK15fpga_propertiesP8uint32_t"></span><span id="_CPPv225fpgaPropertiesGetNumSlotsK15fpga_propertiesP8uint32_t"></span><span id="fpgaPropertiesGetNumSlots__fpga_propertiesC.uint32_tP"></span><span class="target" id="properties_8h_1ad1a50fcb3a74c0acf89d2f4e75989085"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetNumSlots</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">num_slots</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv425fpgaPropertiesGetNumSlotsK15fpga_propertiesP8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the number of slots of an FPGA resource property</p>
<p>Returns the number of slots present in an FPGA.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query - must be of type FPGA_DEVICE </p></li>
<li><p><strong>num_slots</strong> – <strong>[out]</strong> Pointer to number of slots variable of the FPGA </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_INVALID_PARAM if object type is not FPGA_DEVICE. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv425fpgaPropertiesSetNumSlots15fpga_properties8uint32_t">
<span id="_CPPv325fpgaPropertiesSetNumSlots15fpga_properties8uint32_t"></span><span id="_CPPv225fpgaPropertiesSetNumSlots15fpga_properties8uint32_t"></span><span id="fpgaPropertiesSetNumSlots__fpga_properties.uint32_t"></span><span class="target" id="properties_8h_1a2338b49011195241a3ba5ad16f85dde8"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetNumSlots</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">num_slots</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv425fpgaPropertiesSetNumSlots15fpga_properties8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the number of slots of an FPGA resource property</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to modify - must be of type FPGA_DEVICE </p></li>
<li><p><strong>num_slots</strong> – <strong>[in]</strong> Number of slots of the FPGA </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_INVALID_PARAM if object type is not FPGA_DEVICE. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv422fpgaPropertiesGetBBSIDK15fpga_propertiesP8uint64_t">
<span id="_CPPv322fpgaPropertiesGetBBSIDK15fpga_propertiesP8uint64_t"></span><span id="_CPPv222fpgaPropertiesGetBBSIDK15fpga_propertiesP8uint64_t"></span><span id="fpgaPropertiesGetBBSID__fpga_propertiesC.uint64_tP"></span><span class="target" id="properties_8h_1aa387edbec93d9588d6338d11aace653f"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetBBSID</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">bbs_id</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv422fpgaPropertiesGetBBSIDK15fpga_propertiesP8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the BBS ID of an FPGA resource property</p>
<p>Returns the blue bitstream id of an FPGA.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query - must be of type FPGA_DEVICE </p></li>
<li><p><strong>bbs_id</strong> – <strong>[out]</strong> Pointer to a bbs id variable of the FPGA </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_INVALID_PARAM if object type is not FPGA_DEVICE. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv422fpgaPropertiesSetBBSID15fpga_properties8uint64_t">
<span id="_CPPv322fpgaPropertiesSetBBSID15fpga_properties8uint64_t"></span><span id="_CPPv222fpgaPropertiesSetBBSID15fpga_properties8uint64_t"></span><span id="fpgaPropertiesSetBBSID__fpga_properties.uint64_t"></span><span class="target" id="properties_8h_1a456be39e014b2fb03b160ab010ddb189"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetBBSID</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">bbs_id</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv422fpgaPropertiesSetBBSID15fpga_properties8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the BBS ID of an FPGA resource property</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to modify - must be of type FPGA_DEVICE </p></li>
<li><p><strong>bbs_id</strong> – <strong>[in]</strong> Blue bitstream id of the FPGA resource </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_INVALID_PARAM if object type is not FPGA_DEVICE. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv427fpgaPropertiesGetBBSVersionK15fpga_propertiesP12fpga_version">
<span id="_CPPv327fpgaPropertiesGetBBSVersionK15fpga_propertiesP12fpga_version"></span><span id="_CPPv227fpgaPropertiesGetBBSVersionK15fpga_propertiesP12fpga_version"></span><span id="fpgaPropertiesGetBBSVersion__fpga_propertiesC.fpga_versionP"></span><span class="target" id="properties_8h_1a08186263b04a5193471469e9d70ae372"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetBBSVersion</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <a class="reference internal" href="#_CPPv412fpga_version" title="fpga_version"><span class="n"><span class="pre">fpga_version</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">bbs_version</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv427fpgaPropertiesGetBBSVersionK15fpga_propertiesP12fpga_version" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the BBS Version of an FPGA resource property</p>
<p>Returns the blue bitstream version of an FPGA.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query - must be of type FPGA_DEVICE </p></li>
<li><p><strong>bbs_version</strong> – <strong>[out]</strong> Pointer to a bbs version variable of the FPGA </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_INVALID_PARAM if object type is not FPGA_DEVICE. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv427fpgaPropertiesSetBBSVersion15fpga_properties12fpga_version">
<span id="_CPPv327fpgaPropertiesSetBBSVersion15fpga_properties12fpga_version"></span><span id="_CPPv227fpgaPropertiesSetBBSVersion15fpga_properties12fpga_version"></span><span id="fpgaPropertiesSetBBSVersion__fpga_properties.fpga_version"></span><span class="target" id="properties_8h_1a9e3bfec10b26500718ae0afef146f06a"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetBBSVersion</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <a class="reference internal" href="#_CPPv412fpga_version" title="fpga_version"><span class="n"><span class="pre">fpga_version</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">version</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv427fpgaPropertiesSetBBSVersion15fpga_properties12fpga_version" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the BBS Version of an FPGA resource property</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to modify - must be of type FPGA_DEVICE </p></li>
<li><p><strong>version</strong> – <strong>[in]</strong> Blue bitstream version of the FPGA resource </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_INVALID_PARAM if object type is not FPGA_DEVICE. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv425fpgaPropertiesGetVendorIDK15fpga_propertiesP8uint16_t">
<span id="_CPPv325fpgaPropertiesGetVendorIDK15fpga_propertiesP8uint16_t"></span><span id="_CPPv225fpgaPropertiesGetVendorIDK15fpga_propertiesP8uint16_t"></span><span id="fpgaPropertiesGetVendorID__fpga_propertiesC.uint16_tP"></span><span class="target" id="properties_8h_1a03408aebf73915938507c529bba6aeb3"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetVendorID</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">vendor_id</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv425fpgaPropertiesGetVendorIDK15fpga_propertiesP8uint16_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the vendor id of an FPGA resource property</p>
<p>Returns the vendor id of an FPGA.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>This API is not currently supported. </p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query - must be of type FPGA_DEVICE </p></li>
<li><p><strong>vendor_id</strong> – <strong>[out]</strong> Pointer to a vendor id variable of the FPGA </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_INVALID_PARAM if object type is not FPGA_DEVICE. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>.</p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv425fpgaPropertiesSetVendorID15fpga_properties8uint16_t">
<span id="_CPPv325fpgaPropertiesSetVendorID15fpga_properties8uint16_t"></span><span id="_CPPv225fpgaPropertiesSetVendorID15fpga_properties8uint16_t"></span><span id="fpgaPropertiesSetVendorID__fpga_properties.uint16_t"></span><span class="target" id="properties_8h_1a1393cac49b4c34fa23e95367bc14d811"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetVendorID</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">vendor_id</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv425fpgaPropertiesSetVendorID15fpga_properties8uint16_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the vendor id of an FPGA resource property</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>This API is not currently supported. </p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to modify - must be of type FPGA_DEVICE </p></li>
<li><p><strong>vendor_id</strong> – <strong>[in]</strong> Vendor id of the FPGA resource </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_INVALID_PARAM if object type is not FPGA_DEVICE. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>.</p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv422fpgaPropertiesGetModelK15fpga_propertiesPc">
<span id="_CPPv322fpgaPropertiesGetModelK15fpga_propertiesPc"></span><span id="_CPPv222fpgaPropertiesGetModelK15fpga_propertiesPc"></span><span id="fpgaPropertiesGetModel__fpga_propertiesC.cP"></span><span class="target" id="properties_8h_1a8c00a2915132284aea5faa0d72dfd5e5"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetModel</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="kt"><span class="pre">char</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">model</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv422fpgaPropertiesGetModelK15fpga_propertiesPc" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the model of an FPGA resource property</p>
<p>Returns the model of an FPGA.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>This API is not currently supported. </p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query - must be of type FPGA_DEVICE </p></li>
<li><p><strong>model</strong> – <strong>[in]</strong> Model of the FPGA resource (string of minimum FPGA_MODEL_LENGTH length </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_INVALID_PARAM if object type is not FPGA_DEVICE. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>.</p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv422fpgaPropertiesSetModel15fpga_propertiesPc">
<span id="_CPPv322fpgaPropertiesSetModel15fpga_propertiesPc"></span><span id="_CPPv222fpgaPropertiesSetModel15fpga_propertiesPc"></span><span id="fpgaPropertiesSetModel__fpga_properties.cP"></span><span class="target" id="properties_8h_1acd4fc992cbb34efe619e387f923c4c05"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetModel</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="kt"><span class="pre">char</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">model</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv422fpgaPropertiesSetModel15fpga_propertiesPc" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the model of an FPGA resource property</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>This API is not currently supported. </p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to modify - must be of type FPGA_DEVICE </p></li>
<li><p><strong>model</strong> – <strong>[in]</strong> Model of the FPGA resource (string of maximum FPGA_MODEL_LENGTH length </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_INVALID_PARAM if object type is not FPGA_DEVICE. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>.</p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv432fpgaPropertiesGetLocalMemorySizeK15fpga_propertiesP8uint64_t">
<span id="_CPPv332fpgaPropertiesGetLocalMemorySizeK15fpga_propertiesP8uint64_t"></span><span id="_CPPv232fpgaPropertiesGetLocalMemorySizeK15fpga_propertiesP8uint64_t"></span><span id="fpgaPropertiesGetLocalMemorySize__fpga_propertiesC.uint64_tP"></span><span class="target" id="properties_8h_1aeff04e09cc045f314695b4aac0e5516a"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetLocalMemorySize</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">lms</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv432fpgaPropertiesGetLocalMemorySizeK15fpga_propertiesP8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the local memory size of an FPGA resource property</p>
<p>Returns the local memory size of an FPGA.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>This API is not currently supported. </p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query - must be of type FPGA_DEVICE </p></li>
<li><p><strong>lms</strong> – <strong>[out]</strong> Pointer to a memory size variable of the FPGA </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_INVALID_PARAM if object type is not FPGA_DEVICE. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>.</p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv432fpgaPropertiesSetLocalMemorySize15fpga_properties8uint64_t">
<span id="_CPPv332fpgaPropertiesSetLocalMemorySize15fpga_properties8uint64_t"></span><span id="_CPPv232fpgaPropertiesSetLocalMemorySize15fpga_properties8uint64_t"></span><span id="fpgaPropertiesSetLocalMemorySize__fpga_properties.uint64_t"></span><span class="target" id="properties_8h_1af491fd7a2621aa66de5059168afe3792"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetLocalMemorySize</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">lms</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv432fpgaPropertiesSetLocalMemorySize15fpga_properties8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the local memory size of an FPGA resource property</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>This API is not currently supported. </p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to modify - must be of type FPGA_DEVICE </p></li>
<li><p><strong>lms</strong> – <strong>[in]</strong> Local memory size of the FPGA resource </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_INVALID_PARAM if object type is not FPGA_DEVICE. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>.</p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv429fpgaPropertiesGetCapabilitiesK15fpga_propertiesP8uint64_t">
<span id="_CPPv329fpgaPropertiesGetCapabilitiesK15fpga_propertiesP8uint64_t"></span><span id="_CPPv229fpgaPropertiesGetCapabilitiesK15fpga_propertiesP8uint64_t"></span><span id="fpgaPropertiesGetCapabilities__fpga_propertiesC.uint64_tP"></span><span class="target" id="properties_8h_1a9b80ec35fbe0498f332782ca5d8ec2ab"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetCapabilities</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">capabilities</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv429fpgaPropertiesGetCapabilitiesK15fpga_propertiesP8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the capabilities FPGA resource property</p>
<p>Returns the capabilities of an FPGA. Capabilities is a bitfield value</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>This API is not currently supported. </p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query - must be of type FPGA_DEVICE </p></li>
<li><p><strong>capabilities</strong> – <strong>[out]</strong> Pointer to a capabilities variable of the FPGA </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_INVALID_PARAM if object type is not FPGA_DEVICE. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>.</p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv429fpgaPropertiesSetCapabilities15fpga_properties8uint64_t">
<span id="_CPPv329fpgaPropertiesSetCapabilities15fpga_properties8uint64_t"></span><span id="_CPPv229fpgaPropertiesSetCapabilities15fpga_properties8uint64_t"></span><span id="fpgaPropertiesSetCapabilities__fpga_properties.uint64_t"></span><span class="target" id="properties_8h_1a45bad0a5baa2cb1f582af571d6ed3917"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetCapabilities</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">capabilities</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv429fpgaPropertiesSetCapabilities15fpga_properties8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the capabilities of an FPGA resource property</p>
<p>Capabilities is a bitfield value</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>This API is not currently supported. </p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to modify - must be of type FPGA_DEVICE </p></li>
<li><p><strong>capabilities</strong> – <strong>[in]</strong> Capabilities of the FPGA resource </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_INVALID_PARAM if object type is not FPGA_DEVICE. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>.</p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv421fpgaPropertiesGetGUIDK15fpga_propertiesP9fpga_guid">
<span id="_CPPv321fpgaPropertiesGetGUIDK15fpga_propertiesP9fpga_guid"></span><span id="_CPPv221fpgaPropertiesGetGUIDK15fpga_propertiesP9fpga_guid"></span><span id="fpgaPropertiesGetGUID__fpga_propertiesC.fpga_guidP"></span><span class="target" id="properties_8h_1a5728ceaf03173772069df0610b4646d7"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetGUID</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <a class="reference internal" href="#_CPPv49fpga_guid" title="fpga_guid"><span class="n"><span class="pre">fpga_guid</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">guid</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv421fpgaPropertiesGetGUIDK15fpga_propertiesP9fpga_guid" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the GUID of a resource</p>
<p>Returns the GUID of an FPGA or accelerator object.</p>
<p>For an accelerator, the GUID uniquely identifies a specific accelerator context type, i.e. different accelerators will have different GUIDs. For an FPGA, the GUID is used to identify a certain instance of an FPGA, e.g. to determine whether a given bitstream would be compatible.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query </p></li>
<li><p><strong>guid</strong> – <strong>[out]</strong> Pointer to a GUID of the slot variable </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>See “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv421fpgaPropertiesSetGUID15fpga_properties9fpga_guid">
<span id="_CPPv321fpgaPropertiesSetGUID15fpga_properties9fpga_guid"></span><span id="_CPPv221fpgaPropertiesSetGUID15fpga_properties9fpga_guid"></span><span id="fpgaPropertiesSetGUID__fpga_properties.fpga_guid"></span><span class="target" id="properties_8h_1a71ad1e59994b2c8b04ea036a64515117"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetGUID</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <a class="reference internal" href="#_CPPv49fpga_guid" title="fpga_guid"><span class="n"><span class="pre">fpga_guid</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">guid</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv421fpgaPropertiesSetGUID15fpga_properties9fpga_guid" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the GUID of a resource</p>
<p>Sets the GUID of an FPGA or accelerator object.</p>
<p>For an accelerator, the GUID uniquely identifies a specific accelerator context type, i.e. different accelerators will have different GUIDs. For an FPGA, the GUID is used to identify a certain instance of an FPGA, e.g. to determine whether a given bitstream would be compatible.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to modify </p></li>
<li><p><strong>guid</strong> – <strong>[out]</strong> Pointer to a GUID of the slot variable </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>See “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv424fpgaPropertiesGetNumMMIOK15fpga_propertiesP8uint32_t">
<span id="_CPPv324fpgaPropertiesGetNumMMIOK15fpga_propertiesP8uint32_t"></span><span id="_CPPv224fpgaPropertiesGetNumMMIOK15fpga_propertiesP8uint32_t"></span><span id="fpgaPropertiesGetNumMMIO__fpga_propertiesC.uint32_tP"></span><span class="target" id="properties_8h_1a7b70efbf6892e9daaf3700b21cc50f0c"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetNumMMIO</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">mmio_spaces</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv424fpgaPropertiesGetNumMMIOK15fpga_propertiesP8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the number of mmio spaces</p>
<p>Returns the number of mmio spaces of an AFU properties structure.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query - must be of type FPGA_ACCELERATOR </p></li>
<li><p><strong>mmio_spaces</strong> – <strong>[out]</strong> Pointer to a variable for number of mmio spaces </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_INVALID_PARAM if object type is not FPGA_ACCELERATOR. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv424fpgaPropertiesSetNumMMIO15fpga_properties8uint32_t">
<span id="_CPPv324fpgaPropertiesSetNumMMIO15fpga_properties8uint32_t"></span><span id="_CPPv224fpgaPropertiesSetNumMMIO15fpga_properties8uint32_t"></span><span id="fpgaPropertiesSetNumMMIO__fpga_properties.uint32_t"></span><span class="target" id="properties_8h_1a1695e0bf61ee5188401bd230db022314"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetNumMMIO</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">mmio_spaces</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv424fpgaPropertiesSetNumMMIO15fpga_properties8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the number of mmio spaces</p>
<p>Sets the number of mmio spaces of an AFU properties structure.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to modify - must be of type FPGA_ACCELERATOR </p></li>
<li><p><strong>mmio_spaces</strong> – <strong>[in]</strong> Number of MMIO spaces of the accelerator </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_INVALID_PARAM if object type is not FPGA_ACCELERATOR. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv430fpgaPropertiesGetNumInterruptsK15fpga_propertiesP8uint32_t">
<span id="_CPPv330fpgaPropertiesGetNumInterruptsK15fpga_propertiesP8uint32_t"></span><span id="_CPPv230fpgaPropertiesGetNumInterruptsK15fpga_propertiesP8uint32_t"></span><span id="fpgaPropertiesGetNumInterrupts__fpga_propertiesC.uint32_tP"></span><span class="target" id="properties_8h_1a33ee7ad6994f3df0a044d9052627f8c0"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetNumInterrupts</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">num_interrupts</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv430fpgaPropertiesGetNumInterruptsK15fpga_propertiesP8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the number of interrupts</p>
<p>Returns the number of interrupts of an accelerator properties structure.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query - must be of type FPGA_ACCELERATOR </p></li>
<li><p><strong>num_interrupts</strong> – <strong>[out]</strong> Pointer to a variable for number of interrupts </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_INVALID_PARAM if object type is not FPGA_ACCELERATOR. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv430fpgaPropertiesSetNumInterrupts15fpga_properties8uint32_t">
<span id="_CPPv330fpgaPropertiesSetNumInterrupts15fpga_properties8uint32_t"></span><span id="_CPPv230fpgaPropertiesSetNumInterrupts15fpga_properties8uint32_t"></span><span id="fpgaPropertiesSetNumInterrupts__fpga_properties.uint32_t"></span><span class="target" id="properties_8h_1ace3b67e6acb69bef8d8d8b32dab7a044"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetNumInterrupts</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">num_interrupts</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv430fpgaPropertiesSetNumInterrupts15fpga_properties8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the number of interrupts</p>
<p>Sets the number of interrupts of an accelerator properties structure.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to modify - must be of type FPGA_ACCELERATOR </p></li>
<li><p><strong>num_interrupts</strong> – <strong>[in]</strong> Number of interrupts of the accelerator </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_INVALID_PARAM if object type is not FPGA_ACCELERATOR. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv433fpgaPropertiesGetAcceleratorStateK15fpga_propertiesP22fpga_accelerator_state">
<span id="_CPPv333fpgaPropertiesGetAcceleratorStateK15fpga_propertiesP22fpga_accelerator_state"></span><span id="_CPPv233fpgaPropertiesGetAcceleratorStateK15fpga_propertiesP22fpga_accelerator_state"></span><span id="fpgaPropertiesGetAcceleratorState__fpga_propertiesC.fpga_accelerator_stateP"></span><span class="target" id="properties_8h_1a1e18fdf7c532bf564576b361874fccf3"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetAcceleratorState</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <a class="reference internal" href="#_CPPv422fpga_accelerator_state" title="fpga_accelerator_state"><span class="n"><span class="pre">fpga_accelerator_state</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">state</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv433fpgaPropertiesGetAcceleratorStateK15fpga_propertiesP22fpga_accelerator_state" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the state of a accelerator resource property</p>
<p>Returns the accelerator state of a accelerator.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query - must be of type FPGA_ACCELERATOR </p></li>
<li><p><strong>state</strong> – <strong>[out]</strong> Pointer to a accelerator state variable of the accelerator </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_INVALID_PARAM if object type is not FPGA_ACCELERATOR. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv433fpgaPropertiesSetAcceleratorState15fpga_properties22fpga_accelerator_state">
<span id="_CPPv333fpgaPropertiesSetAcceleratorState15fpga_properties22fpga_accelerator_state"></span><span id="_CPPv233fpgaPropertiesSetAcceleratorState15fpga_properties22fpga_accelerator_state"></span><span id="fpgaPropertiesSetAcceleratorState__fpga_properties.fpga_accelerator_state"></span><span class="target" id="properties_8h_1a1a3f5725be24b3fc10625dfd604ed86d"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetAcceleratorState</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <a class="reference internal" href="#_CPPv422fpga_accelerator_state" title="fpga_accelerator_state"><span class="n"><span class="pre">fpga_accelerator_state</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">state</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv433fpgaPropertiesSetAcceleratorState15fpga_properties22fpga_accelerator_state" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the state of an accelerator resource property</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to modify - must be of type FPGA_ACCELERATOR </p></li>
<li><p><strong>state</strong> – <strong>[in]</strong> accelerator state of the accelerator resource </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_INVALID_PARAM if object type is not FPGA_ACCELERATOR. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv425fpgaPropertiesGetObjectIDK15fpga_propertiesP8uint64_t">
<span id="_CPPv325fpgaPropertiesGetObjectIDK15fpga_propertiesP8uint64_t"></span><span id="_CPPv225fpgaPropertiesGetObjectIDK15fpga_propertiesP8uint64_t"></span><span id="fpgaPropertiesGetObjectID__fpga_propertiesC.uint64_tP"></span><span class="target" id="properties_8h_1a409e32267db6f5040d881d5d533c36fb"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetObjectID</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">object_id</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv425fpgaPropertiesGetObjectIDK15fpga_propertiesP8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the object ID of a resource</p>
<p>Returns the object ID of a resource. The object ID is a 64 bit identifier that is unique within a single node or system. It represents a similar concept as the token, but can be used across processes (e.g. passed on the command line).</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query </p></li>
<li><p><strong>object_id</strong> – <strong>[out]</strong> Pointer to a 64bit memory location to store the object ID in </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>See “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv425fpgaPropertiesSetObjectIDK15fpga_properties8uint64_t">
<span id="_CPPv325fpgaPropertiesSetObjectIDK15fpga_properties8uint64_t"></span><span id="_CPPv225fpgaPropertiesSetObjectIDK15fpga_properties8uint64_t"></span><span id="fpgaPropertiesSetObjectID__fpga_propertiesC.uint64_t"></span><span class="target" id="properties_8h_1a022ad3dc80ab2fba7e512c6c2215258a"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetObjectID</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">object_id</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv425fpgaPropertiesSetObjectIDK15fpga_properties8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the object ID of a resource</p>
<p>Sets the object ID of a resource. The object ID is a 64 bit identifier that is unique within a single node or system. It represents a similar concept as the token, but can be used across processes (e.g. passed on the command line).</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query </p></li>
<li><p><strong>object_id</strong> – <strong>[in]</strong> A 64bit value to use as the object ID </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>See “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv426fpgaPropertiesGetNumErrorsK15fpga_propertiesP8uint32_t">
<span id="_CPPv326fpgaPropertiesGetNumErrorsK15fpga_propertiesP8uint32_t"></span><span id="_CPPv226fpgaPropertiesGetNumErrorsK15fpga_propertiesP8uint32_t"></span><span id="fpgaPropertiesGetNumErrors__fpga_propertiesC.uint32_tP"></span><span class="target" id="properties_8h_1a6cfb80c2a4fe8fd7be1ac4ecd72985b5"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetNumErrors</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">num_errors</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv426fpgaPropertiesGetNumErrorsK15fpga_propertiesP8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the number of errors that can be reported by a resource</p>
<p>Returns the number of error registers understood by a resource.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query </p></li>
<li><p><strong>num_errors</strong> – <strong>[out]</strong> Pointer to a 32 bit memory location to store the number of supported errors in </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>See “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv426fpgaPropertiesSetNumErrorsK15fpga_properties8uint32_t">
<span id="_CPPv326fpgaPropertiesSetNumErrorsK15fpga_properties8uint32_t"></span><span id="_CPPv226fpgaPropertiesSetNumErrorsK15fpga_properties8uint32_t"></span><span id="fpgaPropertiesSetNumErrors__fpga_propertiesC.uint32_t"></span><span class="target" id="properties_8h_1ac8be299c378aff53410dda6081975038"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetNumErrors</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">num_errors</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv426fpgaPropertiesSetNumErrorsK15fpga_properties8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the number of error registers</p>
<p>Set the number of error registers understood by a resource to enumerate.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query </p></li>
<li><p><strong>num_errors</strong> – <strong>[in]</strong> Number of errors </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>See “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv426fpgaPropertiesGetInterfaceK15fpga_propertiesP14fpga_interface">
<span id="_CPPv326fpgaPropertiesGetInterfaceK15fpga_propertiesP14fpga_interface"></span><span id="_CPPv226fpgaPropertiesGetInterfaceK15fpga_propertiesP14fpga_interface"></span><span id="fpgaPropertiesGetInterface__fpga_propertiesC.fpga_interfaceP"></span><span class="target" id="properties_8h_1a8fe0f0d91d844aeaced5b761c22940b0"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetInterface</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <a class="reference internal" href="#_CPPv414fpga_interface" title="fpga_interface"><span class="n"><span class="pre">fpga_interface</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">interface</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv426fpgaPropertiesGetInterfaceK15fpga_propertiesP14fpga_interface" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the OPAE plugin interface implemented by a resource</p>
<p>Returns the plugin interface enumerator.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query </p></li>
<li><p><strong>interface</strong> – <strong>[out]</strong> Pointer to an fpga_interface location to store the interface in </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>See “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv426fpgaPropertiesSetInterfaceK15fpga_properties14fpga_interface">
<span id="_CPPv326fpgaPropertiesSetInterfaceK15fpga_properties14fpga_interface"></span><span id="_CPPv226fpgaPropertiesSetInterfaceK15fpga_properties14fpga_interface"></span><span id="fpgaPropertiesSetInterface__fpga_propertiesC.fpga_interface"></span><span class="target" id="properties_8h_1a29e51f74386de3ecedde125157b24057"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetInterface</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <a class="reference internal" href="#_CPPv414fpga_interface" title="fpga_interface"><span class="n"><span class="pre">fpga_interface</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">interface</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv426fpgaPropertiesSetInterfaceK15fpga_properties14fpga_interface" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the OPAE plugin interface implemented by a resource</p>
<p>Set the plugin interface enumerator.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query </p></li>
<li><p><strong>interface</strong> – <strong>[in]</strong> The interface enumerator to set </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>See “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv434fpgaPropertiesGetSubsystemVendorIDK15fpga_propertiesP8uint16_t">
<span id="_CPPv334fpgaPropertiesGetSubsystemVendorIDK15fpga_propertiesP8uint16_t"></span><span id="_CPPv234fpgaPropertiesGetSubsystemVendorIDK15fpga_propertiesP8uint16_t"></span><span id="fpgaPropertiesGetSubsystemVendorID__fpga_propertiesC.uint16_tP"></span><span class="target" id="properties_8h_1a8e58481bfe2c97de9a4582d8acbbc356"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetSubsystemVendorID</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">subsystem_vendor_id</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv434fpgaPropertiesGetSubsystemVendorIDK15fpga_propertiesP8uint16_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the subsystem vendor id of an FPGA resource property</p>
<p>Returns the subsystem vendor id of an FPGA.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query </p></li>
<li><p><strong>subsystem_vendor_id</strong> – <strong>[out]</strong> Pointer to a vendor id variable of the FPGA </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv434fpgaPropertiesSetSubsystemVendorID15fpga_properties8uint16_t">
<span id="_CPPv334fpgaPropertiesSetSubsystemVendorID15fpga_properties8uint16_t"></span><span id="_CPPv234fpgaPropertiesSetSubsystemVendorID15fpga_properties8uint16_t"></span><span id="fpgaPropertiesSetSubsystemVendorID__fpga_properties.uint16_t"></span><span class="target" id="properties_8h_1a26296be1fc4c0f53d37e84c1d7741963"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetSubsystemVendorID</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">subsystem_vendor_id</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv434fpgaPropertiesSetSubsystemVendorID15fpga_properties8uint16_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the subsystem vendor id of an FPGA resource property</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to modify </p></li>
<li><p><strong>subsystem_vendor_id</strong> – <strong>[in]</strong> Subsystem Vendor id of the FPGA resource </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv434fpgaPropertiesGetSubsystemDeviceIDK15fpga_propertiesP8uint16_t">
<span id="_CPPv334fpgaPropertiesGetSubsystemDeviceIDK15fpga_propertiesP8uint16_t"></span><span id="_CPPv234fpgaPropertiesGetSubsystemDeviceIDK15fpga_propertiesP8uint16_t"></span><span id="fpgaPropertiesGetSubsystemDeviceID__fpga_propertiesC.uint16_tP"></span><span class="target" id="properties_8h_1ac5eb7e22334b5dff483a6542b12644c9"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesGetSubsystemDeviceID</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">subsystem_device_id</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv434fpgaPropertiesGetSubsystemDeviceIDK15fpga_propertiesP8uint16_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the subsystem device id of an FPGA resource property</p>
<p>Returns the subsystem device id of an FPGA.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to query </p></li>
<li><p><strong>subsystem_device_id</strong> – <strong>[out]</strong> Pointer to a device id variable of the FPGA </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv434fpgaPropertiesSetSubsystemDeviceID15fpga_properties8uint16_t">
<span id="_CPPv334fpgaPropertiesSetSubsystemDeviceID15fpga_properties8uint16_t"></span><span id="_CPPv234fpgaPropertiesSetSubsystemDeviceID15fpga_properties8uint16_t"></span><span id="fpgaPropertiesSetSubsystemDeviceID__fpga_properties.uint16_t"></span><span class="target" id="properties_8h_1a66d64cd10bb9b834e389f6d4d618e556"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPropertiesSetSubsystemDeviceID</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">prop</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">subsystem_device_id</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv434fpgaPropertiesSetSubsystemDeviceID15fpga_properties8uint16_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Set the subsystem device id of an FPGA resource property</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>prop</strong> – <strong>[in]</strong> Properties object to modify </p></li>
<li><p><strong>subsystem_device_id</strong> – <strong>[in]</strong> Subsystem Device id of the FPGA resource </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. See also “Accessor Return Values” in <a class="reference external" href="#properties-h">properties.h</a>. </p>
</dd>
</dl>
</dd></dl>

</div>
</div>
</div>
<div class="section" id="access-api">
<h2><a class="toc-backref" href="#id8">Access API</a><a class="headerlink" href="#access-api" title="Permalink to this headline">¶</a></h2>
<p>The access API provides functions for opening and closing FPGA resources.
Opening a resource yields an fpga_handle, which denotes ownership and can be
used in subsequent API calls to interact with a specific resource. Ownership
can be exclusive or shared.</p>
<div class="section" id="access-h">
<h3><a class="toc-backref" href="#id9">access.h</a><a class="headerlink" href="#access-h" title="Permalink to this headline">¶</a></h3>
<p>Functions to acquire, release, and reset OPAE FPGA resources. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-functions">Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv48fpgaOpen10fpga_tokenP11fpga_handlei">
<span id="_CPPv38fpgaOpen10fpga_tokenP11fpga_handlei"></span><span id="_CPPv28fpgaOpen10fpga_tokenP11fpga_handlei"></span><span id="fpgaOpen__fpga_token.fpga_handleP.i"></span><span class="target" id="access_8h_1addde6b2bafcd6632a2c0b595c6bc0ef3"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaOpen</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv410fpga_token" title="fpga_token"><span class="n"><span class="pre">fpga_token</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">token</span></span>, <a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">handle</span></span>, <span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">flags</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv48fpgaOpen10fpga_tokenP11fpga_handlei" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Open an FPGA object</p>
<p>Acquires ownership of the FPGA resource referred to by ‘token’.</p>
<p>Most often this will be used to open an accelerator object to directly interact with an accelerator function, or to open an FPGA object to perform management functions.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>token</strong> – <strong>[in]</strong> Pointer to token identifying resource to acquire ownership of </p></li>
<li><p><strong>handle</strong> – <strong>[out]</strong> Pointer to preallocated memory to place a handle in. This handle will be used in subsequent API calls. </p></li>
<li><p><strong>flags</strong> – <strong>[in]</strong> One of the following flags:<ul>
<li><p>FPGA_OPEN_SHARED allows the resource to be opened multiple times (not supported in ASE) Shared resources (including buffers) are released when all associated handles have been closed (either explicitly with <a class="reference internal" href="#access_8h_1ac83789ebb65dc6b2adeae3d7e7fa3e79"><span class="std std-ref">fpgaClose()</span></a> or by process termination). </p></li>
</ul>
</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_NOT_FOUND if the resource for ‘token’ could not be found. FPGA_INVALID_PARAM if ‘token’ does not refer to a resource that can be opened, or if either argument is NULL or invalid. FPGA_EXCEPTION if an internal exception occurred while creating the handle. FPGA_NO_DRIVER if the driver is not loaded. FPGA_BUSY if trying to open a resource that has already been opened in exclusive mode. FPGA_NO_ACCESS if the current process’ privileges are not sufficient to open the resource. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv49fpgaClose11fpga_handle">
<span id="_CPPv39fpgaClose11fpga_handle"></span><span id="_CPPv29fpgaClose11fpga_handle"></span><span id="fpgaClose__fpga_handle"></span><span class="target" id="access_8h_1ac83789ebb65dc6b2adeae3d7e7fa3e79"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaClose</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv49fpgaClose11fpga_handle" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Close a previously opened FPGA object</p>
<p>Relinquishes ownership of a previously <a class="reference internal" href="#access_8h_1addde6b2bafcd6632a2c0b595c6bc0ef3"><span class="std std-ref">fpgaOpen()</span></a>ed resource. This enables others to acquire ownership if the resource was opened exclusively. Also deallocates / unmaps MMIO and UMsg memory areas.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened FPGA object </p>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if handle does not refer to an acquired resource, or if handle is NULL. FPGA_EXCEPTION if an internal error occurred while accessing the handle. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv49fpgaReset11fpga_handle">
<span id="_CPPv39fpgaReset11fpga_handle"></span><span id="_CPPv29fpgaReset11fpga_handle"></span><span id="fpgaReset__fpga_handle"></span><span class="target" id="access_8h_1aa4addba9b864dbc614a1680dfc29dc59"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaReset</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv49fpgaReset11fpga_handle" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Reset an FPGA object</p>
<p>Performs an accelerator reset.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened FPGA object </p>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if handle does not refer to an acquired resource or to a resource that cannot be reset. FPGA_EXCEPTION if an internal error occurred while trying to access the handle or resetting the resource. </p>
</dd>
</dl>
</dd></dl>

</div>
</div>
</div>
<div class="section" id="event-api">
<h2><a class="toc-backref" href="#id10">Event API</a><a class="headerlink" href="#event-api" title="Permalink to this headline">¶</a></h2>
<p>The event API provides functions and types for handling asynchronous events
such as errors or accelerator interrupts.</p>
<p>To natively support asynchronous event, the driver for the FPGA platform
needs to support events natively (in which case the OPAE C library will
register the event directly with the driver). For some platforms that do not
support interrupt-driven event delivery, you need to run the FPGA Daemon
(fpgad) to enable asynchronous OPAE events. fpgad will act as a proxy for the
application and deliver asynchronous notifications for registered events.</p>
<div class="section" id="event-h">
<h3><a class="toc-backref" href="#id11">event.h</a><a class="headerlink" href="#event-h" title="Permalink to this headline">¶</a></h3>
<p>Functions for registering events and managing the lifecycle for <code class="docutils literal notranslate"><span class="pre">fpga_event_handle</span></code>s. </p>
<p>OPAE provides an interface to asynchronous events that can be generated by different FPGA resources. The event API provides functions to register for these events; associated with every event a process has registered for is an fpga_event_handle, which encapsulates the OS-specific data structure for event objects. On Linux, an fpga_event_handle can be used as a file descriptor and passed to select(), poll(), epoll() and similar functions to wait for asynchronous events. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-functions">Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv421fpgaCreateEventHandleP17fpga_event_handle">
<span id="_CPPv321fpgaCreateEventHandleP17fpga_event_handle"></span><span id="_CPPv221fpgaCreateEventHandleP17fpga_event_handle"></span><span id="fpgaCreateEventHandle__fpga_event_handleP"></span><span class="target" id="event_8h_1a54fb1847300ff886b4ad857716075083"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaCreateEventHandle</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv417fpga_event_handle" title="fpga_event_handle"><span class="n"><span class="pre">fpga_event_handle</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">event_handle</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv421fpgaCreateEventHandleP17fpga_event_handle" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Initialize an event_handle</p>
<p>Platform independent way to initialize an event_handle used for notifications from the driver to application. For Linux, this function creates an eventfd and returns the eventfd file descriptor in <code class="docutils literal notranslate"><span class="pre">*event_handle</span></code>.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>event_handle</strong> – <strong>[out]</strong> Pointer to event handle variable.</p>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if <code class="docutils literal notranslate"><span class="pre">event_handle</span></code> is NULL. FPGA_NOT_SUPPORTED if platform does not support events. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv422fpgaDestroyEventHandleP17fpga_event_handle">
<span id="_CPPv322fpgaDestroyEventHandleP17fpga_event_handle"></span><span id="_CPPv222fpgaDestroyEventHandleP17fpga_event_handle"></span><span id="fpgaDestroyEventHandle__fpga_event_handleP"></span><span class="target" id="event_8h_1ab8e748d1c491717d677a96c23dee987b"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaDestroyEventHandle</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv417fpga_event_handle" title="fpga_event_handle"><span class="n"><span class="pre">fpga_event_handle</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">event_handle</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv422fpgaDestroyEventHandleP17fpga_event_handle" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Destroy an event_handle</p>
<p>Destroy handle and free resources. On Linux this corresponds to closing the file descriptor pointed to by handle</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p><a class="reference internal" href="#event_8h_1ab8e748d1c491717d677a96c23dee987b"><span class="std std-ref">fpgaDestroyEventHandle()</span></a> requires the address of an event_handle as created by <a class="reference internal" href="#event_8h_1a54fb1847300ff886b4ad857716075083"><span class="std std-ref">fpgaCreateEventHandle()</span></a>. Passing any other value results in undefined behavior.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>event_handle</strong> – <strong>[in]</strong> Pointer to handle to be destroyed</p>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if <code class="docutils literal notranslate"><span class="pre">event_handle</span></code> is NULL. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv430fpgaGetOSObjectFromEventHandleK17fpga_event_handlePi">
<span id="_CPPv330fpgaGetOSObjectFromEventHandleK17fpga_event_handlePi"></span><span id="_CPPv230fpgaGetOSObjectFromEventHandleK17fpga_event_handlePi"></span><span id="fpgaGetOSObjectFromEventHandle__fpga_event_handleC.iP"></span><span class="target" id="event_8h_1a9c38c9cf434a896e7cf02a7df8dc5c2e"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaGetOSObjectFromEventHandle</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv417fpga_event_handle" title="fpga_event_handle"><span class="n"><span class="pre">fpga_event_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">eh</span></span>, <span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">fd</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv430fpgaGetOSObjectFromEventHandleK17fpga_event_handlePi" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get OS object from event handle</p>
<p>Check validity of event handle, and get the OS object used to subscribe and unsubscribe to events. On Linux, the object corresponds to a file descriptor.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>eh</strong> – <strong>[in]</strong> Event handle to get the descriptor value from </p></li>
<li><p><strong>fd</strong> – <strong>[out]</strong> integer to store the descriptor value</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if <code class="docutils literal notranslate"><span class="pre">event_handle</span></code> is invalid. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv417fpgaRegisterEvent11fpga_handle15fpga_event_type17fpga_event_handle8uint32_t">
<span id="_CPPv317fpgaRegisterEvent11fpga_handle15fpga_event_type17fpga_event_handle8uint32_t"></span><span id="_CPPv217fpgaRegisterEvent11fpga_handle15fpga_event_type17fpga_event_handle8uint32_t"></span><span id="fpgaRegisterEvent__fpga_handle.fpga_event_type.fpga_event_handle.uint32_t"></span><span class="target" id="event_8h_1acee9793072cfe2d18a9603339cf5e8a7"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaRegisterEvent</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <a class="reference internal" href="#_CPPv415fpga_event_type" title="fpga_event_type"><span class="n"><span class="pre">fpga_event_type</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">event_type</span></span>, <a class="reference internal" href="#_CPPv417fpga_event_handle" title="fpga_event_handle"><span class="n"><span class="pre">fpga_event_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">event_handle</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">flags</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv417fpgaRegisterEvent11fpga_handle15fpga_event_type17fpga_event_handle8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Register an FPGA event</p>
<p>This function tells the driver that the caller is interested in notification for the event specified by the type and flags pair.</p>
<p>The event_handle points to an OS specific mechanism for event notification. An event_handle is associated with only a single event.</p>
<p>In case of user interrupts, the flags parameter will be used to specify the vector ID. The value of the flags parameter indicates the vector ID, no bit encoding is used.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened FPGA resource. </p></li>
<li><p><strong>event_type</strong> – <strong>[in]</strong> Type of event </p></li>
<li><p><strong>event_handle</strong> – <strong>[in]</strong> Handle to previously opened resource for event notification. </p></li>
<li><p><strong>flags</strong> – <strong>[in]</strong> Optional argument for specifying additional information about event. For example irq number for interrupt events. </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if handle does not refer to a resource supporting the requested event, or if event_handle is not valid. FPGA_EXCEPTION if an internal exception occurred while accessing the handle or the event_handle. On Linux: FPGA_NO_DAEMON if the driver does not support the requested event and there is no FPGA Daemon (fpgad) running to proxy it. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv419fpgaUnregisterEvent11fpga_handle15fpga_event_type17fpga_event_handle">
<span id="_CPPv319fpgaUnregisterEvent11fpga_handle15fpga_event_type17fpga_event_handle"></span><span id="_CPPv219fpgaUnregisterEvent11fpga_handle15fpga_event_type17fpga_event_handle"></span><span id="fpgaUnregisterEvent__fpga_handle.fpga_event_type.fpga_event_handle"></span><span class="target" id="event_8h_1aa9f920468d8ff05e7411c925a176f5cb"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaUnregisterEvent</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <a class="reference internal" href="#_CPPv415fpga_event_type" title="fpga_event_type"><span class="n"><span class="pre">fpga_event_type</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">event_type</span></span>, <a class="reference internal" href="#_CPPv417fpga_event_handle" title="fpga_event_handle"><span class="n"><span class="pre">fpga_event_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">event_handle</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv419fpgaUnregisterEvent11fpga_handle15fpga_event_type17fpga_event_handle" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Unregister an FPGA event</p>
<p>This function tells the driver that the caller is no longer interested in notification for the event associated with the event_handle</p>
<p>The event_handle points to an OS specific mechanism for event notification. An event_handle is associated with only a single event.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened FPGA resource. </p></li>
<li><p><strong>event_type</strong> – <strong>[in]</strong> Type of event to unregister. </p></li>
<li><p><strong>event_handle</strong> – <strong>[in]</strong> Handle to previously registered resource for event notification. </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if handle does not refer to a resource supporting the requested event, or if event_handle is not valid. FPGA_EXCEPTION if an internal error occurred accessing the handle or the event_handle. </p>
</dd>
</dl>
</dd></dl>

</div>
</div>
</div>
<div class="section" id="mmio-and-shared-memory-apis">
<h2><a class="toc-backref" href="#id12">MMIO and Shared Memory APIs</a><a class="headerlink" href="#mmio-and-shared-memory-apis" title="Permalink to this headline">¶</a></h2>
<p>These APIs feature functions for mapping and accessing control registers
through memory-mapped IO (mmio.h), allocating and sharing system memory
buffers with an accelerator (buffer.h), and using low-latency notifications
(umsg.h).</p>
<div class="section" id="mmio-h">
<h3><a class="toc-backref" href="#id13">mmio.h</a><a class="headerlink" href="#mmio-h" title="Permalink to this headline">¶</a></h3>
<p>Functions for mapping and accessing MMIO space. </p>
<p>Most FPGA accelerators provide access to control registers through memory-mappable address spaces, commonly referred to as “MMIO spaces”. This file provides functions to map, unmap, read, and write MMIO spaces.</p>
<p>Note that an accelerator may have multiple MMIO spaces, denoted by the <code class="docutils literal notranslate"><span class="pre">mmio_num</span></code> argument of the APIs below. The meaning and properties of each MMIO space are up to the accelerator designer. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-functions">Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv415fpgaWriteMMIO6411fpga_handle8uint32_t8uint64_t8uint64_t">
<span id="_CPPv315fpgaWriteMMIO6411fpga_handle8uint32_t8uint64_t8uint64_t"></span><span id="_CPPv215fpgaWriteMMIO6411fpga_handle8uint32_t8uint64_t8uint64_t"></span><span id="fpgaWriteMMIO64__fpga_handle.uint32_t.uint64_t.uint64_t"></span><span class="target" id="include_2opae_2mmio_8h_1a6df7f745d9b9d47582714fe8e2d1a761"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaWriteMMIO64</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">mmio_num</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">offset</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv415fpgaWriteMMIO6411fpga_handle8uint32_t8uint64_t8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Write 64 bit value to MMIO space</p>
<p>This function will write to MMIO space of the target object at a specified offset.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened accelerator resource </p></li>
<li><p><strong>mmio_num</strong> – <strong>[in]</strong> Number of MMIO space to access </p></li>
<li><p><strong>offset</strong> – <strong>[in]</strong> Byte offset into MMIO space </p></li>
<li><p><strong>value</strong> – <strong>[in]</strong> Value to write (64 bit) </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if any of the supplied parameters is invalid. FPGA_EXCEPTION if an internal exception occurred while trying to access the handle. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv414fpgaReadMMIO6411fpga_handle8uint32_t8uint64_tP8uint64_t">
<span id="_CPPv314fpgaReadMMIO6411fpga_handle8uint32_t8uint64_tP8uint64_t"></span><span id="_CPPv214fpgaReadMMIO6411fpga_handle8uint32_t8uint64_tP8uint64_t"></span><span id="fpgaReadMMIO64__fpga_handle.uint32_t.uint64_t.uint64_tP"></span><span class="target" id="include_2opae_2mmio_8h_1a011ba900710ddf70c13ca089c4742187"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaReadMMIO64</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">mmio_num</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">offset</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv414fpgaReadMMIO6411fpga_handle8uint32_t8uint64_tP8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Read 64 bit value from MMIO space</p>
<p>This function will read from MMIO space of the target object at a specified offset.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened accelerator resource </p></li>
<li><p><strong>mmio_num</strong> – <strong>[in]</strong> Number of MMIO space to access </p></li>
<li><p><strong>offset</strong> – <strong>[in]</strong> Byte offset into MMIO space </p></li>
<li><p><strong>value</strong> – <strong>[out]</strong> Pointer to memory where read value is returned (64 bit) </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if any of the supplied parameters is invalid. FPGA_EXCEPTION if an internal exception occurred while trying to access the handle. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv415fpgaWriteMMIO3211fpga_handle8uint32_t8uint64_t8uint32_t">
<span id="_CPPv315fpgaWriteMMIO3211fpga_handle8uint32_t8uint64_t8uint32_t"></span><span id="_CPPv215fpgaWriteMMIO3211fpga_handle8uint32_t8uint64_t8uint32_t"></span><span id="fpgaWriteMMIO32__fpga_handle.uint32_t.uint64_t.uint32_t"></span><span class="target" id="include_2opae_2mmio_8h_1ae538bfe7158d1911c5e749bbc063aa3d"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaWriteMMIO32</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">mmio_num</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">offset</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv415fpgaWriteMMIO3211fpga_handle8uint32_t8uint64_t8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Write 32 bit value to MMIO space</p>
<p>This function will write to MMIO space of the target object at a specified offset.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened accelerator resource </p></li>
<li><p><strong>mmio_num</strong> – <strong>[in]</strong> Number of MMIO space to access </p></li>
<li><p><strong>offset</strong> – <strong>[in]</strong> Byte offset into MMIO space </p></li>
<li><p><strong>value</strong> – <strong>[in]</strong> Value to write (32 bit) </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if any of the supplied parameters is invalid. FPGA_EXCEPTION if an internal exception occurred while trying to access the handle. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv414fpgaReadMMIO3211fpga_handle8uint32_t8uint64_tP8uint32_t">
<span id="_CPPv314fpgaReadMMIO3211fpga_handle8uint32_t8uint64_tP8uint32_t"></span><span id="_CPPv214fpgaReadMMIO3211fpga_handle8uint32_t8uint64_tP8uint32_t"></span><span id="fpgaReadMMIO32__fpga_handle.uint32_t.uint64_t.uint32_tP"></span><span class="target" id="include_2opae_2mmio_8h_1a81dc89da3e94e26efff1af1eeebb7f5d"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaReadMMIO32</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">mmio_num</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">offset</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv414fpgaReadMMIO3211fpga_handle8uint32_t8uint64_tP8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Read 32 bit value from MMIO space</p>
<p>This function will read from MMIO space of the target object at a specified offset.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened accelerator resource </p></li>
<li><p><strong>mmio_num</strong> – <strong>[in]</strong> Number of MMIO space to access </p></li>
<li><p><strong>offset</strong> – <strong>[in]</strong> Byte offset into MMIO space </p></li>
<li><p><strong>value</strong> – <strong>[out]</strong> Pointer to memory where read value is returned (32 bit) </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if any of the supplied parameters is invalid. FPGA_EXCEPTION if an internal exception occurred while trying to access the handle. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv416fpgaWriteMMIO51211fpga_handle8uint32_t8uint64_tPKv">
<span id="_CPPv316fpgaWriteMMIO51211fpga_handle8uint32_t8uint64_tPKv"></span><span id="_CPPv216fpgaWriteMMIO51211fpga_handle8uint32_t8uint64_tPKv"></span><span id="fpgaWriteMMIO512__fpga_handle.uint32_t.uint64_t.voidCP"></span><span class="target" id="include_2opae_2mmio_8h_1a9cf56711df0f234686426c58d8b00cb0"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaWriteMMIO512</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">mmio_num</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">offset</span></span>, <span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv416fpgaWriteMMIO51211fpga_handle8uint32_t8uint64_tPKv" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Write 512 bit value to MMIO space</p>
<p>512 bit MMIO writes may not be supported on all platforms.</p>
<p>This function will write to MMIO space of the target object at a specified offset.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened accelerator resource </p></li>
<li><p><strong>mmio_num</strong> – <strong>[in]</strong> Number of MMIO space to access </p></li>
<li><p><strong>offset</strong> – <strong>[in]</strong> Byte offset into MMIO space </p></li>
<li><p><strong>value</strong> – <strong>[in]</strong> Pointer to memory holding value to write (512 bits) </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if any of the supplied parameters is invalid. FPGA_EXCEPTION if an internal exception occurred while trying to access the handle. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv411fpgaMapMMIO11fpga_handle8uint32_tPP8uint64_t">
<span id="_CPPv311fpgaMapMMIO11fpga_handle8uint32_tPP8uint64_t"></span><span id="_CPPv211fpgaMapMMIO11fpga_handle8uint32_tPP8uint64_t"></span><span id="fpgaMapMMIO__fpga_handle.uint32_t.uint64_tPP"></span><span class="target" id="include_2opae_2mmio_8h_1a2903267d37ea5c64522b0addce74da5f"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaMapMMIO</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">mmio_num</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">mmio_ptr</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv411fpgaMapMMIO11fpga_handle8uint32_tPP8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Map MMIO space</p>
<p>This function will return a pointer to the specified MMIO space of the target object in process virtual memory, if supported by the target. Some MMIO spaces may be restricted to privileged processes, depending on the used handle and type.</p>
<p>After mapping the respective MMIO space, you can access it through direct pointer operations (observing supported access sizes and alignments of the target platform and accelerator).</p>
<p>
If the caller passes in NULL for mmio_ptr, no mapping will be performed, and no virtual address will be returned, though the call will return <code class="docutils literal notranslate"><span class="pre">FPGA_OK</span></code>. This implies that all accesses will be performed through <a class="reference internal" href="#include_2opae_2mmio_8h_1a81dc89da3e94e26efff1af1eeebb7f5d"><span class="std std-ref">fpgaReadMMIO32()</span></a>, <a class="reference internal" href="#include_2opae_2mmio_8h_1ae538bfe7158d1911c5e749bbc063aa3d"><span class="std std-ref">fpgaWriteMMIO32()</span></a>, fpgeReadMMIO64(), and <a class="reference internal" href="#include_2opae_2mmio_8h_1a6df7f745d9b9d47582714fe8e2d1a761"><span class="std std-ref">fpgaWriteMMIO64()</span></a>. This is the only supported case for ASE.</p>
<p>The number of available MMIO spaces can be retrieved through the num_mmio property (fpgaPropertyGetNumMMIO()).</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Some targets (such as the ASE simulator) do not support memory-mapping of IO register spaces and will not return a pointer to an actually mapped space. Instead, they will return <code class="docutils literal notranslate"><span class="pre">FPGA_NOT_SUPPORTED</span></code>. Usually, these platforms still allow the application to issue MMIO operations using <a class="reference internal" href="#include_2opae_2mmio_8h_1a81dc89da3e94e26efff1af1eeebb7f5d"><span class="std std-ref">fpgaReadMMIO32()</span></a>, <a class="reference internal" href="#include_2opae_2mmio_8h_1ae538bfe7158d1911c5e749bbc063aa3d"><span class="std std-ref">fpgaWriteMMIO32()</span></a>, fpgeReadMMIO64(), and <a class="reference internal" href="#include_2opae_2mmio_8h_1a6df7f745d9b9d47582714fe8e2d1a761"><span class="std std-ref">fpgaWriteMMIO64()</span></a>.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened resource </p></li>
<li><p><strong>mmio_num</strong> – <strong>[in]</strong> Number of MMIO space to access </p></li>
<li><p><strong>mmio_ptr</strong> – <strong>[out]</strong> Pointer to memory where a pointer to the MMIO space will be returned. May be NULL, in which case no pointer is returned. Returned address may be NULL if underlying platform does not support memory mapping for register access. </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if any of the supplied parameters is invalid. FPGA_EXCEPTION if an internal exception occurred while trying to access the handle. FPGA_NO_ACCESS if the process’ permissions are not sufficient to map the requested MMIO space. FPGA_NOT_SUPPORTED if platform does not support memory mapped IO. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv413fpgaUnmapMMIO11fpga_handle8uint32_t">
<span id="_CPPv313fpgaUnmapMMIO11fpga_handle8uint32_t"></span><span id="_CPPv213fpgaUnmapMMIO11fpga_handle8uint32_t"></span><span id="fpgaUnmapMMIO__fpga_handle.uint32_t"></span><span class="target" id="include_2opae_2mmio_8h_1a8c8db22506e1fbfd16440c660bfee28f"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaUnmapMMIO</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">mmio_num</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv413fpgaUnmapMMIO11fpga_handle8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Unmap MMIO space</p>
<p>This function will unmap a previously mapped MMIO space of the target object, rendering any pointers to it invalid.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>This call is only supported by hardware targets, not by ASE simulation.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened resource </p></li>
<li><p><strong>mmio_num</strong> – <strong>[in]</strong> Number of MMIO space to access </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if any of the supplied parameters is invalid. FPGA_EXCEPTION if an internal exception occurred while trying to access the handle. </p>
</dd>
</dl>
</dd></dl>

</div>
</div>
<div class="section" id="buffer-h">
<h3><a class="toc-backref" href="#id14">buffer.h</a><a class="headerlink" href="#buffer-h" title="Permalink to this headline">¶</a></h3>
<p>Functions for allocating and sharing system memory with an FPGA accelerator. </p>
<p>To share memory between a software application and an FPGA accelerator, these functions set up system components (e.g. an IOMMU) to allow accelerator access to a provided memory region.</p>
<p>There are a number of restrictions on what memory can be shared, depending on platform capabilities. Usually, FPGA accelerators to not have access to virtual address mappings of the CPU, so they can only access physical addresses. To support this, the OPAE C library on Linux uses hugepages to allocate large, contiguous pages of physical memory that can be shared with an accelerator. It also supports sharing memory that has already been allocated by an application, as long as that memory satisfies the requirements of being physically contigous and page-aligned. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-functions">Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv417fpgaPrepareBuffer11fpga_handle8uint64_tPPvP8uint64_ti">
<span id="_CPPv317fpgaPrepareBuffer11fpga_handle8uint64_tPPvP8uint64_ti"></span><span id="_CPPv217fpgaPrepareBuffer11fpga_handle8uint64_tPPvP8uint64_ti"></span><span id="fpgaPrepareBuffer__fpga_handle.uint64_t.voidPP.uint64_tP.i"></span><span class="target" id="buffer_8h_1aac3ed0146bc42c35f99610a319e87303"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaPrepareBuffer</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">len</span></span>, <span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">buf_addr</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">wsid</span></span>, <span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">flags</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv417fpgaPrepareBuffer11fpga_handle8uint64_tPPvP8uint64_ti" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Prepare a shared memory buffer</p>
<p>Prepares a memory buffer for shared access between an accelerator and the calling process. This may either include allocation of physical memory, or preparation of already allocated memory for sharing. The latter case is indicated by supplying the FPGA_BUF_PREALLOCATED flag.</p>
<p>This function will ask the driver to pin the indicated memory (make it non-swappable), and program the IOMMU to allow access from the accelerator. If the buffer was not pre-allocated (flag FPGA_BUF_PREALLOCATED), the function will also allocate physical memory of the requested size and map the memory into the caller’s process’ virtual address space. It returns in ‘wsid’ an fpga_buffer object that can be used to program address registers in the accelerator for shared access to the memory.</p>
<p>When using FPGA_BUF_PREALLOCATED, the input len must be a non-zero multiple of the page size, else the function returns FPGA_INVALID_PARAM. When not using FPGA_BUF_PREALLOCATED, the input len is rounded up to the nearest multiple of page size.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>As a special case, when FPGA_BUF_PREALLOCATED is present in flags, if len == 0 and buf_addr == NULL, then the function returns FPGA_OK if pre-allocated buffers are supported. In this case, a return value other than FPGA_OK indicates that pre-allocated buffers are not supported. </p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened accelerator resource </p></li>
<li><p><strong>len</strong> – <strong>[in]</strong> Length of the buffer to allocate/prepare in bytes </p></li>
<li><p><strong>buf_addr</strong> – <strong>[inout]</strong> Virtual address of buffer. Contents may be NULL (OS will choose mapping) or non-NULL (OS will take contents as a hint for the virtual address). </p></li>
<li><p><strong>wsid</strong> – <strong>[out]</strong> Handle to the allocated/prepared buffer to be used with other functions </p></li>
<li><p><strong>flags</strong> – <strong>[in]</strong> Flags. FPGA_BUF_PREALLOCATED indicates that memory pointed at in ‘*buf_addr’ is already allocated an mapped into virtual memory. FPGA_BUF_READ_ONLY pins pages with only read access from the FPGA. </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_NO_MEMORY if the requested memory could not be allocated. FPGA_INVALID_PARAM if invalid parameters were provided, or if the parameter combination is not valid. FPGA_EXCEPTION if an internal exception occurred while trying to access the handle.</p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv417fpgaReleaseBuffer11fpga_handle8uint64_t">
<span id="_CPPv317fpgaReleaseBuffer11fpga_handle8uint64_t"></span><span id="_CPPv217fpgaReleaseBuffer11fpga_handle8uint64_t"></span><span id="fpgaReleaseBuffer__fpga_handle.uint64_t"></span><span class="target" id="buffer_8h_1a3d2302d336bbe5fe05a08a8f534d296b"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaReleaseBuffer</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">wsid</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv417fpgaReleaseBuffer11fpga_handle8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Release a shared memory buffer</p>
<p>Releases a previously prepared shared buffer. If the buffer was allocated using fpgaPrepareBuffer (FPGA_BUF_PREALLOCATED was not specified), this call will deallocate/free that memory. Otherwise, it will only be returned to it’s previous state (pinned/unpinned, cached/non-cached).</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened accelerator resource </p></li>
<li><p><strong>wsid</strong> – <strong>[in]</strong> Handle to the allocated/prepared buffer </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if invalid parameters were provided, or if the parameter combination is not valid. FPGA_EXCEPTION if an internal exception occurred while trying to access the handle. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv416fpgaGetIOAddress11fpga_handle8uint64_tP8uint64_t">
<span id="_CPPv316fpgaGetIOAddress11fpga_handle8uint64_tP8uint64_t"></span><span id="_CPPv216fpgaGetIOAddress11fpga_handle8uint64_tP8uint64_t"></span><span id="fpgaGetIOAddress__fpga_handle.uint64_t.uint64_tP"></span><span class="target" id="buffer_8h_1aed20b8768e38a5414a331dd09a2aa221"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaGetIOAddress</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">wsid</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">ioaddr</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv416fpgaGetIOAddress11fpga_handle8uint64_tP8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Retrieve base IO address for buffer</p>
<p>This function is used to acquire the physical base address (on some platforms called IO Virtual Address or IOVA) for a shared buffer identified by wsid.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>This function will disappear once the APIs for secure sharing of buffer addresses is implemented.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened accelerator resource </p></li>
<li><p><strong>wsid</strong> – <strong>[in]</strong> Buffer handle / workspace ID referring to the buffer for which the IO address is requested </p></li>
<li><p><strong>ioaddr</strong> – <strong>[out]</strong> Pointer to memory where the IO address will be returned </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if invalid parameters were provided, or if the parameter combination is not valid. FPGA_EXCEPTION if an internal exception occurred while trying to access the handle. FPGA_NOT_FOUND if <code class="docutils literal notranslate"><span class="pre">wsid</span></code> does not refer to a previously shared buffer. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv411fpgaBindSVA11fpga_handleP8uint32_t">
<span id="_CPPv311fpgaBindSVA11fpga_handleP8uint32_t"></span><span id="_CPPv211fpgaBindSVA11fpga_handleP8uint32_t"></span><span id="fpgaBindSVA__fpga_handle.uint32_tP"></span><span class="target" id="buffer_8h_1afd9f338886cc152d82fe7d211404771d"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaBindSVA</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">pasid</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv411fpgaBindSVA11fpga_handleP8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Bind IOMMU shared virtual addressing</p>
<p>When PCIe PASID, ATS and PRS capabilities are enabled, some platforms support binding the IOMMU to user space virtual addresses.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened accelerator resource </p></li>
<li><p><strong>pasid</strong> – <strong>[out]</strong> Process address space ID, set if not NULL. </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success and FPGA_NOT_SUPPORTED otherwise. </p>
</dd>
</dl>
</dd></dl>

</div>
</div>
<div class="section" id="umsg-h">
<h3><a class="toc-backref" href="#id15">umsg.h</a><a class="headerlink" href="#umsg-h" title="Permalink to this headline">¶</a></h3>
<p>FPGA UMsg API. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-functions">Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv414fpgaGetNumUmsg11fpga_handleP8uint64_t">
<span id="_CPPv314fpgaGetNumUmsg11fpga_handleP8uint64_t"></span><span id="_CPPv214fpgaGetNumUmsg11fpga_handleP8uint64_t"></span><span id="fpgaGetNumUmsg__fpga_handle.uint64_tP"></span><span class="target" id="umsg_8h_1aedba6aade335067f2dafec0ea92f040a"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaGetNumUmsg</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv414fpgaGetNumUmsg11fpga_handleP8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get number of Umsgs</p>
<p>Retuns number of umsg supported by AFU.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened accelerator resource </p></li>
<li><p><strong>value</strong> – <strong>[out]</strong> Returns number of UMsgs </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if input parameter combination is not valid. FPGA_EXCEPTION if input parameter fpga handle is not valid. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv421fpgaSetUmsgAttributes11fpga_handle8uint64_t">
<span id="_CPPv321fpgaSetUmsgAttributes11fpga_handle8uint64_t"></span><span id="_CPPv221fpgaSetUmsgAttributes11fpga_handle8uint64_t"></span><span id="fpgaSetUmsgAttributes__fpga_handle.uint64_t"></span><span class="target" id="umsg_8h_1aa133e93939c8582925b10516232ef12d"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaSetUmsgAttributes</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv421fpgaSetUmsgAttributes11fpga_handle8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Sets Umsg hint</p>
<p>Writes usmg hint bit.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened accelerator resource </p></li>
<li><p><strong>value</strong> – <strong>[in]</strong> Value to use for UMsg hint, Umsg hit is N wide bitvector where N = number of Umsgs. </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if input parameter combination is not valid. FPGA_EXCEPTION if input parameter fpga handle is not valid. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv415fpgaTriggerUmsg11fpga_handle8uint64_t">
<span id="_CPPv315fpgaTriggerUmsg11fpga_handle8uint64_t"></span><span id="_CPPv215fpgaTriggerUmsg11fpga_handle8uint64_t"></span><span id="fpgaTriggerUmsg__fpga_handle.uint64_t"></span><span class="target" id="umsg_8h_1a9cc53b7511c056c86425eb8f451ac69d"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaTriggerUmsg</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv415fpgaTriggerUmsg11fpga_handle8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Trigger Umsg</p>
<p>Writes a 64-bit value to trigger low-latency accelerator notification mechanism (UMsgs).</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened accelerator resource </p></li>
<li><p><strong>value</strong> – <strong>[in]</strong> Value to use for UMsg </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if input parameter combination is not valid. FPGA_EXCEPTION if input parameter fpga handle is not valid. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv414fpgaGetUmsgPtr11fpga_handlePP8uint64_t">
<span id="_CPPv314fpgaGetUmsgPtr11fpga_handlePP8uint64_t"></span><span id="_CPPv214fpgaGetUmsgPtr11fpga_handlePP8uint64_t"></span><span id="fpgaGetUmsgPtr__fpga_handle.uint64_tPP"></span><span class="target" id="umsg_8h_1a97cca523fe1142578f3927ae452f4db9"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaGetUmsgPtr</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">umsg_ptr</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv414fpgaGetUmsgPtr11fpga_handlePP8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Access UMsg memory directly</p>
<p>This function will return a pointer to the memory allocated for low latency accelerator notifications (UMsgs).</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened accelerator resource </p></li>
<li><p><strong>umsg_ptr</strong> – <strong>[out]</strong> Pointer to memory where a pointer to the virtual address space will be returned </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if input parameter combination is not valid. FPGA_EXCEPTION if input parameter fpga handle is not valid. FPGA_NO_MEMORY if memory allocation fails or system doesn’t configure huge pages. </p>
</dd>
</dl>
</dd></dl>

</div>
</div>
</div>
<div class="section" id="management-api">
<h2><a class="toc-backref" href="#id16">Management API</a><a class="headerlink" href="#management-api" title="Permalink to this headline">¶</a></h2>
<p>The management APIs define functions for reconfiguring an FPGA (writing new
partial bitstreams) as well as assigning accelerators to host interfaces.</p>
<div class="section" id="manage-h">
<h3><a class="toc-backref" href="#id17">manage.h</a><a class="headerlink" href="#manage-h" title="Permalink to this headline">¶</a></h3>
<p>Functions for managing FPGA configurations. </p>
<p>FPGA accelerators can be reprogrammed at run time by providing new partial bitstreams (“green bitstreams”). This file defines API functions for programming green bitstreams as well as for assigning accelerators to host interfaces for more complex deployment setups, such as virtualized systems. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-functions">Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv425fpgaAssignPortToInterface11fpga_handle8uint32_t8uint32_ti">
<span id="_CPPv325fpgaAssignPortToInterface11fpga_handle8uint32_t8uint32_ti"></span><span id="_CPPv225fpgaAssignPortToInterface11fpga_handle8uint32_t8uint32_ti"></span><span id="fpgaAssignPortToInterface__fpga_handle.uint32_t.uint32_t.i"></span><span class="target" id="manage_8h_1aa8b0dd0eba99f99161ad8b726706ce9c"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaAssignPortToInterface</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">fpga</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">interface_num</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">slot_num</span></span>, <span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">flags</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv425fpgaAssignPortToInterface11fpga_handle8uint32_t8uint32_ti" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Assign Port to a host interface.</p>
<p>This function assign Port to a host interface for subsequent use. Only Port that have been assigned to a host interface can be opened by <a class="reference internal" href="#access_8h_1addde6b2bafcd6632a2c0b595c6bc0ef3"><span class="std std-ref">fpgaOpen()</span></a>.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>fpga</strong> – <strong>[in]</strong> Handle to an FPGA object previously opened that both the host interface and the slot belong to </p></li>
<li><p><strong>interface_num</strong> – <strong>[in]</strong> Host interface number </p></li>
<li><p><strong>slot_num</strong> – <strong>[in]</strong> Slot number </p></li>
<li><p><strong>flags</strong> – <strong>[in]</strong> Flags (to be defined) </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success FPGA_INVALID_PARAM if input parameter combination is not valid. FPGA_EXCEPTION if an exception occcurred accessing the <code class="docutils literal notranslate"><span class="pre">fpga</span></code> handle. FPGA_NOT_SUPPORTED if driver does not support assignment. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv421fpgaAssignToInterface11fpga_handle10fpga_token8uint32_ti">
<span id="_CPPv321fpgaAssignToInterface11fpga_handle10fpga_token8uint32_ti"></span><span id="_CPPv221fpgaAssignToInterface11fpga_handle10fpga_token8uint32_ti"></span><span id="fpgaAssignToInterface__fpga_handle.fpga_token.uint32_t.i"></span><span class="target" id="manage_8h_1a768c0a5d0f2494a69470170a29a76578"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaAssignToInterface</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">fpga</span></span>, <a class="reference internal" href="#_CPPv410fpga_token" title="fpga_token"><span class="n"><span class="pre">fpga_token</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">accelerator</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">host_interface</span></span>, <span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">flags</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv421fpgaAssignToInterface11fpga_handle10fpga_token8uint32_ti" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Assign an accelerator to a host interface</p>
<p>This function assigns an accelerator to a host interface for subsequent use. Only accelerators that have been assigned to a host interface can be opened by <a class="reference internal" href="#access_8h_1addde6b2bafcd6632a2c0b595c6bc0ef3"><span class="std std-ref">fpgaOpen()</span></a>.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>This function is currently not supported.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>fpga</strong> – <strong>[in]</strong> Handle to an FPGA object previously opened that both the host interface and the accelerator belong to </p></li>
<li><p><strong>accelerator</strong> – <strong>[in]</strong> accelerator to assign </p></li>
<li><p><strong>host_interface</strong> – <strong>[in]</strong> Host interface to assign accelerator to </p></li>
<li><p><strong>flags</strong> – <strong>[in]</strong> Flags (to be defined) </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv424fpgaReleaseFromInterface11fpga_handle10fpga_token">
<span id="_CPPv324fpgaReleaseFromInterface11fpga_handle10fpga_token"></span><span id="_CPPv224fpgaReleaseFromInterface11fpga_handle10fpga_token"></span><span id="fpgaReleaseFromInterface__fpga_handle.fpga_token"></span><span class="target" id="manage_8h_1a1ce3163b0a8c0f5c39e1c5acefc049eb"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaReleaseFromInterface</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">fpga</span></span>, <a class="reference internal" href="#_CPPv410fpga_token" title="fpga_token"><span class="n"><span class="pre">fpga_token</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">accelerator</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv424fpgaReleaseFromInterface11fpga_handle10fpga_token" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Unassign a previously assigned accelerator</p>
<p>This function removes the assignment of an accelerator to an host interface (e.g. to be later assigned to a different host interface). As a consequence, the accelerator referred to by token ‘accelerator’ will be reset during the course of this function.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>This function is currently not supported.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>fpga</strong> – <strong>[in]</strong> Handle to an FPGA object previously opened that both the host interface and the accelerator belong to </p></li>
<li><p><strong>accelerator</strong> – <strong>[in]</strong> accelerator to unassign/release </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv419fpgaReconfigureSlot11fpga_handle8uint32_tPK7uint8_t6size_ti">
<span id="_CPPv319fpgaReconfigureSlot11fpga_handle8uint32_tPK7uint8_t6size_ti"></span><span id="_CPPv219fpgaReconfigureSlot11fpga_handle8uint32_tPK7uint8_t6size_ti"></span><span id="fpgaReconfigureSlot__fpga_handle.uint32_t.uint8_tCP.s.i"></span><span class="target" id="manage_8h_1a6e5d00d445c69c94cb122224c47bf735"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaReconfigureSlot</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">fpga</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">slot</span></span>, <span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">bitstream</span></span>, <span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">bitstream_len</span></span>, <span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">flags</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv419fpgaReconfigureSlot11fpga_handle8uint32_tPK7uint8_t6size_ti" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Reconfigure a slot</p>
<p>Sends a green bitstream file to an FPGA to reconfigure a specific slot. This call, if successful, will overwrite the currently programmed AFU in that slot with the AFU in the provided bitstream.</p>
<p>As part of the reconfiguration flow, all accelerators associated with this slot will be unassigned and reset.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>By default, fpgaReconfigureSlot will not allow reconfiguring a slot with an accelerator in use. Add the flag FPGA_RECONF_FORCE to force reconfiguration without checking for accelerators in use. </p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>fpga</strong> – <strong>[in]</strong> Handle to an FPGA object previously opened </p></li>
<li><p><strong>slot</strong> – <strong>[in]</strong> Token identifying the slot to reconfigure </p></li>
<li><p><strong>bitstream</strong> – <strong>[in]</strong> Pointer to memory holding the bitstream </p></li>
<li><p><strong>bitstream_len</strong> – <strong>[in]</strong> Length of the bitstream in bytes </p></li>
<li><p><strong>flags</strong> – <strong>[in]</strong> Flags that control behavior of reconfiguration. Value of 0 indicates no flags. FPGA_RECONF_FORCE indicates that the bitstream is programmed into the slot without checking if the resource is currently in use. </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if the provided parameters are not valid. FPGA_EXCEPTION if an internal error occurred accessing the handle or while sending the bitstream data to the driver. FPGA_BUSY if the accelerator for the given slot is in use. FPGA_RECONF_ERROR on errors reported by the driver (such as CRC or protocol errors).</p>
</dd>
</dl>
</dd></dl>

</div>
</div>
</div>
<div class="section" id="metrics-api">
<h2><a class="toc-backref" href="#id18">Metrics API</a><a class="headerlink" href="#metrics-api" title="Permalink to this headline">¶</a></h2>
<p>The metrics APIs define functions for discovery/enumeration of metrics information
and reading metrics values.</p>
<div class="section" id="metrics-h">
<h3><a class="toc-backref" href="#id19">metrics.h</a><a class="headerlink" href="#metrics-h" title="Permalink to this headline">¶</a></h3>
<p>Functions for Discover/ Enumerates metrics and retrieves values. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-functions">Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv417fpgaGetNumMetrics11fpga_handleP8uint64_t">
<span id="_CPPv317fpgaGetNumMetrics11fpga_handleP8uint64_t"></span><span id="_CPPv217fpgaGetNumMetrics11fpga_handleP8uint64_t"></span><span id="fpgaGetNumMetrics__fpga_handle.uint64_tP"></span><span class="target" id="metrics_8h_1ac4f079f737b78c4e9cd22b0d4dcd91aa"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaGetNumMetrics</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">num_metrics</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv417fpgaGetNumMetrics11fpga_handleP8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Enumerates number of metrics</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened fpga resource </p></li>
<li><p><strong>num_metrics</strong> – <strong>[inout]</strong> Number of metrics are discovered in fpga resource</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_NOT_FOUND if the Metrics are not discovered </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv418fpgaGetMetricsInfo11fpga_handleP16fpga_metric_infoP8uint64_t">
<span id="_CPPv318fpgaGetMetricsInfo11fpga_handleP16fpga_metric_infoP8uint64_t"></span><span id="_CPPv218fpgaGetMetricsInfo11fpga_handleP16fpga_metric_infoP8uint64_t"></span><span id="fpgaGetMetricsInfo__fpga_handle.fpga_metric_infoP.uint64_tP"></span><span class="target" id="metrics_8h_1ac59305e77a52f5568f2eafc35277e1fa"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaGetMetricsInfo</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <a class="reference internal" href="#_CPPv416fpga_metric_info" title="fpga_metric_info"><span class="n"><span class="pre">fpga_metric_info</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">metric_info</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">num_metrics</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv418fpgaGetMetricsInfo11fpga_handleP16fpga_metric_infoP8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Retrieve metrics information</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened fpga resource </p></li>
<li><p><strong>metric_info</strong> – <strong>[inout]</strong> Pointer to array of metric info struct user allocates metrics info array</p></li>
<li><p><strong>num_metrics</strong> – <strong>[inout]</strong> Size of metric info array</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_NOT_FOUND if the Metrics are not found. FPGA_NO_MEMORY if there was not enough memory to enumerates metrics. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv421fpgaGetMetricsByIndex11fpga_handleP8uint64_t8uint64_tP11fpga_metric">
<span id="_CPPv321fpgaGetMetricsByIndex11fpga_handleP8uint64_t8uint64_tP11fpga_metric"></span><span id="_CPPv221fpgaGetMetricsByIndex11fpga_handleP8uint64_t8uint64_tP11fpga_metric"></span><span id="fpgaGetMetricsByIndex__fpga_handle.uint64_tP.uint64_t.fpga_metricP"></span><span class="target" id="metrics_8h_1a3c956af4516f141d95527cdd4d22f786"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaGetMetricsByIndex</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">metric_num</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">num_metric_indexes</span></span>, <a class="reference internal" href="#_CPPv411fpga_metric" title="fpga_metric"><span class="n"><span class="pre">fpga_metric</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">metrics</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv421fpgaGetMetricsByIndex11fpga_handleP8uint64_t8uint64_tP11fpga_metric" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Retrieve metrics values by index</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened fpga resource </p></li>
<li><p><strong>metric_num</strong> – <strong>[inout]</strong> Pointer to array of metric index user allocates metric array </p></li>
<li><p><strong>num_metric_indexes</strong> – <strong>[inout]</strong> Size of metric array </p></li>
<li><p><strong>metrics</strong> – <strong>[inout]</strong> pointer to array of metric struct</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_NOT_FOUND if the Metrics are not found. FPGA_NO_MEMORY if there was not enough memory to enumerates metrics. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv420fpgaGetMetricsByName11fpga_handlePPc8uint64_tP11fpga_metric">
<span id="_CPPv320fpgaGetMetricsByName11fpga_handlePPc8uint64_tP11fpga_metric"></span><span id="_CPPv220fpgaGetMetricsByName11fpga_handlePPc8uint64_tP11fpga_metric"></span><span id="fpgaGetMetricsByName__fpga_handle.cPP.uint64_t.fpga_metricP"></span><span class="target" id="metrics_8h_1a2c19333a1eb6e0c51611fecaed2dc3a9"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaGetMetricsByName</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <span class="kt"><span class="pre">char</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">metrics_names</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">num_metric_names</span></span>, <a class="reference internal" href="#_CPPv411fpga_metric" title="fpga_metric"><span class="n"><span class="pre">fpga_metric</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">metrics</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv420fpgaGetMetricsByName11fpga_handlePPc8uint64_tP11fpga_metric" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Retrieve metric values by names</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened fpga resource </p></li>
<li><p><strong>metrics_names</strong> – <strong>[inout]</strong> Pointer to array of metrics name user allocates metrics name array </p></li>
<li><p><strong>num_metric_names</strong> – <strong>[inout]</strong> Size of metric name array </p></li>
<li><p><strong>metrics</strong> – <strong>[inout]</strong> Pointer to array of metric struct</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_NOT_FOUND if the Metrics are not found </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv427fpgaGetMetricsThresholdInfo11fpga_handleP16metric_thresholdP8uint32_t">
<span id="_CPPv327fpgaGetMetricsThresholdInfo11fpga_handleP16metric_thresholdP8uint32_t"></span><span id="_CPPv227fpgaGetMetricsThresholdInfo11fpga_handleP16metric_thresholdP8uint32_t"></span><span id="fpgaGetMetricsThresholdInfo__fpga_handle.metric_thresholdP.uint32_tP"></span><span class="target" id="metrics_8h_1af3cafc3244fdd6e387d5e05d6b58cd13"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaGetMetricsThresholdInfo</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv416metric_threshold" title="metric_threshold"><span class="n"><span class="pre">metric_threshold</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">metric_thresholds</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">num_thresholds</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv427fpgaGetMetricsThresholdInfo11fpga_handleP16metric_thresholdP8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Retrieve metrics / sendor threshold information and values</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Handle to previously opened fpga resource </p></li>
<li><p><strong>metrics_threshold</strong> – <strong>[inout]</strong> pointer to array of metric thresholds user allocates threshold array memory Number of thresholds returns enumerated thresholds if user pass NULL metrics_thresholds </p></li>
<li><p><strong>num_thresholds</strong> – <strong>[inout]</strong> number of thresholds</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_NOT_FOUND if the Metrics are not found. FPGA_NO_MEMORY if there was not enough memory to enumerates metrics. </p>
</dd>
</dl>
</dd></dl>

</div>
</div>
</div>
<div class="section" id="sysobject">
<h2><a class="toc-backref" href="#id20">SysObject</a><a class="headerlink" href="#sysobject" title="Permalink to this headline">¶</a></h2>
<p>The SysObject API can be used to get system objects by name. Names used with
the SysObject API are driver-specific and may not be compatible across plugins
and/or drivers. For example, SysObject names used with the xfpga plugin will
apply to the OPAE Linux Kernel driver and refer to sysfs nodes under the sysfs
tree for the resource used with the SysObject API.</p>
<div class="section" id="sysobject-h">
<h3><a class="toc-backref" href="#id21">sysobject.h</a><a class="headerlink" href="#sysobject-h" title="Permalink to this headline">¶</a></h3>
<p>Functions to read/write from system objects. On Linux systems with the OPAE kernel driver, this is used to access sysfs nodes created by the driver. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-functions">Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv418fpgaTokenGetObject10fpga_tokenPKcP11fpga_objecti">
<span id="_CPPv318fpgaTokenGetObject10fpga_tokenPKcP11fpga_objecti"></span><span id="_CPPv218fpgaTokenGetObject10fpga_tokenPKcP11fpga_objecti"></span><span id="fpgaTokenGetObject__fpga_token.cCP.fpga_objectP.i"></span><span class="target" id="sysobject_8h_1aabea869646f2a612efc878e35d25c352"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaTokenGetObject</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv410fpga_token" title="fpga_token"><span class="n"><span class="pre">fpga_token</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">token</span></span>, <span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="kt"><span class="pre">char</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">name</span></span>, <a class="reference internal" href="#_CPPv411fpga_object" title="fpga_object"><span class="n"><span class="pre">fpga_object</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">object</span></span>, <span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">flags</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv418fpgaTokenGetObject10fpga_tokenPKcP11fpga_objecti" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Create an <code class="docutils literal notranslate"><span class="pre">fpga_object</span></code> data structures. An <code class="docutils literal notranslate"><span class="pre">fpga_object</span></code> is a handle to an FPGA resource which can be an attribute, register or a container. This object is read-only. </p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Names that begin with ‘.’ or ‘/’ or contain ‘..’ are not allowed and result in FPGA_INVALID_PARAM being returned </p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>token</strong> – <strong>[in]</strong> Token identifying a resource (accelerator or device) </p></li>
<li><p><strong>name</strong> – <strong>[in]</strong> A key identifying an object belonging to a resource. </p></li>
<li><p><strong>object</strong> – <strong>[out]</strong> Pointer to memory to store the object in </p></li>
<li><p><strong>flags</strong> – <strong>[in]</strong> Control behavior of object identification and creation. FPGA_OBJECT_GLOB is used to indicate that the name should be treated as a globbing expression. FPGA_OBJECT_RECURSE_ONE indicates that subobjects be created for objects one level down from the object identified by name. FPGA_OBJECT_RECURSE_ALL indicates that subobjects be created for all objects below the current object identified by name.</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if any of the supplied parameters is invalid. FPGA_NOT_FOUND if an object cannot be found with the given key. FPGA_NOT_SUPPORTED if this function is not supported by the current implementation of this API.</p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv419fpgaHandleGetObject11fpga_handlePKcP11fpga_objecti">
<span id="_CPPv319fpgaHandleGetObject11fpga_handlePKcP11fpga_objecti"></span><span id="_CPPv219fpgaHandleGetObject11fpga_handlePKcP11fpga_objecti"></span><span id="fpgaHandleGetObject__fpga_handle.cCP.fpga_objectP.i"></span><span class="target" id="sysobject_8h_1a80ccae112e76764fe9aa258b06a2672e"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaHandleGetObject</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">handle</span></span>, <span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="kt"><span class="pre">char</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">name</span></span>, <a class="reference internal" href="#_CPPv411fpga_object" title="fpga_object"><span class="n"><span class="pre">fpga_object</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">object</span></span>, <span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">flags</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv419fpgaHandleGetObject11fpga_handlePKcP11fpga_objecti" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Create an <code class="docutils literal notranslate"><span class="pre">fpga_object</span></code> data structure from a handle. An <code class="docutils literal notranslate"><span class="pre">fpga_object</span></code> is a handle to an FPGA resource which can be an attribute, register, or container. This object has read/write access.. </p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Names that begin with ‘.’ or ‘/’ or contain ‘..’ are not allowed and result in FPGA_INVALID_PARAM being returned </p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>handle</strong> – <strong>[in]</strong> Handle identifying a resource (accelerator or device) </p></li>
<li><p><strong>name</strong> – <strong>[in]</strong> A key identifying an object belonging to a resource. </p></li>
<li><p><strong>object</strong> – <strong>[out]</strong> Pointer to memory to store the object in </p></li>
<li><p><strong>flags</strong> – <strong>[in]</strong> Control behavior of object identification and creation FPGA_OBJECT_GLOB is used to indicate that the name should be treated as a globbing expression. FPGA_OBJECT_RECURSE_ONE indicates that subobjects be created for objects one level down from the object identified by name. FPGA_OBJECT_RECURSE_ALL indicates that subobjects be created for all objects below the current object identified by name.</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if any of the supplied parameters is invalid. FPGA_NOT_FOUND if an object cannot be found with the given key. FPGA_NOT_SUPPORTED if this function is not supported by the current implementation of this API.</p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv419fpgaObjectGetObject11fpga_objectPKcP11fpga_objecti">
<span id="_CPPv319fpgaObjectGetObject11fpga_objectPKcP11fpga_objecti"></span><span id="_CPPv219fpgaObjectGetObject11fpga_objectPKcP11fpga_objecti"></span><span id="fpgaObjectGetObject__fpga_object.cCP.fpga_objectP.i"></span><span class="target" id="sysobject_8h_1a9854745736c2bd3dc41fbbb3de873ccd"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaObjectGetObject</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_object" title="fpga_object"><span class="n"><span class="pre">fpga_object</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">parent</span></span>, <span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="kt"><span class="pre">char</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">name</span></span>, <a class="reference internal" href="#_CPPv411fpga_object" title="fpga_object"><span class="n"><span class="pre">fpga_object</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">object</span></span>, <span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">flags</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv419fpgaObjectGetObject11fpga_objectPKcP11fpga_objecti" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Create an <code class="docutils literal notranslate"><span class="pre">fpga_object</span></code> data structure from a parent object. An <code class="docutils literal notranslate"><span class="pre">fpga_object</span></code> is a handle to an FPGA resource which can be an attribute, register, or container. If the parent object was created with a handle, then the new object will inherit the handle allowing it to have read-write access to the object data. </p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Names that begin with ‘.’ or ‘/’ or contain ‘..’ are not allowed and result in FPGA_INVALID_PARAM being returned </p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>parent</strong> – <strong>[in]</strong> A parent container <code class="docutils literal notranslate"><span class="pre">fpga_object</span></code>. </p></li>
<li><p><strong>name</strong> – <strong>[in]</strong> A key identifying a sub-object of the parent container. </p></li>
<li><p><strong>object</strong> – <strong>[out]</strong> Pointer to memory to store the object in. </p></li>
<li><p><strong>flags</strong> – <strong>[in]</strong> Control behavior of object identification and creation. FPGA_OBJECT_GLOB is used to indicate that the name should be treated as a globbing expression. FPGA_OBJECT_RECURSE_ONE indicates that subobjects be created for objects one level down from the object identified by name. FPGA_OBJECT_RECURSE_ALL indicates that subobjects be created for all objects below the current object identified by name.</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if any of the supplied parameters is invalid - this includes a parent object that is not a container object. FPGA_NOT_FOUND if an object cannot be found with the given key. FPGA_NOT_SUPPORTED if this function is not supported by the current implementation of this API.</p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv421fpgaObjectGetObjectAt11fpga_object6size_tP11fpga_object">
<span id="_CPPv321fpgaObjectGetObjectAt11fpga_object6size_tP11fpga_object"></span><span id="_CPPv221fpgaObjectGetObjectAt11fpga_object6size_tP11fpga_object"></span><span id="fpgaObjectGetObjectAt__fpga_object.s.fpga_objectP"></span><span class="target" id="sysobject_8h_1a9f166aaada5bae7a80472c3a016f01d1"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaObjectGetObjectAt</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_object" title="fpga_object"><span class="n"><span class="pre">fpga_object</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">parent</span></span>, <span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">idx</span></span>, <a class="reference internal" href="#_CPPv411fpga_object" title="fpga_object"><span class="n"><span class="pre">fpga_object</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">object</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv421fpgaObjectGetObjectAt11fpga_object6size_tP11fpga_object" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Create an <code class="docutils literal notranslate"><span class="pre">fpga_object</span></code> data structure from a parent object using a given index. An <code class="docutils literal notranslate"><span class="pre">fpga_object</span></code> is a handle to an FPGA resource which can be an attribute, register, or container. If the parent object was created with a handle, then the new object will inherit the handle allowing it to have read-write access to the object data. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>parent</strong> – <strong>[in]</strong> A parent container ‘fpga_object’ </p></li>
<li><p><strong>idx</strong> – <strong>[in]</strong> A positive index less than the size reported by the parent. </p></li>
<li><p><strong>object</strong> – <strong>[out]</strong> Pointer to memory to store the object in.</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if any of the supplied parameters is invalid - this includes a parent object that is not a container object. FPGA_NOT_FOUND if an object cannot be found with the given key. FPGA_NOT_SUPPORTED if this function is not supported by the current implementation of this API. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv417fpgaObjectGetType11fpga_objectP19fpga_sysobject_type">
<span id="_CPPv317fpgaObjectGetType11fpga_objectP19fpga_sysobject_type"></span><span id="_CPPv217fpgaObjectGetType11fpga_objectP19fpga_sysobject_type"></span><span id="fpgaObjectGetType__fpga_object.fpga_sysobject_typeP"></span><span class="target" id="sysobject_8h_1a77103f7bd53c12b56e47922aea36dbf0"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaObjectGetType</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_object" title="fpga_object"><span class="n"><span class="pre">fpga_object</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">obj</span></span>, <span class="k"><span class="pre">enum</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv419fpga_sysobject_type" title="fpga_sysobject_type"><span class="n"><span class="pre">fpga_sysobject_type</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">type</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv417fpgaObjectGetType11fpga_objectP19fpga_sysobject_type" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Get the sysobject type (container or attribute) </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>obj</strong> – <strong>[in]</strong> An fpga_object instance </p></li>
<li><p><strong>type</strong> – <strong>[out]</strong> The type of object (FPGA_OBJECT_CONTAINER or FPGA_OBJECT_ATTRIBUTE)</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success, FPGA_INVALID_PARAM if any of the supplied parameters are null or invalid </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv417fpgaDestroyObjectP11fpga_object">
<span id="_CPPv317fpgaDestroyObjectP11fpga_object"></span><span id="_CPPv217fpgaDestroyObjectP11fpga_object"></span><span id="fpgaDestroyObject__fpga_objectP"></span><span class="target" id="sysobject_8h_1a5829c9ba73a939da7faa71e7dca442b3"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaDestroyObject</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_object" title="fpga_object"><span class="n"><span class="pre">fpga_object</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">obj</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv417fpgaDestroyObjectP11fpga_object" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Free memory used for the fpga_object data structure. </p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p><a class="reference internal" href="#sysobject_8h_1a5829c9ba73a939da7faa71e7dca442b3"><span class="std std-ref">fpgaDestroyObject()</span></a> requires the address of an fpga_object as created by <a class="reference internal" href="#sysobject_8h_1aabea869646f2a612efc878e35d25c352"><span class="std std-ref">fpgaTokenGetObject()</span></a>, <a class="reference internal" href="#sysobject_8h_1a80ccae112e76764fe9aa258b06a2672e"><span class="std std-ref">fpgaHandleGetObject()</span></a>, or <a class="reference internal" href="#sysobject_8h_1a9854745736c2bd3dc41fbbb3de873ccd"><span class="std std-ref">fpgaObjectGetObject()</span></a>. Passing any other value results in undefind behavior.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>obj</strong> – Pointer to the fpga_object instance to destroy</p>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success, FPGA_INVALID_PARAM if the object is NULL, FPGA_EXCEPTION if an internal error is encountered. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv417fpgaObjectGetSize11fpga_objectP8uint32_ti">
<span id="_CPPv317fpgaObjectGetSize11fpga_objectP8uint32_ti"></span><span id="_CPPv217fpgaObjectGetSize11fpga_objectP8uint32_ti"></span><span id="fpgaObjectGetSize__fpga_object.uint32_tP.i"></span><span class="target" id="sysobject_8h_1a29a136634ad8f8b741ae00a52bca5dd4"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaObjectGetSize</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_object" title="fpga_object"><span class="n"><span class="pre">fpga_object</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">obj</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">value</span></span>, <span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">flags</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv417fpgaObjectGetSize11fpga_objectP8uint32_ti" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Retrieve the size of the object. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>obj</strong> – <strong>[in]</strong> An fpga_object instance. </p></li>
<li><p><strong>value</strong> – <strong>[out]</strong> Pointer to variable to store size in. </p></li>
<li><p><strong>flags</strong> – <strong>[in]</strong> Flags that control how the object is read If FPGA_OBJECT_SYNC is used then object will update its buffered copy before retrieving the size.</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success. FPGA_INVALID_PARAM if any of supplied parameters is invalid. FPGA_EXCEPTION if error occurred. </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv414fpgaObjectRead11fpga_objectP7uint8_t6size_t6size_ti">
<span id="_CPPv314fpgaObjectRead11fpga_objectP7uint8_t6size_t6size_ti"></span><span id="_CPPv214fpgaObjectRead11fpga_objectP7uint8_t6size_t6size_ti"></span><span id="fpgaObjectRead__fpga_object.uint8_tP.s.s.i"></span><span class="target" id="sysobject_8h_1a7ccef34c42dbddc7cd534aa598767d08"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaObjectRead</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_object" title="fpga_object"><span class="n"><span class="pre">fpga_object</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">obj</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">buffer</span></span>, <span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">offset</span></span>, <span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">len</span></span>, <span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">flags</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv414fpgaObjectRead11fpga_objectP7uint8_t6size_t6size_ti" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Read bytes from an FPGA object. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>obj</strong> – <strong>[in]</strong> An fpga_object instance. </p></li>
<li><p><strong>buffer</strong> – <strong>[out]</strong> Pointer to a buffer to read bytes into. </p></li>
<li><p><strong>offset</strong> – <strong>[in]</strong> Byte offset relative to objects internal buffer where to begin reading bytes from. </p></li>
<li><p><strong>len</strong> – <strong>[in]</strong> The length, in bytes, to read from the object. </p></li>
<li><p><strong>flags</strong> – <strong>[in]</strong> Flags that control how object is read If FPGA_OBJECT_SYNC is used then object will update its buffered copy before retrieving the data.</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success, FPGA_INVALID_PARAM if any of the supplied parameters is invalid </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv416fpgaObjectRead6411fpga_objectP8uint64_ti">
<span id="_CPPv316fpgaObjectRead6411fpga_objectP8uint64_ti"></span><span id="_CPPv216fpgaObjectRead6411fpga_objectP8uint64_ti"></span><span id="fpgaObjectRead64__fpga_object.uint64_tP.i"></span><span class="target" id="sysobject_8h_1a03de9a8f3a530abc6918c5c6682d92cc"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaObjectRead64</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_object" title="fpga_object"><span class="n"><span class="pre">fpga_object</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">obj</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">value</span></span>, <span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">flags</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv416fpgaObjectRead6411fpga_objectP8uint64_ti" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Read a 64-bit value from an FPGA object. The value is assumed to be in string format and will be parsed. See flags below for changing that behavior. </p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>obj</strong> – <strong>[in]</strong> An fpga_object instance </p></li>
<li><p><strong>value</strong> – <strong>[out]</strong> Pointer to a 64-bit variable to store the value in </p></li>
<li><p><strong>flags</strong> – <strong>[in]</strong> Flags that control how the object is read If FPGA_OBJECT_SYNC is used then object will update its buffered copy before retrieving the data. If FPGA_OBJECT_RAW is used, then the data will be read as raw bytes into the uint64_t pointer variable.</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success, FPGA_INVALID_PARAM if any of the supplied parameters is invalid </p>
</dd>
</dl>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv417fpgaObjectWrite6411fpga_object8uint64_ti">
<span id="_CPPv317fpgaObjectWrite6411fpga_object8uint64_ti"></span><span id="_CPPv217fpgaObjectWrite6411fpga_object8uint64_ti"></span><span id="fpgaObjectWrite64__fpga_object.uint64_t.i"></span><span class="target" id="sysobject_8h_1a6dbc79fd4660f2fc576e8b7eb64d27fd"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fpgaObjectWrite64</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_object" title="fpga_object"><span class="n"><span class="pre">fpga_object</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">obj</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span>, <span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">flags</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv417fpgaObjectWrite6411fpga_object8uint64_ti" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Write 64-bit value to an FPGA object. The value will be converted to string before writing. See flags below for changing that behavior. </p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The object must have been created using a handle to a resource. </p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>obj</strong> – <strong>[in]</strong> An fpga_object instance. </p></li>
<li><p><strong>value</strong> – <strong>[in]</strong> The value to write to the object </p></li>
<li><p><strong>flags</strong> – <strong>[in]</strong> Flags that control how the object is written If FPGA_OBJECT_RAW is used, then the value will be written as raw bytes.</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>FPGA_OK on success, FPGA_INVALID_PARAM if any of the supplied parameters is invalid</p>
</dd>
</dl>
</dd></dl>

</div>
</div>
</div>
<div class="section" id="utilities">
<h2><a class="toc-backref" href="#id22">Utilities</a><a class="headerlink" href="#utilities" title="Permalink to this headline">¶</a></h2>
<p>Functions for mapping fpga_result values to meaningful error strings are
provided by the utilities API.</p>
<div class="section" id="utils-h">
<h3><a class="toc-backref" href="#id23">utils.h</a><a class="headerlink" href="#utils-h" title="Permalink to this headline">¶</a></h3>
<p>Utility functions and macros for the FPGA API. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-functions">Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv410fpgaErrStr11fpga_result">
<span id="_CPPv310fpgaErrStr11fpga_result"></span><span id="_CPPv210fpgaErrStr11fpga_result"></span><span id="fpgaErrStr__fpga_result"></span><span class="target" id="utils_8h_1a2a3fc0d8baf294d2da980ba544368b32"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="kt"><span class="pre">char</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="sig-name descname"><span class="n"><span class="pre">fpgaErrStr</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">e</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv410fpgaErrStr11fpga_result" title="Permalink to this definition">¶</a><br /></dt>
<dd><p>Return human-readable error message</p>
<p>Returns a pointer to a human-readable error message corresponding to the provided fpga_error error code.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>e</strong> – <strong>[in]</strong> Error code (as returned by another FPGA API function </p>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>Pointer to a descriptive error message string </p>
</dd>
</dl>
</dd></dl>

</div>
</div>
</div>
<div class="section" id="samples">
<h2><a class="toc-backref" href="#id24">Samples</a><a class="headerlink" href="#samples" title="Permalink to this headline">¶</a></h2>
<p>Code samples demonstrate how to use OPAE C API.</p>
<div class="section" id="hello-fpga-c">
<h3><a class="toc-backref" href="#id25">hello_fpga.c</a><a class="headerlink" href="#hello-fpga-c" title="Permalink to this headline">¶</a></h3>
<p>A code sample illustrates the basic usage of the OPAE C API. </p>
<p>The sample is a host application that demonstrates the basic steps of interacting with FPGA using the OPAE library. These steps include:</p>
<p><ul class="simple">
<li><p>FPGA enumeration</p></li>
<li><p>Resource acquiring and releasing</p></li>
<li><p>Managing shared memory buffer</p></li>
<li><p>MMIO read and write</p></li>
</ul>
</p>
<p>The sample also demonstrates OPAE’s object model, such as tokens, handles, and properties.</p>
<p>The sample requires a native loopback mode (NLB) test image to be loaded on the FPGA. Refer to <a class="reference external" href="https://opae.github.io/docs/fpga_api/quick_start/readme.html">Quick Start Guide</a> for full instructions on building, configuring, and running this code sample. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-defines">Defines</p>
<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.TEST_TIMEOUT">
<span class="target" id="hello__fpga_8c_1a9fd0cdfdda29532a444c52dd9e1c1d1f"></span><span class="sig-name descname"><span class="n"><span class="pre">TEST_TIMEOUT</span></span></span><a class="headerlink" href="#c.TEST_TIMEOUT" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CL">
<span class="target" id="hello__fpga_8c_1acda3b44286ccc5e1924198027f28a8c5"></span><span class="sig-name descname"><span class="n"><span class="pre">CL</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">x</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.CL" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.LOG2_CL">
<span class="target" id="hello__fpga_8c_1adf30d050a3289b6d043824dfd97c81f1"></span><span class="sig-name descname"><span class="n"><span class="pre">LOG2_CL</span></span></span><a class="headerlink" href="#c.LOG2_CL" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.MB">
<span class="target" id="hello__fpga_8c_1a44d2b171cc92225ec0a76ef70fc9b531"></span><span class="sig-name descname"><span class="n"><span class="pre">MB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">x</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.MB" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CACHELINE_ALIGNED_ADDR">
<span class="target" id="hello__fpga_8c_1ad3542630f57f4e7073dbd18dd41c9e9a"></span><span class="sig-name descname"><span class="n"><span class="pre">CACHELINE_ALIGNED_ADDR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">p</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.CACHELINE_ALIGNED_ADDR" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.LPBK1_BUFFER_SIZE">
<span class="target" id="hello__fpga_8c_1aaa5caa9ebd221b79ab0d6f8c5568e855"></span><span class="sig-name descname"><span class="n"><span class="pre">LPBK1_BUFFER_SIZE</span></span></span><a class="headerlink" href="#c.LPBK1_BUFFER_SIZE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.LPBK1_BUFFER_ALLOCATION_SIZE">
<span class="target" id="hello__fpga_8c_1a680d7d8ff687719f3dfd4a1cf7d04cfe"></span><span class="sig-name descname"><span class="n"><span class="pre">LPBK1_BUFFER_ALLOCATION_SIZE</span></span></span><a class="headerlink" href="#c.LPBK1_BUFFER_ALLOCATION_SIZE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.LPBK1_DSM_SIZE">
<span class="target" id="hello__fpga_8c_1a01a171b6816e2e3681ee0bea0fd74b70"></span><span class="sig-name descname"><span class="n"><span class="pre">LPBK1_DSM_SIZE</span></span></span><a class="headerlink" href="#c.LPBK1_DSM_SIZE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CSR_SRC_ADDR">
<span class="target" id="hello__fpga_8c_1a3346cda33cdc35d5d5b42cd489c75aa0"></span><span class="sig-name descname"><span class="n"><span class="pre">CSR_SRC_ADDR</span></span></span><a class="headerlink" href="#c.CSR_SRC_ADDR" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CSR_DST_ADDR">
<span class="target" id="hello__fpga_8c_1a8fc5dce1142497274a335a84489be3d4"></span><span class="sig-name descname"><span class="n"><span class="pre">CSR_DST_ADDR</span></span></span><a class="headerlink" href="#c.CSR_DST_ADDR" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CSR_CTL">
<span class="target" id="hello__fpga_8c_1acbe346f9bf5608488adb1b6ad68809b2"></span><span class="sig-name descname"><span class="n"><span class="pre">CSR_CTL</span></span></span><a class="headerlink" href="#c.CSR_CTL" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CSR_STATUS1">
<span class="target" id="hello__fpga_8c_1ac514d59efcfed9b7fb07a3c838f09503"></span><span class="sig-name descname"><span class="n"><span class="pre">CSR_STATUS1</span></span></span><a class="headerlink" href="#c.CSR_STATUS1" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CSR_CFG">
<span class="target" id="hello__fpga_8c_1a21f1970d1fcd3dee94bf0ab5aeb54fbd"></span><span class="sig-name descname"><span class="n"><span class="pre">CSR_CFG</span></span></span><a class="headerlink" href="#c.CSR_CFG" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CSR_NUM_LINES">
<span class="target" id="hello__fpga_8c_1ab1c7049b0e183020bdabcaaec8f20e49"></span><span class="sig-name descname"><span class="n"><span class="pre">CSR_NUM_LINES</span></span></span><a class="headerlink" href="#c.CSR_NUM_LINES" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.DSM_STATUS_TEST_COMPLETE">
<span class="target" id="hello__fpga_8c_1ac77542e2d0512964e9a065d647b14639"></span><span class="sig-name descname"><span class="n"><span class="pre">DSM_STATUS_TEST_COMPLETE</span></span></span><a class="headerlink" href="#c.DSM_STATUS_TEST_COMPLETE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CSR_AFU_DSM_BASEL">
<span class="target" id="hello__fpga_8c_1a4502164cd63bc6b91df80c619468e479"></span><span class="sig-name descname"><span class="n"><span class="pre">CSR_AFU_DSM_BASEL</span></span></span><a class="headerlink" href="#c.CSR_AFU_DSM_BASEL" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.NLB0_AFUID">
<span class="target" id="hello__fpga_8c_1a326496be663d917e61f22100670026b9"></span><span class="sig-name descname"><span class="n"><span class="pre">NLB0_AFUID</span></span></span><a class="headerlink" href="#c.NLB0_AFUID" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.N3000_AFUID">
<span class="target" id="hello__fpga_8c_1a782f8715b2fd7e1919759a25ee578d44"></span><span class="sig-name descname"><span class="n"><span class="pre">N3000_AFUID</span></span></span><a class="headerlink" href="#c.N3000_AFUID" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.FPGA_NLB0_UUID_H">
<span class="target" id="hello__fpga_8c_1acb55d7e03697cb4b95812725b762f653"></span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_NLB0_UUID_H</span></span></span><a class="headerlink" href="#c.FPGA_NLB0_UUID_H" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.FPGA_NLB0_UUID_L">
<span class="target" id="hello__fpga_8c_1a46ed725f81a748bec841dd6216f8ac21"></span><span class="sig-name descname"><span class="n"><span class="pre">FPGA_NLB0_UUID_L</span></span></span><a class="headerlink" href="#c.FPGA_NLB0_UUID_L" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.ON_ERR_GOTO">
<span class="target" id="hello__fpga_8c_1a7635d12a96b25dd1760b4bc44130eed9"></span><span class="sig-name descname"><span class="n"><span class="pre">ON_ERR_GOTO</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">res</span></span>, <span class="n"><span class="pre">label</span></span>, <span class="n"><span class="pre">desc</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.ON_ERR_GOTO" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.GETOPT_STRING">
<span class="target" id="hello__fpga_8c_1acc2c9cc08f0f7b8f21f835d3fa0f6435"></span><span class="sig-name descname"><span class="n"><span class="pre">GETOPT_STRING</span></span></span><a class="headerlink" href="#c.GETOPT_STRING" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-functions">Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv46usleepj">
<span id="_CPPv36usleepj"></span><span id="_CPPv26usleepj"></span><span id="usleep__unsigned"></span><span class="target" id="hello__fpga_8c_1a300ec1c0f7befcbb990985d36d56d8c9"></span><span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">usleep</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">unsigned</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv46usleepj" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv49print_errPKc11fpga_result">
<span id="_CPPv39print_errPKc11fpga_result"></span><span id="_CPPv29print_errPKc11fpga_result"></span><span id="print_err__cCP.fpga_result"></span><span class="target" id="hello__fpga_8c_1aa11f434898b86d619a5ceb6a5d7bf066"></span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">print_err</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="kt"><span class="pre">char</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">s</span></span>, <a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">res</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv49print_errPKc11fpga_result" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv44helpv">
<span id="_CPPv34helpv"></span><span id="_CPPv24helpv"></span><span id="help__void"></span><span class="target" id="hello__fpga_8c_1a0bed8474bd33a912769360766f6b10d4"></span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">help</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">void</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv44helpv" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv410parse_argsiA_Pc">
<span id="_CPPv310parse_argsiA_Pc"></span><span id="_CPPv210parse_argsiA_Pc"></span><span id="parse_args__i.cPA"></span><span class="target" id="hello__fpga_8c_1a3a1b6f72679286eae6f9eec936cc5533"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">parse_args</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">argc</span></span>, <span class="kt"><span class="pre">char</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">argv</span></span><span class="p"><span class="pre">[</span></span><span class="p"><span class="pre">]</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv410parse_argsiA_Pc" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv49find_fpga15fpga_properties9fpga_guidP10fpga_tokenP8uint32_t">
<span id="_CPPv39find_fpga15fpga_properties9fpga_guidP10fpga_tokenP8uint32_t"></span><span id="_CPPv29find_fpga15fpga_properties9fpga_guidP10fpga_tokenP8uint32_t"></span><span id="find_fpga__fpga_properties.fpga_guid.fpga_tokenP.uint32_tP"></span><span class="target" id="hello__fpga_8c_1ae703894d2d572a2c40252494470ab1f1"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">find_fpga</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">device_filter</span></span>, <a class="reference internal" href="#_CPPv49fpga_guid" title="fpga_guid"><span class="n"><span class="pre">fpga_guid</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">afu_guid</span></span>, <a class="reference internal" href="#_CPPv410fpga_token" title="fpga_token"><span class="n"><span class="pre">fpga_token</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">accelerator_token</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">num_matches_accelerators</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv49find_fpga15fpga_properties9fpga_guidP10fpga_tokenP8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv413probe_for_asev">
<span id="_CPPv313probe_for_asev"></span><span id="_CPPv213probe_for_asev"></span><span id="probe_for_ase__void"></span><span class="target" id="hello__fpga_8c_1a888b04133611aa43ed28c4e4f9f319ae"></span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">probe_for_ase</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">void</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv413probe_for_asev" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv414find_nlb_n300011fpga_handleP8uint64_t">
<span id="_CPPv314find_nlb_n300011fpga_handleP8uint64_t"></span><span id="_CPPv214find_nlb_n300011fpga_handleP8uint64_t"></span><span id="find_nlb_n3000__fpga_handle.uint64_tP"></span><span class="target" id="hello__fpga_8c_1af5efd740b98ff6882ecbdde289da7b85"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">find_nlb_n3000</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv411fpga_handle" title="fpga_handle"><span class="n"><span class="pre">fpga_handle</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">accelerator_handle</span></span>, <span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">afu_baddr</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv414find_nlb_n300011fpga_handleP8uint64_t" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv44mainiA_Pc">
<span id="_CPPv34mainiA_Pc"></span><span id="_CPPv24mainiA_Pc"></span><span id="main__i.cPA"></span><span class="target" id="hello__fpga_8c_1a0ddf1224851353fc92bfbff6f499fa97"></span><span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">main</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">argc</span></span>, <span class="kt"><span class="pre">char</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">argv</span></span><span class="p"><span class="pre">[</span></span><span class="p"><span class="pre">]</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv44mainiA_Pc" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-variables">Variables</p>
<dl class="cpp var">
<dt class="sig sig-object cpp">
<span class="target" id="hello__fpga_8c_1a6021fefa0bf488ddb29487b0b9d49979"></span><span class="sig-name descname"><span class="pre">struct</span> <span class="pre">config</span> <span class="pre">config</span>&#160; <span class="pre">=</span> <span class="pre">{.open_flags</span> <span class="pre">=</span> <span class="pre">0,.run_n3000</span> <span class="pre">=</span> <span class="pre">0}</span></span></dt>
<dd></dd></dl>

</div>
<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv410cache_line">
<span id="_CPPv310cache_line"></span><span id="_CPPv210cache_line"></span><span id="cache_line"></span><span class="target" id="structcache__line"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">cache_line</span></span></span><a class="headerlink" href="#_CPPv410cache_line" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv46config">
<span id="_CPPv36config"></span><span id="_CPPv26config"></span><span id="config"></span><span class="target" id="structconfig"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">config</span></span></span><a class="headerlink" href="#_CPPv46config" title="Permalink to this definition">¶</a><br /></dt>
<dd><div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6config10open_flagsE">
<span id="_CPPv3N6config10open_flagsE"></span><span id="_CPPv2N6config10open_flagsE"></span><span id="config::open_flags__i"></span><span class="target" id="structconfig_1a56a710b532c4f7d6213fbd173920ffca"></span><span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">open_flags</span></span></span><a class="headerlink" href="#_CPPv4N6config10open_flagsE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6config9run_n3000E">
<span id="_CPPv3N6config9run_n3000E"></span><span id="_CPPv2N6config9run_n3000E"></span><span id="config::run_n3000__i"></span><span class="target" id="structconfig_1a860ca20f3c0dd13da4979632fb61f505"></span><span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">run_n3000</span></span></span><a class="headerlink" href="#_CPPv4N6config9run_n3000E" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

</div>
</dd></dl>

</div>
<div class="section" id="hello-events-c">
<h3><a class="toc-backref" href="#id26">hello_events.c</a><a class="headerlink" href="#hello-events-c" title="Permalink to this headline">¶</a></h3>
<p>A code sample of using OPAE event API. </p>
<p>This sample starts two processes. One process injects an artificial fatal error to sysfs; while the other tries to asynchronously capture and handle the event. This sample code exercises all major functions of the event API, including creating and destroying event handles, register and unregister events, polling on event file descriptor, and getting the OS object associated with an event. For a full discussion of OPAE event API, refer to event.h. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-defines">Defines</p>
<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.FME_SYSFS_INJECT_ERROR">
<span class="target" id="hello__events_8c_1aeed061055cfe359757fdacf8a96a0a81"></span><span class="sig-name descname"><span class="n"><span class="pre">FME_SYSFS_INJECT_ERROR</span></span></span><a class="headerlink" href="#c.FME_SYSFS_INJECT_ERROR" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp">
<span class="target" id="hello__events_8c_1a7635d12a96b25dd1760b4bc44130eed9"></span><span class="sig-name descname"><span class="n"><span class="pre">ON_ERR_GOTO</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">res</span></span>, <span class="n"><span class="pre">label</span></span>, <span class="n"><span class="pre">desc</span></span><span class="sig-paren">)</span><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp">
<span class="target" id="hello__events_8c_1acc2c9cc08f0f7b8f21f835d3fa0f6435"></span><span class="sig-name descname"><span class="n"><span class="pre">GETOPT_STRING</span></span></span><br /></dt>
<dd></dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-functions">Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="hello__events_8c_1a300ec1c0f7befcbb990985d36d56d8c9"></span><span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">usleep</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">unsigned</span></span><span class="sig-paren">)</span><br /></dt>
<dd></dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="hello__events_8c_1aa11f434898b86d619a5ceb6a5d7bf066"></span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">print_err</span></span></span><span class="sig-paren">(</span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="kt"><span class="pre">char</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">s</span></span>, <a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">res</span></span><span class="sig-paren">)</span><br /></dt>
<dd></dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv422inject_ras_fatal_error10fpga_token7uint8_t">
<span id="_CPPv322inject_ras_fatal_error10fpga_token7uint8_t"></span><span id="_CPPv222inject_ras_fatal_error10fpga_token7uint8_t"></span><span id="inject_ras_fatal_error__fpga_token.uint8_t"></span><span class="target" id="hello__events_8c_1a21ab990ba21e75dd40821f08f21c9111"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">inject_ras_fatal_error</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv410fpga_token" title="fpga_token"><span class="n"><span class="pre">fpga_token</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">fme_token</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">err</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv422inject_ras_fatal_error10fpga_token7uint8_t" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv412error_threadPv">
<span id="_CPPv312error_threadPv"></span><span id="_CPPv212error_threadPv"></span><span id="error_thread__voidP"></span><span class="target" id="hello__events_8c_1a23584cf041247d3b877d3fa37b6d1ca7"></span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="sig-name descname"><span class="n"><span class="pre">error_thread</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">arg</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv412error_threadPv" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="hello__events_8c_1a0bed8474bd33a912769360766f6b10d4"></span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">help</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">void</span></span><span class="sig-paren">)</span><br /></dt>
<dd></dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="hello__events_8c_1a3a1b6f72679286eae6f9eec936cc5533"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">parse_args</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">argc</span></span>, <span class="kt"><span class="pre">char</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">argv</span></span><span class="p"><span class="pre">[</span></span><span class="p"><span class="pre">]</span></span><span class="sig-paren">)</span><br /></dt>
<dd></dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv49find_fpga15fpga_propertiesP10fpga_tokenP8uint32_t">
<span id="_CPPv39find_fpga15fpga_propertiesP10fpga_tokenP8uint32_t"></span><span id="_CPPv29find_fpga15fpga_propertiesP10fpga_tokenP8uint32_t"></span><span id="find_fpga__fpga_properties.fpga_tokenP.uint32_tP"></span><span class="target" id="hello__events_8c_1a4ea1297aa11758c9d70172b2ee05b950"></span><a class="reference internal" href="#_CPPv411fpga_result" title="fpga_result"><span class="n"><span class="pre">fpga_result</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">find_fpga</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="#_CPPv415fpga_properties" title="fpga_properties"><span class="n"><span class="pre">fpga_properties</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">device_filter</span></span>, <a class="reference internal" href="#_CPPv410fpga_token" title="fpga_token"><span class="n"><span class="pre">fpga_token</span></span></a><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">fpga</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">num_matches</span></span><span class="sig-paren">)</span><a class="headerlink" href="#_CPPv49find_fpga15fpga_propertiesP10fpga_tokenP8uint32_t" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp">
<span class="target" id="hello__events_8c_1a0ddf1224851353fc92bfbff6f499fa97"></span><span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">main</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">argc</span></span>, <span class="kt"><span class="pre">char</span></span><span class="w"> </span><span class="p"><span class="pre">*</span></span><span class="n sig-param"><span class="pre">argv</span></span><span class="p"><span class="pre">[</span></span><span class="p"><span class="pre">]</span></span><span class="sig-paren">)</span><br /></dt>
<dd></dd></dl>

</div>
<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv416ras_inject_error">
<span id="_CPPv316ras_inject_error"></span><span id="_CPPv216ras_inject_error"></span><span id="ras_inject_error"></span><span class="target" id="structras__inject__error"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ras_inject_error</span></span></span><a class="headerlink" href="#_CPPv416ras_inject_error" title="Permalink to this definition">¶</a><br /></dt>
<dd><div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16ras_inject_errorUt2_88E">
<span id="_CPPv3N16ras_inject_errorUt2_88E"></span><span class="target" id="structras__inject__error_1a05c7a0580a630740fb7b8a9fbce837b9"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv416ras_inject_error" title="ras_inject_error"><span class="n"><span class="pre">ras_inject_error</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">[anonymous]</span></span></span><a class="headerlink" href="#_CPPv4N16ras_inject_errorUt2_88E" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp">
<span class="target" id="unionras__inject__error_8____unnamed88____"></span><span class="sig-name descname"><span class="pre">ras_inject_error.__unnamed88__</span></span></dt>
<dd><div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N19PhonyNameDueToError3csrE">
<span id="_CPPv3N19PhonyNameDueToError3csrE"></span><span id="_CPPv2N19PhonyNameDueToError3csrE"></span><span id="PhonyNameDueToError::csr__uint64_t"></span><span class="target" id="unionras__inject__error_8____unnamed88_____1a1f8c50db95e9ead5645e32f8df5baa7b"></span><span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">csr</span></span></span><a class="headerlink" href="#_CPPv4N19PhonyNameDueToError3csrE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N19PhonyNameDueToErrorUt2_90E">
<span id="_CPPv3N19PhonyNameDueToErrorUt2_90E"></span><span class="target" id="unionras__inject__error_8____unnamed88_____1a8b522525a6acfa0a63b574e98cad504f"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv416ras_inject_error" title="ras_inject_error"><span class="n"><span class="pre">ras_inject_error</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">[anonymous]</span></span></span><a class="headerlink" href="#_CPPv4N19PhonyNameDueToErrorUt2_90E" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

</div>
</dd></dl>

<dl class="cpp struct">
<dt class="sig sig-object cpp">
<span class="target" id="structras__inject__error_8____unnamed88_____8____unnamed90____"></span><span class="sig-name descname"><span class="pre">ras_inject_error.__unnamed88__.__unnamed90__</span></span></dt>
<dd><div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N19PhonyNameDueToError19catastrophicr_errorE">
<span id="_CPPv3N19PhonyNameDueToError19catastrophicr_errorE"></span><span id="_CPPv2N19PhonyNameDueToError19catastrophicr_errorE"></span><span id="PhonyNameDueToError::catastrophicr_error__uint64_t"></span><span class="target" id="structras__inject__error_8____unnamed88_____8____unnamed90_____1a2a0e5bc9b5c01998865d21cfc6acdd8b"></span><span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">catastrophicr_error</span></span></span><a class="headerlink" href="#_CPPv4N19PhonyNameDueToError19catastrophicr_errorE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N19PhonyNameDueToError11fatal_errorE">
<span id="_CPPv3N19PhonyNameDueToError11fatal_errorE"></span><span id="_CPPv2N19PhonyNameDueToError11fatal_errorE"></span><span id="PhonyNameDueToError::fatal_error__uint64_t"></span><span class="target" id="structras__inject__error_8____unnamed88_____8____unnamed90_____1a248d7cd65b618004dbd5f44e96b8cd61"></span><span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fatal_error</span></span></span><a class="headerlink" href="#_CPPv4N19PhonyNameDueToError11fatal_errorE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N19PhonyNameDueToError14nonfatal_errorE">
<span id="_CPPv3N19PhonyNameDueToError14nonfatal_errorE"></span><span id="_CPPv2N19PhonyNameDueToError14nonfatal_errorE"></span><span id="PhonyNameDueToError::nonfatal_error__uint64_t"></span><span class="target" id="structras__inject__error_8____unnamed88_____8____unnamed90_____1a8da0039b80fc69ebb6f5f263320816ed"></span><span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nonfatal_error</span></span></span><a class="headerlink" href="#_CPPv4N19PhonyNameDueToError14nonfatal_errorE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N19PhonyNameDueToError4rsvdE">
<span id="_CPPv3N19PhonyNameDueToError4rsvdE"></span><span id="_CPPv2N19PhonyNameDueToError4rsvdE"></span><span id="PhonyNameDueToError::rsvd__uint64_t"></span><span class="target" id="structras__inject__error_8____unnamed88_____8____unnamed90_____1aa799822e734135bf270e704b72c08764"></span><span class="n"><span class="pre">uint64_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">rsvd</span></span></span><a class="headerlink" href="#_CPPv4N19PhonyNameDueToError4rsvdE" title="Permalink to this definition">¶</a><br /></dt>
<dd></dd></dl>

</div>
</dd></dl>

</div>
</div>
</div>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../build_chain/fpga_api/api_build.html" class="btn btn-neutral float-left" title="Building OPAE SDK Artifacts" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="fpga_cxx_api.html" class="btn btn-neutral float-right" title="OPAE C++ Core API Reference" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2017 Intel Corporation.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>