  **** HLS Build v2024.2.2 6049644
INFO: [HLS 200-2005] Using work_dir /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/hls_component/test 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/test.cpp' from /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/test.h' from /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/test.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=test' from /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/hls_component/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xa7a100tcsg324-1I' from /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xa7a100t-csg324-1I'
INFO: [HLS 200-1465] Applying ini 'clock=100Mhz' from /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/hls_component/hls_config.cfg(10)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=20ns' from /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/hls_component/hls_config.cfg(11)
ERROR: [SYN 201-202] Setting up clock 'default': uncertainty (20ns) must be smaller than the period (10ns).
ERROR: [HLS 200-1912] Problem with ini entry 'clock_uncertainty=20ns' from /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/hls_component/hls_config.cfg(11): command 'ap_set_clock' returned error code
ERROR: problem with 'clock_uncertainty=20ns' from /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/Vitis-HLS/hls_component/hls_config.cfg(11): command 'ap_set_clock' returned error code
INFO: [HLS 200-112] Total CPU user time: 4.61 seconds. Total CPU system time: 0.51 seconds. Total elapsed time: 5.03 seconds; peak allocated memory: 307.977 MB.
