GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx_wrap.v'
Analyzing included file 'dsi_csi2_tx_define.v'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx_wrap.v":3)
Back to file 'C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx_wrap.v'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx_wrap.v":3)
Analyzing included file 'C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx_macro.v'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx_wrap.v":5)
Back to file 'C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx_wrap.v'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx_wrap.v":5)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx.v'
Analyzing included file 'dsi_csi2_tx_define.v'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx.v":1458)
Back to file 'C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx.v'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx.v":1458)
Analyzing included file 'C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx_macro.v'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx.v":1458)
Back to file 'C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx.v'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx.v":1458)
Compiling module 'MIPI_DSI_CSI2_TX_Top'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx_wrap.v":7)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx.v":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx.v":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx.v":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx.v":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.9Beta-3\IDE\ipcore\MIPI_DSI_CSI2_TX\data\dsi_csi2_tx.v":0)
NOTE  (EX0101) : Current top module is "MIPI_DSI_CSI2_TX_Top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\lab162\Desktop\blinkTest\src\mipi_dsi_csi2_tx\temp\mipi_dsi_csi2_tx\mipi_dsi_csi2_tx.vg" completed
Generate template file "C:\Users\lab162\Desktop\blinkTest\src\mipi_dsi_csi2_tx\temp\mipi_dsi_csi2_tx\mipi_dsi_csi2_tx_tmp.v" completed
[100%] Generate report file "C:\Users\lab162\Desktop\blinkTest\src\mipi_dsi_csi2_tx\temp\mipi_dsi_csi2_tx\mipi_dsi_csi2_tx_syn.rpt.html" completed
GowinSynthesis finish
