/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [20:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_3z ? celloutsig_0_3z : in_data[56];
  assign celloutsig_0_17z = ~(celloutsig_0_0z & celloutsig_0_14z);
  assign celloutsig_0_12z = ~(celloutsig_0_7z[9] | celloutsig_0_1z[1]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z | celloutsig_1_0z[13]);
  assign celloutsig_0_8z = ~((celloutsig_0_7z[3] | celloutsig_0_4z) & celloutsig_0_7z[19]);
  assign celloutsig_0_2z = celloutsig_0_1z[5] | ~(in_data[72]);
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 8'h00;
    else _00_ <= celloutsig_0_7z[20:13];
  assign celloutsig_1_19z = { in_data[125], celloutsig_1_5z, celloutsig_1_8z } == celloutsig_1_12z;
  assign celloutsig_0_13z = celloutsig_0_7z[17:8] === { celloutsig_0_5z[7:1], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_11z = { in_data[82:75], celloutsig_0_6z, celloutsig_0_9z } <= celloutsig_0_7z[18:3];
  assign celloutsig_1_4z = celloutsig_1_0z[6:0] <= in_data[172:166];
  assign celloutsig_1_15z = celloutsig_1_6z[7:4] <= { celloutsig_1_12z[1:0], celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_0z = ! in_data[81:79];
  assign celloutsig_0_15z = celloutsig_0_14z & ~(_00_[5]);
  assign celloutsig_0_3z = celloutsig_0_2z & ~(celloutsig_0_0z);
  assign celloutsig_1_5z = celloutsig_1_0z[6:1] % { 1'h1, celloutsig_1_0z[3:0], celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[170:157] * in_data[126:113];
  assign celloutsig_0_16z = - { celloutsig_0_7z[2:1], celloutsig_0_15z };
  assign celloutsig_1_18z = celloutsig_1_15z & celloutsig_1_4z;
  assign celloutsig_0_4z = | { celloutsig_0_2z, in_data[75:68], celloutsig_0_0z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_1_2z = ~^ celloutsig_1_0z[13:2];
  assign celloutsig_1_8z = ^ { celloutsig_1_5z[2:0], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_5z = { in_data[54:46], celloutsig_0_0z, celloutsig_0_3z } >> in_data[89:79];
  assign celloutsig_0_9z = { in_data[67:63], celloutsig_0_4z, celloutsig_0_8z } << celloutsig_0_1z[8:2];
  assign celloutsig_1_1z = in_data[183:169] >> in_data[189:175];
  assign celloutsig_1_12z = celloutsig_1_0z[12:5] >> celloutsig_1_1z[8:1];
  assign celloutsig_1_6z = { celloutsig_1_1z[12:11], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z } - celloutsig_1_0z[12:0];
  assign celloutsig_0_7z = { in_data[37:32], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z } ~^ { in_data[44:36], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[23:15] ~^ in_data[14:6];
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
