#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Feb 07 18:15:20 2017
# Process ID: 4740
# Current directory: H:/project_knightrider
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7344 H:\project_knightrider\project_knightrider.xpr
# Log file: H:/project_knightrider/vivado.log
# Journal file: H:/project_knightrider\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/project_knightrider/project_knightrider.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/m983a462/project_knightrider' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'project_knightrider.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 760.762 ; gain = 111.793
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'knightrider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/project_knightrider/project_knightrider.sim/sim_1/behav'
"xvhdl -m64 --relax -prj knightrider_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/project_knightrider/project_knightrider.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter_source
INFO: [VRFC 10-163] Analyzing VHDL file "H:/project_knightrider/project_knightrider.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "H:/project_knightrider/project_knightrider.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity knightrider
INFO: [VRFC 10-163] Analyzing VHDL file "H:/project_knightrider/project_knightrider.srcs/sim_1/new/knight_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity knightrider_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/project_knightrider/project_knightrider.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5535fe9ceedb405ca2cb3cb8879a9059 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot knightrider_tb_behav xil_defaultlib.knightrider_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.counter_source [counter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.knightrider [knightrider_default]
Compiling architecture bench of entity xil_defaultlib.knightrider_tb
Built simulation snapshot knightrider_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/project_knightrider/project_knightrider.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "knightrider_tb_behav -key {Behavioral:sim_1:Functional:knightrider_tb} -tclbatch {knightrider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source knightrider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'knightrider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 792.301 ; gain = 19.477
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "H:/project_knightrider/project_knightrider.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [H:/project_knightrider/project_knightrider.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "H:/project_knightrider/project_knightrider.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [H:/project_knightrider/project_knightrider.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "H:/project_knightrider/project_knightrider.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [H:/project_knightrider/project_knightrider.srcs/sources_1/new/knightrider.vhd:1]
[Tue Feb 07 18:18:03 2017] Launched synth_1...
Run output will be captured here: H:/project_knightrider/project_knightrider.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 16 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1146.879 ; gain = 297.480
place_ports {led[15]} P2
place_ports {led[14]} R2
set_property package_pin "" [get_ports [list  {led[9]}]]
place_ports {led[13]} U1
place_ports {led[12]} P5
set_property package_pin "" [get_ports [list  {led[10]}]]
place_ports {led[11]} R1
set_property package_pin "" [get_ports [list  {led[10]}]]
set_property is_loc_fixed false [get_ports [list  {led[15]}]]
set_property is_loc_fixed true [get_ports [list  {led[15]}]]
place_ports {led[10]} V1
place_ports {led[9]} U3
place_ports {led[8]} V4
place_ports {led[7]} U6
place_ports {led[6]} U7
place_ports {led[5]} T4
place_ports {led[4]} T5
place_ports {led[3]} T6
place_ports {led[2]} R8
place_ports {led[1]} V9
place_ports {led[0]} T8
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[15]} {led[14]} {led[13]} {led[12]} {led[11]} {led[10]} {led[9]} {led[8]} {led[7]} {led[6]} {led[5]} {led[4]} {led[3]} {led[2]} {led[1]} {led[0]}]]
place_ports ce U9
place_ports clk1 E3
place_ports reset1 U8
place_ports reset2 R7
set_property IOSTANDARD LVCMOS33 [get_ports [list ce]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list ce]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset2]]
file mkdir H:/project_knightrider/project_knightrider.srcs/constrs_1/new
close [ open H:/project_knightrider/project_knightrider.srcs/constrs_1/new/constr.xdc w ]
add_files -fileset constrs_1 H:/project_knightrider/project_knightrider.srcs/constrs_1/new/constr.xdc
set_property target_constrs_file H:/project_knightrider/project_knightrider.srcs/constrs_1/new/constr.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "H:/project_knightrider/project_knightrider.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib [H:/project_knightrider/project_knightrider.srcs/sources_1/new/addrcounter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "H:/project_knightrider/project_knightrider.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [H:/project_knightrider/project_knightrider.srcs/sources_1/new/counter4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "H:/project_knightrider/project_knightrider.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [H:/project_knightrider/project_knightrider.srcs/sources_1/new/knightrider.vhd:1]
[Tue Feb 07 18:28:05 2017] Launched synth_1...
Run output will be captured here: H:/project_knightrider/project_knightrider.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Feb 07 18:29:39 2017] Launched impl_1...
Run output will be captured here: H:/project_knightrider/project_knightrider.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Feb 07 18:31:40 2017] Launched impl_1...
Run output will be captured here: H:/project_knightrider/project_knightrider.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1534.938 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274663879A
set_property PROGRAM.FILE {H:/project_knightrider/project_knightrider.runs/impl_1/knightrider.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {H:/project_knightrider/project_knightrider.runs/impl_1/knightrider.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
disconnect_hw_server localhost:3121
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "H:/project_knightrider/project_knightrider.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib [H:/project_knightrider/project_knightrider.srcs/sources_1/new/counter4.vhd:1]
[Tue Feb 07 19:24:22 2017] Launched synth_1...
Run output will be captured here: H:/project_knightrider/project_knightrider.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "H:/project_knightrider/project_knightrider.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib [H:/project_knightrider/project_knightrider.srcs/sources_1/new/knightrider.vhd:1]
[Tue Feb 07 19:27:51 2017] Launched synth_1...
Run output will be captured here: H:/project_knightrider/project_knightrider.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Feb 07 19:28:48 2017] Launched impl_1...
Run output will be captured here: H:/project_knightrider/project_knightrider.runs/impl_1/runme.log
close [ open H:/project_knightrider/project_knightrider.srcs/sources_1/new/addrcounterreal.vhd w ]
add_files H:/project_knightrider/project_knightrider.srcs/sources_1/new/addrcounterreal.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'knightrider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/project_knightrider/project_knightrider.sim/sim_1/behav'
"xvhdl -m64 --relax -prj knightrider_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/project_knightrider/project_knightrider.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addrcounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "H:/project_knightrider/project_knightrider.srcs/sources_1/new/counter4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "H:/project_knightrider/project_knightrider.srcs/sources_1/new/addrcounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_01
INFO: [VRFC 10-163] Analyzing VHDL file "H:/project_knightrider/project_knightrider.srcs/sources_1/new/knightrider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity knightrider
INFO: [VRFC 10-163] Analyzing VHDL file "H:/project_knightrider/project_knightrider.srcs/sim_1/new/knight_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity knightrider_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/project_knightrider/project_knightrider.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5535fe9ceedb405ca2cb3cb8879a9059 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot knightrider_tb_behav xil_defaultlib.knightrider_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.knightrider [knightrider_default]
Compiling architecture bench of entity xil_defaultlib.knightrider_tb
Built simulation snapshot knightrider_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/project_knightrider/project_knightrider.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "knightrider_tb_behav -key {Behavioral:sim_1:Functional:knightrider_tb} -tclbatch {knightrider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source knightrider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1727.004 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'knightrider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1727.004 ; gain = 0.000
reset_run synth_1
reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1727.004 ; gain = 0.000
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "H:/project_knightrider/project_knightrider.srcs/sources_1/new/addrcounterreal.vhd" into library xil_defaultlib [H:/project_knightrider/project_knightrider.srcs/sources_1/new/addrcounterreal.vhd:1]
[Tue Feb 07 19:36:18 2017] Launched synth_1...
Run output will be captured here: H:/project_knightrider/project_knightrider.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Feb 07 19:37:19 2017] Launched impl_1...
Run output will be captured here: H:/project_knightrider/project_knightrider.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Feb 07 19:39:20 2017] Launched impl_1...
Run output will be captured here: H:/project_knightrider/project_knightrider.runs/impl_1/runme.log
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1727.004 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274663879A
set_property PROGRAM.FILE {H:/project_knightrider/project_knightrider.runs/impl_1/knightrider.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {H:/project_knightrider/project_knightrider.runs/impl_1/knightrider.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
