Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct  9 19:50:31 2018
| Host         : DESKTOP-7JLTO9Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7vx690t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   376 |
| Unused register locations in slices containing registers |   744 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           17 |
|      4 |           11 |
|      6 |            6 |
|      8 |           39 |
|     10 |           16 |
|     12 |           13 |
|     14 |            5 |
|    16+ |          269 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6440 |         1298 |
| No           | No                    | Yes                    |              58 |           12 |
| No           | Yes                   | No                     |            2706 |          564 |
| Yes          | No                    | No                     |            7136 |         1279 |
| Yes          | No                    | Yes                    |              30 |            8 |
| Yes          | Yes                   | No                     |            6214 |          988 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                                                                                                                                      Enable Signal                                                                                                                                                                                     |                                                                                                                        Set/Reset Signal                                                                                                                        | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/BRAM_TRCL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                                                                                                                                | design_1_i/BRAM_TRCL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/BRAM_TRCL2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                                                                                                                                | design_1_i/BRAM_TRCL2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                 |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0                                                                                                                  |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                 |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                |                1 |              2 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                                                                                                                       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                |                1 |              2 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                                                                                                                      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                      | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]_2                                           |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                            | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                          |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                                                                             |                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                                                            |                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                            |                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                                                                             | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                             |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                           |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                              |                                                                                                                                                                                                                                                                |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Array2D2Mat_U0/Array2D2Mat_U0_arr_val_ce0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                |                2 |              6 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                            | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |                2 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                                                                                                                | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/UART/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                |                4 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                   | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/UART/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                           | design_1_i/UART/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/BRAM_TRCL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                                                        | design_1_i/BRAM_TRCL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/start_for_Mat2AXIpcA_U/mOutPtr[3]_i_1_n_2                                                                                                                                                                                                                                                                                                                | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/SS[0]                                                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/BRAM_TRCL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                                                                                                                              | design_1_i/BRAM_TRCL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_burst_dbeat_cntr_reg[3]_0[0]                                                                                                                       | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_burst_dbeat_cntr_reg[3][0] |                1 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                                                                                                                                                                                                | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                                                                              | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/BRAM_TRCL2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                                                        | design_1_i/BRAM_TRCL2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                            |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Mat2Array2D_U0/E[0]                                                                                                                                                                                                                                                                                                                                      | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/SS[0]                                                                                                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/sigma_c_U/E[0]                                                                                                                                                                                                                                                                                                                                           | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/SS[0]                                                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/INTC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/BRAM_TRCL2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                                                                                                                              | design_1_i/BRAM_TRCL2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                                                                                                                  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                                                                                                           | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Array2D2Mat_U0/E[0]                                                                                                                                                                                                                                                                                                                                      | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/SS[0]                                                                                                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                                                                                                                           | design_1_i/VDMA/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                 | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                            |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                            |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                            |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                            |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                 | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                            |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                 | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                            |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                 | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                                                                                                                           | design_1_i/VDMA/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                   |                1 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                                                    | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                        |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/INTC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                    | design_1_i/INTC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                                                                                           | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_slverr_reg_reg                                                                     |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                                                                                                                                      | design_1_i/VDMA/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                   |                1 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/valid_frame_sync_d2                                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                                               |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Filter2D_Core_ctrl_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                                                           | design_1_i/VDMA/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                          |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                |                2 |             10 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                |                2 |             12 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[8][0]                                                                                                                                                                                                | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                  |                3 |             12 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Filter2D_Core_ctrl_s_axi_U/waddr                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                                                                                      | design_1_i/VDMA/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                          |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                                                                                      | design_1_i/VDMA/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                          |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                        | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                         |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/UART/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q_reg[24]        |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync_2                                                                                                                                                                          |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/UART/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                                                    | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                         |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/BRAM_TRCL2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[1]                                                                                                                                                                                                                                                                                     | design_1_i/BRAM_TRCL2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[18][0]                                                                                                                           |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/BRAM_TRCL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[1]                                                                                                                                                                                                                                                                                     | design_1_i/BRAM_TRCL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[18][0]                                                                                                                           |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/UART/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                                                                                             | design_1_i/UART/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                     |                2 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_byte_cntr_reg[6]                                                                                                                                   | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_byte_cntr_reg[6]_0[0]      |                2 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                                                |                3 |             14 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                2 |             16 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                          | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                              |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                          |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                   |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/cmnds_queued_reg[7][0]                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/cmnds_queued_reg[0][0]                                                                                                                                                                              |                3 |             16 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_A                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                                                                                                                             |                                                                                                                                                                                                                                                                |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_B                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                            | design_1_i/VDMA/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                        |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                            | design_1_i/VDMA/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                        |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[8][1]                                                                                                                                                                                                | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_INDET_BTT.lsig_byte_cntr_reg[8][0]                                                                                                                                          |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                           |                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_data_reg_out_en                                                                                                                                    |                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/BRAM_TRCL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                  | design_1_i/BRAM_TRCL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                                                                                                                                                     | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                  |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/BRAM_TRCL2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                  | design_1_i/BRAM_TRCL2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                          | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                              |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                          | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                              |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                          | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                              |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                                                                                                                                           | design_1_i/VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21][0]                                                                              |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/cmnds_queued_reg[7]_0[0]                                                                                                                                                                                                                                                                                          | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[0][0]                                                                                                                                                                              |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/UART/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                1 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/UART/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                |                1 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_B                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_A                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/sigma_c_U/mOutPtr_reg[3][0]                                                                                                                                                                                                                                                                                                                              | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/SS[0]                                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/INTC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                         | design_1_i/INTC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                                                                           | design_1_i/VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17][0]                                                                              |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/sig_data_reg_out_reg[0][0]                                                                                                                                                       | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync_2                                                                                                                                                                          |                4 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                    | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                2 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                            | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                2 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                                                                                       | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync_2                                                                                                                                                                          |                5 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                               |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/AXIvideo2Mat_U0/ap_NS_fsm[3]                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                |                2 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6][0]                                                                                            |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/UART/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                    | design_1_i/UART/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_sel2                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                       | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                           |                4 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                          |                4 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                           |                                                                                                                                                                                                                                                                |                2 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                           | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_Filter2D_fu_54/LineBuffer_val_1_ad_reg_16190                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                |                4 |             20 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                |                3 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][0][0]                                                                                                                              | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |                3 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/BRAM_TRCL2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                                                                                                                     | design_1_i/BRAM_TRCL2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[18][0]                                                                                                                           |                3 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[7]_i_2_n_0                                                                                                                                                                                                                                                       | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                            |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                3 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/BRAM_TRCL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                                                                                                                     | design_1_i/BRAM_TRCL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[18][0]                                                                                                                           |                7 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0][0]                                                                                                                              | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |                3 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][0][0]                                                                                                                              | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |                2 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/UART/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                5 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                                                                                                                                                           | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |                2 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                5 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/AXIvideo2Mat_U0/eol_2_i_reg_241[0]_i_1_n_2                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/AXIvideo2Mat_U0/eol_reg_193[0]_i_1_n_2                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                                                                                   | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                            |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/INTC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                4 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/INTC/U0/INTC_CORE_I/p_0_in                                                                                                                                                                                                                          |                3 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                3 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                2 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                3 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                2 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                2 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                            |                3 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                 |                4 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                   |                3 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                |                3 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                                                                                  | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                 |                5 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                                                                                                                           | design_1_i/VDMA/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                   |                5 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                                                                                                                           | design_1_i/VDMA/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                          |                4 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                  | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                 |                4 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1__0_n_0                                                                                                                                                                                                                                                                                         | design_1_i/VDMA/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                          |                3 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                                                                                                                                | design_1_i/VDMA/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                   |                3 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                                                                                                                    | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_LINEBUF_NO_SOF.vsize_counter_reg[0][0]                                                                                                                                                          |                6 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                               | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                5 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.s2mm_all_lines_xfred_i_reg[0] | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.done_vsize_counter_reg[12][0]                                                                                                                                  |                5 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter[12]_i_2_n_0                                                                                                                                                                                                                                                                  | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_NO_FSYNC_LOGIC.GEN_NO_SOF_VCOUNT.vsize_counter_reg[12][0]                                                                                                                                       |                5 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                                                                                    | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                4 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                5 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                4 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                4 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fadbkb_U27/Filter2D_Core_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]                  |                4 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                 |                6 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                3 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                4 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                       | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                5 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                                                                                            | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                6 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                4 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                3 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                5 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                                                                                                                                           | design_1_i/VDMA/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/SR[0]                                                                                                                                             |                4 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/SR[0]                                                                                                                                             |                4 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                            |                                                                                                                                                                                                                                                                |                2 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                                                                                                                                           | design_1_i/VDMA/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                   |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/imm_reg_reg[15][0]                                                                                                                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Array2D2Mat_U0/shiftReg_ce_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                                                                                     | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                 |                4 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                                                                                  | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                 |                4 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                                                                                                                           | design_1_i/VDMA/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                   |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/AXIvideo2Mat_U0/E[0]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/SR[0]                                                                                                                                             |                4 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                                                                                                                                           | design_1_i/VDMA/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                                |                                                                                                                                                                                                                                                                |                3 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/INTC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                           | design_1_i/INTC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                4 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                                                                                                                                                                   | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                            |                4 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                  |                7 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                              |                                                                                                                                                                                                                                                                |                3 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_Filter2D_fu_54/tmp_24_reg_16520                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                6 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                     | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                            |                5 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                             | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync_2                                                                                                                                                                          |                4 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                     | design_1_i/VDMA/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync_2                                                                                                                                                                          |                5 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                7 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                5 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                8 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                5 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/BRAM_TRCL2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                                                                                                                                | design_1_i/BRAM_TRCL2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                7 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/BRAM_TRCL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                                                                                                                                | design_1_i/BRAM_TRCL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                8 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_Filter2D_fu_54/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                |                8 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                     | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg[0]                                              |                4 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                                                                           | design_1_i/VDMA/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                   |               11 |             42 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                       |                                                                                                                                                                                                                                                                |                4 |             42 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                9 |             42 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                                                                                                                                           | design_1_i/VDMA/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                          |                6 |             44 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_unbiased_is_127/CARRY_ZERO_DET/opt_has_pipe.first_q_reg[0]                          |                6 |             44 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                                                |                7 |             44 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                                                                                  | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                              |               10 |             46 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                                                                          |                9 |             46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/UART/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                         |               10 |             50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Filter2D_Core_ctrl_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                         | design_1_i/Filter2D_Core/inst/Filter2D_Core_ctrl_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                                                     |                9 |             54 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/UART/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                                                                                             | design_1_i/UART/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                         |                9 |             56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/ap_CS_fsm_state69                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                |               16 |             62 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_Filter2D_fu_54/ap_CS_fsm_state8                                                                                                                                                                                                                                                                                                      | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_Filter2D_fu_54/i_reg_482                                                                                                                                                                                     |                8 |             62 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Array2D2Mat_U0/j_i_reg_1290                                                                                                                                                                                                                                                                                                                              | design_1_i/Filter2D_Core/inst/Array2D2Mat_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                          |                8 |             62 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/BRAM_TRCL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |               15 |             62 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/ap_CS_fsm_state29                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                |               12 |             62 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/ap_CS_fsm_state49                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                |                9 |             62 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Mat2Array2D_U0/j_i_reg_1060                                                                                                                                                                                                                                                                                                                              | design_1_i/Filter2D_Core/inst/Mat2Array2D_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                          |                8 |             62 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_Filter2D_fu_54/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                9 |             62 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/ap_CS_fsm_state21                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                |               16 |             62 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/ap_CS_fsm_state45                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                |               10 |             62 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/BRAM_TRCL2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |               18 |             62 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/ap_CS_fsm_state25                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                |               12 |             62 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                                                                                                                  | design_1_i/VDMA/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                   |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                                                                                                                                           | design_1_i/VDMA/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                          |               11 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |               13 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                       |               23 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                9 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |               14 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_pc_reg[0][0]                                                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |               11 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                |                6 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                   |               10 |             64 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |               14 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/ap_NS_fsm[1]                                                                                                                                                                                                                                                                                                 | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fcmfYi_U41/Filter2D_Core_ap_fcmp_0_no_dsp_32_u/SR[0]                                                                                                                   |                7 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/BRAM_TRCL2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                                                                                                                       | design_1_i/BRAM_TRCL2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                7 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                          |               31 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                                                                                                                                           | design_1_i/VDMA/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                   |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/AXIvideo2Mat_U0/ap_CS_fsm_state10                                                                                                                                                                                                                                                                                                                        | design_1_i/Filter2D_Core/inst/AXIvideo2Mat_U0/ap_CS_fsm_state3                                                                                                                                                                                                 |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/AXIvideo2Mat_U0/sof_1_i_fu_820                                                                                                                                                                                                                                                                                                                           | design_1_i/Filter2D_Core/inst/AXIvideo2Mat_U0/t_V_2_reg_170                                                                                                                                                                                                    |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/AXIvideo2Mat_U0/ap_CS_fsm_state4                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                |                9 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/BRAM_TRCL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                |               32 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/BRAM_TRCL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                                                                                                         | design_1_i/BRAM_TRCL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                                                     |                7 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/BRAM_TRCL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                                                                                                                       | design_1_i/BRAM_TRCL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a                                                                                                                                                       |                7 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/BRAM_TRCL2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                |               32 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/BRAM_TRCL2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                                                                                                         | design_1_i/BRAM_TRCL2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                                                     |                7 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_Filter2D_fu_54/j_reg_4930                                                                                                                                                                                                                                                                                                            | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_Filter2D_fu_54/j_reg_493                                                                                                                                                                                     |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_Filter2D_fu_54/or_cond_reg_1648_pp0_iter1_reg                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/reg_1560                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |               10 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/reg_1750                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |               14 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Filter2D_Core_ctrl_s_axi_U/int_rows[31]_i_1_n_2                                                                                                                                                                                                                                                                                                          | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/SS[0]                                                                                                                                                                                |                9 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                                                                                                                                                           | design_1_i/VDMA/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                          |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/reg_1810                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |               13 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                                                                                    | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                 |                9 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/reg_1630                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |               14 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Mat2AXIvideo_U0/i_V_reg_2310                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                |                9 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |               10 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Filter2D_Core_ctrl_s_axi_U/int_sigma[31]_i_1_n_2                                                                                                                                                                                                                                                                                                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/SS[0]                                                                                                                                                                                |                7 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                                                                             | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                 |               11 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Mat2AXIvideo_U0/ap_CS_fsm_state6                                                                                                                                                                                                                                                                                                                         | design_1_i/Filter2D_Core/inst/Mat2AXIvideo_U0/t_V_reg_128                                                                                                                                                                                                      |                7 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Mat2AXIvideo_U0/t_V_1_reg_1390                                                                                                                                                                                                                                                                                                                           | design_1_i/Filter2D_Core/inst/Mat2AXIvideo_U0/t_V_1_reg_139                                                                                                                                                                                                    |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/ap_CS_fsm_state20                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                |               18 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/ap_CS_fsm_state16                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                |               20 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Filter2D_Core_ctrl_s_axi_U/int_cols[31]_i_1_n_2                                                                                                                                                                                                                                                                                                          | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/SS[0]                                                                                                                                                                                |                9 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                                                                  | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_btt_cntr_dup_reg[0]        |               10 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                |               17 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                |               14 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP_1                        |               10 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                |                9 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                9 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                8 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                |               10 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                9 |             66 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                9 |             68 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                |               10 |             68 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                |               14 |             70 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg12_out                                                                                                                                                                                                                                                  | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                         |                6 |             70 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                       | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |               15 |             70 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                                                                                                                                             | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |               16 |             70 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                                                                      | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                |                8 |             72 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/SR[0]                                                                                                                                             |               15 |             74 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                   |               16 |             76 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                           |               14 |             78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                  |               14 |             78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                5 |             78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                                                                                                        |                                                                                                                                                                                                                                                                |                5 |             80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                                                                           | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                               |               12 |             82 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                    |               11 |             84 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                                                                                                                                                             | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                            |                6 |             84 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                                                             | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                          |                8 |             86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                          |               12 |             86 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                |               20 |             94 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                    |               14 |             94 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                    |               14 |             94 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                    |               16 |             94 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Array2D2Mat_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                                          | design_1_i/Filter2D_Core/inst/Array2D2Mat_U0/i_i_reg_107                                                                                                                                                                                                       |               11 |             96 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                                                                                                                                                    | design_1_i/VDMA/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                          |               16 |             96 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                                                                                                           | design_1_i/VDMA/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                   |               11 |             96 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Mat2Array2D_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                                          | design_1_i/Filter2D_Core/inst/Mat2Array2D_U0/i_i_reg_84                                                                                                                                                                                                        |               12 |             96 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                7 |            100 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/s_axis_cmd_tvalid_reg[0]                                                                                                                                                                                                                      | design_1_i/VDMA/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid_reg_0[0]                                                                                                                                                          |                8 |            100 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/s_axis_cmd_tvalid_reg[0]                                                                                                                                                                                                                      | design_1_i/VDMA/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid_reg_0[0]                                                                                                                                                          |                9 |            100 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                |                7 |            100 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                          |               28 |            118 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Mat2Array2D_U0/Mat2Array2D_U0_mat_cols_V_read                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                |               25 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Mat2Array2D_U0/i_reg_194_reg[30]_0[1]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                |               14 |            130 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Array2D2Mat_U0/Q[1]                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                |               16 |            130 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                |               10 |            150 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/VDMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |               32 |            154 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                      | design_1_i/VDMA/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                          |               18 |            154 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/VDMA/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                          | design_1_i/VDMA/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                   |               18 |            154 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                |               37 |            160 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |               53 |            186 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/GaussianBlur_U0_sigmaX_read                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                |               12 |            192 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Mat2AXIvideo_U0/Mat2AXIvideo_U0_img_cols_V_read                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                |               29 |            194 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_Filter2D_fu_54/ap_NS_fsm1_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                |               30 |            198 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Mat2Array2D_U0/tmp_2_reg_2080                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                |               72 |            246 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[27]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                |               16 |            256 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/AXIvideo2Mat_U0/shiftReg_ce                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                |               42 |            256 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/Array2D2Mat_U0/shiftReg_ce                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                |               30 |            256 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_Filter2D_fu_54/LineBuffer_val_4_U/Filter2D_LineBuffhbi_ram_U/ram_reg_1                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                |               52 |            288 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |               71 |            306 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/ap_CS_fsm_state130                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                |               51 |            320 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |               90 |            442 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/SS[0]                                                                                                                                                                                |              108 |            542 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/ap_CS_fsm_state131                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                |              125 |            550 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/sigma_c_U/shiftReg_ce                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                |               67 |            576 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/Filter2D_Core/inst/GaussianBlur_U0/grp_Filter2D_fu_54/p_Val2_7_0_3_reg_16570                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                |              103 |            758 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                |             1387 |           6870 |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


