
BlinkLED.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000026a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000006  00800060  0000026a  000002fe  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000001  00800066  00800066  00000304  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000304  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000334  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000088  00000000  00000000  00000370  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000aab  00000000  00000000  000003f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000784  00000000  00000000  00000ea3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000609  00000000  00000000  00001627  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000c8  00000000  00000000  00001c30  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000467  00000000  00000000  00001cf8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000004d9  00000000  00000000  0000215f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000068  00000000  00000000  00002638  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	ea e6       	ldi	r30, 0x6A	; 106
  68:	f2 e0       	ldi	r31, 0x02	; 2
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a6 36       	cpi	r26, 0x66	; 102
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	20 e0       	ldi	r18, 0x00	; 0
  78:	a6 e6       	ldi	r26, 0x66	; 102
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a7 36       	cpi	r26, 0x67	; 103
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 f2 00 	call	0x1e4	; 0x1e4 <main>
  8a:	0c 94 33 01 	jmp	0x266	; 0x266 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <TIMER_init>:
   
   *ptr_TimerData = value;
   
   /* return success message. */
   return E_TIMER_SUCCESS;
}
  92:	bc 01       	movw	r22, r24
  94:	80 91 66 00 	lds	r24, 0x0066	; 0x800066 <__data_end>
  98:	81 30       	cpi	r24, 0x01	; 1
  9a:	f1 f1       	breq	.+124    	; 0x118 <TIMER_init+0x86>
  9c:	61 15       	cp	r22, r1
  9e:	71 05       	cpc	r23, r1
  a0:	c1 f1       	breq	.+112    	; 0x112 <TIMER_init+0x80>
  a2:	40 e0       	ldi	r20, 0x00	; 0
  a4:	2f c0       	rjmp	.+94     	; 0x104 <TIMER_init+0x72>
  a6:	e4 2f       	mov	r30, r20
  a8:	f0 e0       	ldi	r31, 0x00	; 0
  aa:	cf 01       	movw	r24, r30
  ac:	88 0f       	add	r24, r24
  ae:	99 1f       	adc	r25, r25
  b0:	e8 0f       	add	r30, r24
  b2:	f9 1f       	adc	r31, r25
  b4:	e6 0f       	add	r30, r22
  b6:	f7 1f       	adc	r31, r23
  b8:	80 81       	ld	r24, Z
  ba:	88 23       	and	r24, r24
  bc:	19 f0       	breq	.+6      	; 0xc4 <TIMER_init+0x32>
  be:	81 30       	cpi	r24, 0x01	; 1
  c0:	29 f0       	breq	.+10     	; 0xcc <TIMER_init+0x3a>
  c2:	29 c0       	rjmp	.+82     	; 0x116 <TIMER_init+0x84>
  c4:	50 e0       	ldi	r21, 0x00	; 0
  c6:	a3 e5       	ldi	r26, 0x53	; 83
  c8:	b0 e0       	ldi	r27, 0x00	; 0
  ca:	03 c0       	rjmp	.+6      	; 0xd2 <TIMER_init+0x40>
  cc:	56 e0       	ldi	r21, 0x06	; 6
  ce:	a5 e4       	ldi	r26, 0x45	; 69
  d0:	b0 e0       	ldi	r27, 0x00	; 0
  d2:	8c 91       	ld	r24, X
  d4:	88 7f       	andi	r24, 0xF8	; 248
  d6:	8c 93       	st	X, r24
  d8:	8c 91       	ld	r24, X
  da:	87 7b       	andi	r24, 0xB7	; 183
  dc:	8c 93       	st	X, r24
  de:	9c 91       	ld	r25, X
  e0:	81 81       	ldd	r24, Z+1	; 0x01
  e2:	89 2b       	or	r24, r25
  e4:	8c 93       	st	X, r24
  e6:	89 b7       	in	r24, 0x39	; 57
  e8:	8c 7f       	andi	r24, 0xFC	; 252
  ea:	89 bf       	out	0x39, r24	; 57
  ec:	89 b7       	in	r24, 0x39	; 57
  ee:	92 81       	ldd	r25, Z+2	; 0x02
  f0:	29 2f       	mov	r18, r25
  f2:	30 e0       	ldi	r19, 0x00	; 0
  f4:	02 c0       	rjmp	.+4      	; 0xfa <TIMER_init+0x68>
  f6:	22 0f       	add	r18, r18
  f8:	33 1f       	adc	r19, r19
  fa:	5a 95       	dec	r21
  fc:	e2 f7       	brpl	.-8      	; 0xf6 <TIMER_init+0x64>
  fe:	28 2b       	or	r18, r24
 100:	29 bf       	out	0x39, r18	; 57
 102:	4f 5f       	subi	r20, 0xFF	; 255
 104:	42 30       	cpi	r20, 0x02	; 2
 106:	78 f2       	brcs	.-98     	; 0xa6 <TIMER_init+0x14>
 108:	81 e0       	ldi	r24, 0x01	; 1
 10a:	80 93 66 00 	sts	0x0066, r24	; 0x800066 <__data_end>
 10e:	80 e0       	ldi	r24, 0x00	; 0
 110:	08 95       	ret
 112:	83 e0       	ldi	r24, 0x03	; 3
 114:	08 95       	ret
 116:	84 e0       	ldi	r24, 0x04	; 4
 118:	08 95       	ret

0000011a <TIMER_start>:
 11a:	0f 93       	push	r16
 11c:	90 91 66 00 	lds	r25, 0x0066	; 0x800066 <__data_end>
 120:	99 23       	and	r25, r25
 122:	a1 f0       	breq	.+40     	; 0x14c <TIMER_start+0x32>
 124:	88 23       	and	r24, r24
 126:	19 f0       	breq	.+6      	; 0x12e <TIMER_start+0x14>
 128:	81 30       	cpi	r24, 0x01	; 1
 12a:	31 f0       	breq	.+12     	; 0x138 <TIMER_start+0x1e>
 12c:	11 c0       	rjmp	.+34     	; 0x150 <TIMER_start+0x36>
 12e:	a2 e5       	ldi	r26, 0x52	; 82
 130:	b0 e0       	ldi	r27, 0x00	; 0
 132:	e3 e5       	ldi	r30, 0x53	; 83
 134:	f0 e0       	ldi	r31, 0x00	; 0
 136:	04 c0       	rjmp	.+8      	; 0x140 <TIMER_start+0x26>
 138:	a4 e4       	ldi	r26, 0x44	; 68
 13a:	b0 e0       	ldi	r27, 0x00	; 0
 13c:	e5 e4       	ldi	r30, 0x45	; 69
 13e:	f0 e0       	ldi	r31, 0x00	; 0
 140:	0c 93       	st	X, r16
 142:	80 81       	ld	r24, Z
 144:	85 60       	ori	r24, 0x05	; 5
 146:	80 83       	st	Z, r24
 148:	80 e0       	ldi	r24, 0x00	; 0
 14a:	03 c0       	rjmp	.+6      	; 0x152 <TIMER_start+0x38>
 14c:	82 e0       	ldi	r24, 0x02	; 2
 14e:	01 c0       	rjmp	.+2      	; 0x152 <TIMER_start+0x38>
 150:	84 e0       	ldi	r24, 0x04	; 4
 152:	0f 91       	pop	r16
 154:	08 95       	ret

00000156 <TIMER_checkStatus>:
{
   /* variable to carry the required timer interrupt shift bits value. */
   uint8_t u8_IntShiftBits;
   
   /* check if timers are not initialized before. */
   if(NOT_INIT == gu8_IsTimerInit)
 156:	90 91 66 00 	lds	r25, 0x0066	; 0x800066 <__data_end>
 15a:	99 23       	and	r25, r25
 15c:	e9 f1       	breq	.+122    	; 0x1d8 <TIMER_checkStatus+0x82>
   {
      return E_TIMER_NOT_INIT;
   }
   else if(NULL_PTR == status)
 15e:	61 15       	cp	r22, r1
 160:	71 05       	cpc	r23, r1
 162:	e1 f1       	breq	.+120    	; 0x1dc <TIMER_checkStatus+0x86>
   {
      /* do nothing */
   }
   
   /* sets the registers pointers according to the required timer. */
   switch(timer_no)
 164:	88 23       	and	r24, r24
 166:	19 f0       	breq	.+6      	; 0x16e <TIMER_checkStatus+0x18>
 168:	81 30       	cpi	r24, 0x01	; 1
 16a:	19 f0       	breq	.+6      	; 0x172 <TIMER_checkStatus+0x1c>
 16c:	39 c0       	rjmp	.+114    	; 0x1e0 <TIMER_checkStatus+0x8a>
   {
      case TIMER_0:
         u8_IntShiftBits = TIMER_0_INT_BITS;
 16e:	40 e0       	ldi	r20, 0x00	; 0
 170:	01 c0       	rjmp	.+2      	; 0x174 <TIMER_checkStatus+0x1e>
         break;
      case TIMER_2:
         u8_IntShiftBits = TIMER_2_INT_BITS;
 172:	46 e0       	ldi	r20, 0x06	; 6
         break;
      default:
         return E_INVALID_TIMER_NUMBER;
   }
   
   if( TIMER_INT_FLAG & (TIMER_OVERFLOW_FLAG << u8_IntShiftBits) )
 174:	88 b7       	in	r24, 0x38	; 56
 176:	90 e0       	ldi	r25, 0x00	; 0
 178:	04 2e       	mov	r0, r20
 17a:	02 c0       	rjmp	.+4      	; 0x180 <TIMER_checkStatus+0x2a>
 17c:	95 95       	asr	r25
 17e:	87 95       	ror	r24
 180:	0a 94       	dec	r0
 182:	e2 f7       	brpl	.-8      	; 0x17c <TIMER_checkStatus+0x26>
 184:	80 ff       	sbrs	r24, 0
 186:	0f c0       	rjmp	.+30     	; 0x1a6 <TIMER_checkStatus+0x50>
   {
      *status = TIMER_OVERFLOW_FLAG;
 188:	81 e0       	ldi	r24, 0x01	; 1
 18a:	fb 01       	movw	r30, r22
 18c:	80 83       	st	Z, r24
      TIMER_INT_FLAG |= (TIMER_OVERFLOW_FLAG << u8_IntShiftBits);
 18e:	28 b7       	in	r18, 0x38	; 56
 190:	81 e0       	ldi	r24, 0x01	; 1
 192:	90 e0       	ldi	r25, 0x00	; 0
 194:	02 c0       	rjmp	.+4      	; 0x19a <TIMER_checkStatus+0x44>
 196:	88 0f       	add	r24, r24
 198:	99 1f       	adc	r25, r25
 19a:	4a 95       	dec	r20
 19c:	e2 f7       	brpl	.-8      	; 0x196 <TIMER_checkStatus+0x40>
 19e:	82 2b       	or	r24, r18
 1a0:	88 bf       	out	0x38, r24	; 56
   {
      *status = TIMER_NOT_FINISHED;
   }
   
   /* return success message. */
   return E_TIMER_SUCCESS;
 1a2:	80 e0       	ldi	r24, 0x00	; 0
 1a4:	08 95       	ret
   if( TIMER_INT_FLAG & (TIMER_OVERFLOW_FLAG << u8_IntShiftBits) )
   {
      *status = TIMER_OVERFLOW_FLAG;
      TIMER_INT_FLAG |= (TIMER_OVERFLOW_FLAG << u8_IntShiftBits);
   }
   else if(TIMER_INT_FLAG & (TIMER_COMPARE_FLAG << u8_IntShiftBits))
 1a6:	88 b7       	in	r24, 0x38	; 56
 1a8:	22 e0       	ldi	r18, 0x02	; 2
 1aa:	30 e0       	ldi	r19, 0x00	; 0
 1ac:	02 c0       	rjmp	.+4      	; 0x1b2 <TIMER_checkStatus+0x5c>
 1ae:	22 0f       	add	r18, r18
 1b0:	33 1f       	adc	r19, r19
 1b2:	4a 95       	dec	r20
 1b4:	e2 f7       	brpl	.-8      	; 0x1ae <TIMER_checkStatus+0x58>
 1b6:	90 e0       	ldi	r25, 0x00	; 0
 1b8:	82 23       	and	r24, r18
 1ba:	93 23       	and	r25, r19
 1bc:	89 2b       	or	r24, r25
 1be:	41 f0       	breq	.+16     	; 0x1d0 <TIMER_checkStatus+0x7a>
   {
      *status = TIMER_COMPARE_FLAG;
 1c0:	82 e0       	ldi	r24, 0x02	; 2
 1c2:	fb 01       	movw	r30, r22
 1c4:	80 83       	st	Z, r24
      TIMER_INT_FLAG |= (TIMER_COMPARE_FLAG << u8_IntShiftBits);
 1c6:	88 b7       	in	r24, 0x38	; 56
 1c8:	28 2b       	or	r18, r24
 1ca:	28 bf       	out	0x38, r18	; 56
   {
      *status = TIMER_NOT_FINISHED;
   }
   
   /* return success message. */
   return E_TIMER_SUCCESS;
 1cc:	80 e0       	ldi	r24, 0x00	; 0
 1ce:	08 95       	ret
      *status = TIMER_COMPARE_FLAG;
      TIMER_INT_FLAG |= (TIMER_COMPARE_FLAG << u8_IntShiftBits);
   }
   else
   {
      *status = TIMER_NOT_FINISHED;
 1d0:	fb 01       	movw	r30, r22
 1d2:	10 82       	st	Z, r1
   }
   
   /* return success message. */
   return E_TIMER_SUCCESS;
 1d4:	80 e0       	ldi	r24, 0x00	; 0
 1d6:	08 95       	ret
   uint8_t u8_IntShiftBits;
   
   /* check if timers are not initialized before. */
   if(NOT_INIT == gu8_IsTimerInit)
   {
      return E_TIMER_NOT_INIT;
 1d8:	82 e0       	ldi	r24, 0x02	; 2
 1da:	08 95       	ret
   }
   else if(NULL_PTR == status)
   {
      return E_TIMER_NULL_PTR;
 1dc:	83 e0       	ldi	r24, 0x03	; 3
 1de:	08 95       	ret
         break;
      case TIMER_2:
         u8_IntShiftBits = TIMER_2_INT_BITS;
         break;
      default:
         return E_INVALID_TIMER_NUMBER;
 1e0:	84 e0       	ldi	r24, 0x04	; 4
      *status = TIMER_NOT_FINISHED;
   }
   
   /* return success message. */
   return E_TIMER_SUCCESS;
}
 1e2:	08 95       	ret

000001e4 <main>:
-------------------------------*/
/* variable containing all timers configurations */
extern const STR_TIMER_config_t gastr_TIMER_configurations;

int main(void)
{
 1e4:	cf 93       	push	r28
 1e6:	df 93       	push	r29
 1e8:	1f 92       	push	r1
 1ea:	cd b7       	in	r28, 0x3d	; 61
 1ec:	de b7       	in	r29, 0x3e	; 62
   /* set green and red pins to output pins */
   PORTA_DIR |= (RED_LED_PIN|GREEN_LED_PIN);
 1ee:	8a b3       	in	r24, 0x1a	; 26
 1f0:	83 60       	ori	r24, 0x03	; 3
 1f2:	8a bb       	out	0x1a, r24	; 26
   
   TIMER_ERROR_state_t Timer_error_state;
   /* initialize timers */
   Timer_error_state = TIMER_init(&gastr_TIMER_configurations);
 1f4:	80 e6       	ldi	r24, 0x60	; 96
 1f6:	90 e0       	ldi	r25, 0x00	; 0
 1f8:	0e 94 49 00 	call	0x92	; 0x92 <TIMER_init>
   
   if(E_TIMER_SUCCESS != Timer_error_state)
 1fc:	81 11       	cpse	r24, r1
 1fe:	ff cf       	rjmp	.-2      	; 0x1fe <main+0x1a>
      /* super loop for debugging */
      while(1){}
   }
   
   /* start green led timer */
   Timer_error_state = TIMER_start(GREEN_LED_TIMER, GREEN_LED_TIME);
 200:	00 e0       	ldi	r16, 0x00	; 0
 202:	10 e0       	ldi	r17, 0x00	; 0
 204:	20 e0       	ldi	r18, 0x00	; 0
 206:	30 e0       	ldi	r19, 0x00	; 0
 208:	40 e0       	ldi	r20, 0x00	; 0
 20a:	50 e0       	ldi	r21, 0x00	; 0
 20c:	60 e0       	ldi	r22, 0x00	; 0
 20e:	70 e0       	ldi	r23, 0x00	; 0
 210:	81 e0       	ldi	r24, 0x01	; 1
 212:	0e 94 8d 00 	call	0x11a	; 0x11a <TIMER_start>
 216:	f8 2e       	mov	r15, r24
   /* start red led timer */
   Timer_error_state |= TIMER_start(RED_LED_TIMER, RED_LED_TIME);
 218:	04 e6       	ldi	r16, 0x64	; 100
 21a:	20 e0       	ldi	r18, 0x00	; 0
 21c:	30 e0       	ldi	r19, 0x00	; 0
 21e:	40 e0       	ldi	r20, 0x00	; 0
 220:	50 e0       	ldi	r21, 0x00	; 0
 222:	60 e0       	ldi	r22, 0x00	; 0
 224:	70 e0       	ldi	r23, 0x00	; 0
 226:	80 e0       	ldi	r24, 0x00	; 0
 228:	0e 94 8d 00 	call	0x11a	; 0x11a <TIMER_start>
 22c:	8f 29       	or	r24, r15
   if(E_TIMER_SUCCESS != Timer_error_state)
 22e:	09 f0       	breq	.+2      	; 0x232 <main+0x4e>
 230:	ff cf       	rjmp	.-2      	; 0x230 <main+0x4c>
   while(1)
   {
      uint8_t timer_status;
      
      /* check timer status of the red led */
      TIMER_checkStatus(RED_LED_TIMER, &timer_status);
 232:	be 01       	movw	r22, r28
 234:	6f 5f       	subi	r22, 0xFF	; 255
 236:	7f 4f       	sbci	r23, 0xFF	; 255
 238:	80 e0       	ldi	r24, 0x00	; 0
 23a:	0e 94 ab 00 	call	0x156	; 0x156 <TIMER_checkStatus>
      /* toggles pin if timer overflowed */
      if(TIMER_OVERFLOW_FLAG == timer_status)
 23e:	89 81       	ldd	r24, Y+1	; 0x01
 240:	81 30       	cpi	r24, 0x01	; 1
 242:	19 f4       	brne	.+6      	; 0x24a <main+0x66>
      {
         PORTA_DATA ^= RED_LED_PIN;
 244:	9b b3       	in	r25, 0x1b	; 27
 246:	89 27       	eor	r24, r25
 248:	8b bb       	out	0x1b, r24	; 27
      }
      
      /* check timer status of the green led */
      TIMER_checkStatus(GREEN_LED_TIMER, &timer_status);
 24a:	be 01       	movw	r22, r28
 24c:	6f 5f       	subi	r22, 0xFF	; 255
 24e:	7f 4f       	sbci	r23, 0xFF	; 255
 250:	81 e0       	ldi	r24, 0x01	; 1
 252:	0e 94 ab 00 	call	0x156	; 0x156 <TIMER_checkStatus>
      /* toggles pin if timer overflowed */
      if(TIMER_OVERFLOW_FLAG == timer_status)
 256:	89 81       	ldd	r24, Y+1	; 0x01
 258:	81 30       	cpi	r24, 0x01	; 1
 25a:	59 f7       	brne	.-42     	; 0x232 <main+0x4e>
      {
         PORTA_DATA ^= GREEN_LED_PIN;
 25c:	9b b3       	in	r25, 0x1b	; 27
 25e:	82 e0       	ldi	r24, 0x02	; 2
 260:	89 27       	eor	r24, r25
 262:	8b bb       	out	0x1b, r24	; 27
      }
   }
 264:	e6 cf       	rjmp	.-52     	; 0x232 <main+0x4e>

00000266 <_exit>:
 266:	f8 94       	cli

00000268 <__stop_program>:
 268:	ff cf       	rjmp	.-2      	; 0x268 <__stop_program>
