Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/IMEM.v" in library work
Compiling verilog file "ipcore_dir/DRAM.v" in library work
Module <IMEM> compiled
Compiling verilog file "SplitWord.v" in library work
Module <DRAM> compiled
Compiling verilog file "SignExtend.v" in library work
Module <SplitWord> compiled
Compiling verilog file "REG_FILE.v" in library work
Module <SignExtend> compiled
Compiling verilog file "ControlUnit.v" in library work
Module <REG_FILE> compiled
Compiling verilog file "BranchUnit.v" in library work
Module <ControlUnit> compiled
Compiling verilog file "ALU.v" in library work
Module <BranchUnit> compiled
Compiling verilog file "WB.v" in library work
Module <ALU> compiled
Compiling verilog file "MEM_WB.v" in library work
Module <WB> compiled
Compiling verilog file "MEM.v" in library work
Module <MEM_WB> compiled
Compiling verilog file "IF_ID.v" in library work
Module <MEM> compiled
Compiling verilog file "IF.v" in library work
Module <IF_ID> compiled
Compiling verilog file "ID_EX.v" in library work
Module <IF> compiled
Compiling verilog file "ID.v" in library work
Module <ID_EX> compiled
Compiling verilog file "Hazard.v" in library work
Module <ID> compiled
Compiling verilog file "EX_MEM.v" in library work
Module <Hazard> compiled
Compiling verilog file "EX.v" in library work
Module <EX_MEM> compiled
Compiling verilog file "CPU.v" in library work
Module <EX> compiled
Compiling verilog file "TOP.v" in library work
Module <CPU> compiled
Module <TOP> compiled
Module <debounce> compiled
Module <clock> compiled
Module <display> compiled
No errors in compilation
Analysis of file <"TOP.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <TOP> in library <work>.

Analyzing hierarchy for module <debounce> in library <work>.

Analyzing hierarchy for module <CPU> in library <work>.

Analyzing hierarchy for module <display> in library <work>.

Analyzing hierarchy for module <IF> in library <work>.

Analyzing hierarchy for module <IF_ID> in library <work>.

Analyzing hierarchy for module <ID> in library <work>.

Analyzing hierarchy for module <ID_EX> in library <work>.

Analyzing hierarchy for module <EX> in library <work>.

Analyzing hierarchy for module <EX_MEM> in library <work>.

Analyzing hierarchy for module <MEM> in library <work>.

Analyzing hierarchy for module <MEM_WB> in library <work>.

Analyzing hierarchy for module <WB> in library <work>.

Analyzing hierarchy for module <Hazard> in library <work>.

Analyzing hierarchy for module <clock> in library <work>.

Analyzing hierarchy for module <ControlUnit> in library <work>.

Analyzing hierarchy for module <REG_FILE> in library <work>.

Analyzing hierarchy for module <SignExtend> in library <work>.

Analyzing hierarchy for module <BranchUnit> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <SplitWord> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TOP>.
Module <TOP> is correct for synthesis.
 
Analyzing module <debounce> in library <work>.
Module <debounce> is correct for synthesis.
 
Analyzing module <CPU> in library <work>.
Module <CPU> is correct for synthesis.
 
Analyzing module <IF> in library <work>.
WARNING:Xst:2211 - "ipcore_dir/IMEM.v" line 38: Instantiating black box module <IMEM>.
Module <IF> is correct for synthesis.
 
Analyzing module <IF_ID> in library <work>.
Module <IF_ID> is correct for synthesis.
 
Analyzing module <ID> in library <work>.
Module <ID> is correct for synthesis.
 
Analyzing module <ControlUnit> in library <work>.
Module <ControlUnit> is correct for synthesis.
 
Analyzing module <REG_FILE> in library <work>.
Module <REG_FILE> is correct for synthesis.
 
Analyzing module <SignExtend> in library <work>.
Module <SignExtend> is correct for synthesis.
 
Analyzing module <BranchUnit> in library <work>.
Module <BranchUnit> is correct for synthesis.
 
Analyzing module <ID_EX> in library <work>.
Module <ID_EX> is correct for synthesis.
 
Analyzing module <EX> in library <work>.
Module <EX> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <EX_MEM> in library <work>.
Module <EX_MEM> is correct for synthesis.
 
Analyzing module <MEM> in library <work>.
WARNING:Xst:2211 - "ipcore_dir/DRAM.v" line 109: Instantiating black box module <DRAM>.
Module <MEM> is correct for synthesis.
 
Analyzing module <MEM_WB> in library <work>.
Module <MEM_WB> is correct for synthesis.
 
Analyzing module <WB> in library <work>.
Module <WB> is correct for synthesis.
 
Analyzing module <SplitWord> in library <work>.
Module <SplitWord> is correct for synthesis.
 
Analyzing module <Hazard> in library <work>.
Module <Hazard> is correct for synthesis.
 
Analyzing module <display> in library <work>.
Module <display> is correct for synthesis.
 
Analyzing module <clock> in library <work>.
Module <clock> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debounce>.
    Related source file is "TOP.v".
    Found 1-bit register for signal <out>.
    Found 32-bit up counter for signal <cnt>.
    Found 1-bit xor2 for signal <cnt$xor0000> created at line 68.
    Found 32-bit comparator greatequal for signal <out$cmp_ge0000> created at line 72.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <debounce> synthesized.


Synthesizing Unit <IF_ID>.
    Related source file is "IF_ID.v".
    Found 32-bit register for signal <PCPlus4D>.
    Found 32-bit register for signal <InstrD>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <IF_ID> synthesized.


Synthesizing Unit <ID_EX>.
    Related source file is "ID_EX.v".
    Found 1-bit register for signal <RegDstE>.
    Found 5-bit register for signal <RsE>.
    Found 5-bit register for signal <RtE>.
    Found 1-bit register for signal <MemWriteE>.
    Found 1-bit register for signal <RegWriteE>.
    Found 2-bit register for signal <SaveTypeE>.
    Found 3-bit register for signal <LoadTypeE>.
    Found 32-bit register for signal <RD1E>.
    Found 32-bit register for signal <RD2E>.
    Found 32-bit register for signal <SignImmE>.
    Found 1-bit register for signal <ALUSrcE>.
    Found 1-bit register for signal <ALUASrcE>.
    Found 4-bit register for signal <ALUControlE>.
    Found 5-bit register for signal <shamtE>.
    Found 5-bit register for signal <RdE>.
    Found 1-bit register for signal <MemtoRegE>.
    Summary:
	inferred 131 D-type flip-flop(s).
Unit <ID_EX> synthesized.


Synthesizing Unit <EX_MEM>.
    Related source file is "EX_MEM.v".
    Found 32-bit register for signal <WriteDataM>.
    Found 1-bit register for signal <MemWriteM>.
    Found 1-bit register for signal <RegWriteM>.
    Found 2-bit register for signal <SaveTypeM>.
    Found 3-bit register for signal <LoadTypeM>.
    Found 5-bit register for signal <WriteRegM>.
    Found 32-bit register for signal <ALUOutM>.
    Found 1-bit register for signal <MemtoRegM>.
    Summary:
	inferred  77 D-type flip-flop(s).
Unit <EX_MEM> synthesized.


Synthesizing Unit <MEM_WB>.
    Related source file is "MEM_WB.v".
    Found 32-bit register for signal <ReadDataW>.
    Found 1-bit register for signal <RegWriteW>.
    Found 3-bit register for signal <LoadTypeW>.
    Found 5-bit register for signal <WriteRegW>.
    Found 32-bit register for signal <ALUOutW>.
    Found 1-bit register for signal <MemtoRegW>.
    Summary:
	inferred  74 D-type flip-flop(s).
Unit <MEM_WB> synthesized.


Synthesizing Unit <Hazard>.
    Related source file is "Hazard.v".
    Found 5-bit comparator equal for signal <ForwardAE$cmp_eq0000> created at line 59.
    Found 5-bit comparator equal for signal <ForwardAE$cmp_eq0001> created at line 92.
    Found 5-bit comparator equal for signal <ForwardBE$cmp_eq0000> created at line 61.
    Found 5-bit comparator equal for signal <ForwardBE$cmp_eq0001> created at line 94.
    Found 5-bit comparator equal for signal <StallF$cmp_eq0000> created at line 118.
    Found 5-bit comparator equal for signal <StallF$cmp_eq0001> created at line 118.
    Found 5-bit comparator equal for signal <StallF$cmp_eq0002> created at line 83.
    Found 5-bit comparator equal for signal <StallF$cmp_eq0003> created at line 83.
    Summary:
	inferred   8 Comparator(s).
Unit <Hazard> synthesized.


Synthesizing Unit <ControlUnit>.
    Related source file is "ControlUnit.v".
    Found 32x1-bit ROM for signal <ALUSrc$mux0000>.
    Found 32x4-bit ROM for signal <ALUControl$mux0000>.
    Summary:
	inferred   2 ROM(s).
Unit <ControlUnit> synthesized.


Synthesizing Unit <REG_FILE>.
    Related source file is "REG_FILE.v".
    Found 32-bit 32-to-1 multiplexer for signal <r1_dout>.
    Found 32-bit 32-to-1 multiplexer for signal <r2_dout>.
    Found 1024-bit register for signal <r>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <r>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <REG_FILE> synthesized.


Synthesizing Unit <SignExtend>.
    Related source file is "SignExtend.v".
Unit <SignExtend> synthesized.


Synthesizing Unit <BranchUnit>.
    Related source file is "BranchUnit.v".
    Found 1-bit 8-to-1 multiplexer for signal <ConditionD>.
    Found 32-bit comparator equal for signal <ConditionD$cmp_eq0000> created at line 30.
    Found 33-bit comparator greatequal for signal <ConditionD$cmp_ge0000> created at line 32.
    Found 33-bit comparator greater for signal <ConditionD$cmp_gt0000> created at line 31.
    Found 33-bit comparator lessequal for signal <ConditionD$cmp_le0000> created at line 34.
    Found 33-bit comparator less for signal <ConditionD$cmp_lt0000> created at line 33.
    Found 32-bit comparator not equal for signal <ConditionD$cmp_ne0000> created at line 35.
    Summary:
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <BranchUnit> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
    Found 32-bit addsub for signal <alu_out$addsub0000>.
    Found 32-bit comparator less for signal <alu_out$cmp_lt0000> created at line 32.
    Found 32-bit comparator less for signal <alu_out$cmp_lt0001> created at line 39.
    Found 32-bit shifter logical left for signal <alu_out$shift0000> created at line 41.
    Found 32-bit shifter arithmetic right for signal <alu_out$shift0001> created at line 42.
    Found 32-bit shifter logical right for signal <alu_out$shift0002> created at line 43.
    Found 32-bit xor2 for signal <alu_out$xor0000> created at line 37.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <SplitWord>.
    Related source file is "SplitWord.v".
    Found 32-bit 4-to-1 multiplexer for signal <SplitDataW$mux0000> created at line 48.
    Found 32-bit 4-to-1 multiplexer for signal <SplitDataW$mux0001> created at line 59.
    Summary:
	inferred  64 Multiplexer(s).
Unit <SplitWord> synthesized.


Synthesizing Unit <clock>.
    Related source file is "TOP.v".
    Found 1-bit register for signal <c>.
    Found 32-bit up counter for signal <count1>.
    Found 32-bit comparator greatequal for signal <count1$cmp_ge0000> created at line 90.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clock> synthesized.


Synthesizing Unit <display>.
    Related source file is "TOP.v".
    Found 16x7-bit ROM for signal <seg>.
    Found 4-bit register for signal <an>.
    Found 2-bit up counter for signal <c>.
    Found 4-bit 4-to-1 multiplexer for signal <n>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <display> synthesized.


Synthesizing Unit <IF>.
    Related source file is "IF.v".
    Found 32-bit adder for signal <PCPlus4F>.
    Found 32-bit register for signal <PCF>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <IF> synthesized.


Synthesizing Unit <ID>.
    Related source file is "ID.v".
    Found 32-bit adder for signal <PCBranchD$addsub0000> created at line 91.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ID> synthesized.


Synthesizing Unit <EX>.
    Related source file is "EX.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 4-to-1 multiplexer for signal <WriteDataE>.
    Found 32-bit 4-to-1 multiplexer for signal <SrcAE_>.
    Summary:
	inferred  64 Multiplexer(s).
Unit <EX> synthesized.


Synthesizing Unit <MEM>.
    Related source file is "MEM.v".
WARNING:Xst:647 - Input <ALUOutM<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <seg>.
    Found 8-bit register for signal <led>.
    Found 4-bit register for signal <btn_r>.
    Found 8-bit register for signal <sw_r>.
    Found 32-bit 4-to-1 multiplexer for signal <WriteData>.
    Found 32-bit 4-to-1 multiplexer for signal <WriteData$mux0000> created at line 96.
    Found 32-bit 4-to-1 multiplexer for signal <WriteData$mux0001>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred  96 Multiplexer(s).
Unit <MEM> synthesized.


Synthesizing Unit <WB>.
    Related source file is "WB.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <WB> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "CPU.v".
WARNING:Xst:646 - Signal <JumpD> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <CPU> synthesized.


Synthesizing Unit <TOP>.
    Related source file is "TOP.v".
WARNING:Xst:1780 - Signal <cclk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <TOP> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x7-bit ROM                                          : 1
 32x1-bit ROM                                          : 1
 32x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Counters                                             : 14
 2-bit up counter                                      : 1
 32-bit up counter                                     : 13
# Registers                                            : 83
 1-bit register                                        : 24
 16-bit register                                       : 1
 2-bit register                                        : 2
 3-bit register                                        : 3
 32-bit register                                       : 42
 4-bit register                                        : 3
 5-bit register                                        : 6
 8-bit register                                        : 2
# Comparators                                          : 29
 32-bit comparator equal                               : 1
 32-bit comparator greatequal                          : 13
 32-bit comparator less                                : 2
 32-bit comparator not equal                           : 1
 33-bit comparator greatequal                          : 1
 33-bit comparator greater                             : 1
 33-bit comparator less                                : 1
 33-bit comparator lessequal                           : 1
 5-bit comparator equal                                : 8
# Multiplexers                                         : 11
 1-bit 8-to-1 multiplexer                              : 1
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 7
 4-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 13
 1-bit xor2                                            : 12
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x7-bit ROM                                          : 1
 32x1-bit ROM                                          : 1
 32x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Counters                                             : 14
 2-bit up counter                                      : 1
 32-bit up counter                                     : 13
# Registers                                            : 1455
 Flip-Flops                                            : 1455
# Comparators                                          : 29
 32-bit comparator equal                               : 1
 32-bit comparator greatequal                          : 13
 32-bit comparator less                                : 2
 32-bit comparator not equal                           : 1
 33-bit comparator greatequal                          : 1
 33-bit comparator greater                             : 1
 33-bit comparator less                                : 1
 33-bit comparator lessequal                           : 1
 5-bit comparator equal                                : 8
# Multiplexers                                         : 73
 1-bit 32-to-1 multiplexer                             : 64
 1-bit 8-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 7
 4-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 13
 1-bit xor2                                            : 12
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TOP> ...

Optimizing unit <IF_ID> ...

Optimizing unit <ID_EX> ...

Optimizing unit <EX_MEM> ...

Optimizing unit <MEM_WB> ...

Optimizing unit <Hazard> ...

Optimizing unit <REG_FILE> ...

Optimizing unit <ALU> ...

Optimizing unit <SplitWord> ...

Optimizing unit <IF> ...

Optimizing unit <MEM> ...

Optimizing unit <display> ...

Optimizing unit <ID> ...

Optimizing unit <EX> ...

Optimizing unit <WB> ...

Optimizing unit <CPU> ...
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_10> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_11> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_12> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_13> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_15> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_16> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_28> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF/PCF_31> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_10> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_11> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_12> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_13> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_14> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_15> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_16> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_17> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_18> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_19> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_20> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_21> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_22> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_27> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_28> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_29> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_30> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <cpu/inst_IF_ID/PCPlus4D_31> of sequential type is unconnected in block <TOP>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <cpu/inst_ID_EX/RdE_4> in Unit <TOP> is equivalent to the following 17 FFs/Latches, which will be removed : <cpu/inst_ID_EX/SignImmE_15> <cpu/inst_ID_EX/SignImmE_16> <cpu/inst_ID_EX/SignImmE_17> <cpu/inst_ID_EX/SignImmE_18> <cpu/inst_ID_EX/SignImmE_19> <cpu/inst_ID_EX/SignImmE_20> <cpu/inst_ID_EX/SignImmE_21> <cpu/inst_ID_EX/SignImmE_22> <cpu/inst_ID_EX/SignImmE_23> <cpu/inst_ID_EX/SignImmE_24> <cpu/inst_ID_EX/SignImmE_25> <cpu/inst_ID_EX/SignImmE_26> <cpu/inst_ID_EX/SignImmE_27> <cpu/inst_ID_EX/SignImmE_28> <cpu/inst_ID_EX/SignImmE_29> <cpu/inst_ID_EX/SignImmE_30> <cpu/inst_ID_EX/SignImmE_31> 
INFO:Xst:2261 - The FF/Latch <cpu/inst_ID_EX/RdE_0> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <cpu/inst_ID_EX/SignImmE_11> 
INFO:Xst:2261 - The FF/Latch <cpu/inst_ID_EX/RdE_3> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <cpu/inst_ID_EX/SignImmE_14> 
INFO:Xst:2261 - The FF/Latch <cpu/inst_ID_EX/RdE_2> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <cpu/inst_ID_EX/SignImmE_13> 
INFO:Xst:2261 - The FF/Latch <cpu/inst_ID_EX/RdE_1> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <cpu/inst_ID_EX/SignImmE_12> 
INFO:Xst:2261 - The FF/Latch <cpu/inst_ID_EX/SignImmE_10> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <cpu/inst_ID_EX/shamtE_4> 
INFO:Xst:2261 - The FF/Latch <cpu/inst_ID_EX/SignImmE_9> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <cpu/inst_ID_EX/shamtE_3> 
INFO:Xst:2261 - The FF/Latch <cpu/inst_ID_EX/SignImmE_8> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <cpu/inst_ID_EX/shamtE_2> 
INFO:Xst:2261 - The FF/Latch <cpu/inst_ID_EX/SignImmE_7> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <cpu/inst_ID_EX/shamtE_1> 
INFO:Xst:2261 - The FF/Latch <cpu/inst_ID_EX/SignImmE_6> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <cpu/inst_ID_EX/shamtE_0> 
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 46.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1799
 Flip-Flops                                            : 1799

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP.ngr
Top Level Output File Name         : TOP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 5547
#      GND                         : 1
#      INV                         : 44
#      LUT1                        : 448
#      LUT2                        : 206
#      LUT2_L                      : 4
#      LUT3                        : 1421
#      LUT3_D                      : 99
#      LUT3_L                      : 9
#      LUT4                        : 901
#      LUT4_D                      : 19
#      LUT4_L                      : 51
#      MUXCY                       : 681
#      MUXF5                       : 750
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 64
#      VCC                         : 1
#      XORCY                       : 464
# FlipFlops/Latches                : 1799
#      FD                          : 5
#      FDC                         : 268
#      FDCE                        : 1096
#      FDE                         : 13
#      FDR                         : 417
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 12
#      OBUF                        : 20
# Others                           : 2
#      DRAM                        : 1
#      IMEM                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                     2130  out of   4656    45%  
 Number of Slice Flip Flops:           1799  out of   9312    19%  
 Number of 4 input LUTs:               3202  out of   9312    34%  
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    232    14%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1793  |
disp/cl/c                          | NONE(disp/c_1)         | 6     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
btn<0>                             | IBUF                   | 1364  |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 24.293ns (Maximum Frequency: 41.164MHz)
   Minimum input arrival time before clock: 4.814ns
   Maximum output required time after clock: 7.197ns
   Maximum combinational path delay: 2.828ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 24.293ns (frequency: 41.164MHz)
  Total number of paths / destination ports: 2418804 / 3306
-------------------------------------------------------------------------
Delay:               12.146ns (Levels of Logic = 28)
  Source:            cpu/inst_ID/rf/r_0_1 (FF)
  Destination:       cpu/inst_IF_ID/InstrD_0 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: cpu/inst_ID/rf/r_0_1 to cpu/inst_IF_ID/InstrD_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.514   0.449  cpu/inst_ID/rf/r_0_1 (cpu/inst_ID/rf/r_0_1)
     LUT3:I1->O            1   0.612   0.000  cpu/inst_ID/rf/mux43_10 (cpu/inst_ID/rf/mux43_10)
     MUXF5:I0->O           1   0.278   0.000  cpu/inst_ID/rf/mux43_8_f5 (cpu/inst_ID/rf/mux43_8_f5)
     MUXF6:I0->O           1   0.451   0.000  cpu/inst_ID/rf/mux43_6_f6 (cpu/inst_ID/rf/mux43_6_f6)
     MUXF7:I0->O           1   0.451   0.000  cpu/inst_ID/rf/mux43_4_f7 (cpu/inst_ID/rf/mux43_4_f7)
     MUXF8:I0->O           2   0.451   0.410  cpu/inst_ID/rf/mux43_2_f8 (cpu/inst_ID/RD2<1>)
     LUT3:I2->O            1   0.612   0.509  cpu/inst_ID/RD2D<1>1 (cpu/RD2D<1>)
     LUT4:I0->O            1   0.612   0.000  cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_lut<0> (cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<0> (cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<1> (cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<2> (cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<3> (cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<4> (cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<5> (cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<6> (cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<7> (cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<8> (cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<9> (cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<10> (cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<11> (cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<12> (cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<13> (cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<14> (cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<14>)
     MUXCY:CI->O           3   0.399   0.481  cpu/inst_ID/bu/Mcompar_ConditionD_cmp_ne0000_cy<15> (cpu/inst_ID/bu/ConditionD_cmp_ne0000)
     LUT3:I2->O            1   0.612   0.000  cpu/inst_ID/bu/Mmux_ConditionD_7 (cpu/inst_ID/bu/Mmux_ConditionD_7)
     MUXF5:I0->O           2   0.278   0.383  cpu/inst_ID/bu/Mmux_ConditionD_5_f5 (cpu/inst_ID/bu/Mmux_ConditionD_5_f5)
     LUT4:I3->O            3   0.612   0.481  cpu/inst_ID/PCSrcD72 (cpu/inst_ID/PCSrcD72)
     LUT4_D:I2->O         15   0.612   0.933  cpu/inst_ID/PCSrcD113 (cpu/PCSrcD)
     LUT2:I1->O            1   0.612   0.000  cpu/inst_IF_ID/InstrD_mux0000<22>1 (cpu/inst_IF_ID/InstrD_mux0000<22>)
     FDCE:D                    0.268          cpu/inst_IF_ID/InstrD_9
    ----------------------------------------
    Total                     12.146ns (8.499ns logic, 3.647ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'disp/cl/c'
  Clock period: 2.213ns (frequency: 451.937MHz)
  Total number of paths / destination ports: 7 / 6
-------------------------------------------------------------------------
Delay:               2.213ns (Levels of Logic = 1)
  Source:            disp/c_0 (FF)
  Destination:       disp/c_1 (FF)
  Source Clock:      disp/cl/c rising
  Destination Clock: disp/cl/c rising

  Data Path: disp/c_0 to disp/c_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.514   0.819  disp/c_0 (disp/c_0)
     LUT2:I1->O            1   0.612   0.000  disp/Mcount_c_xor<1>11 (disp/Result<1>)
     FD:D                      0.268          disp/c_1
    ----------------------------------------
    Total                      2.213ns (1.394ns logic, 0.819ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 508 / 484
-------------------------------------------------------------------------
Offset:              4.814ns (Levels of Logic = 2)
  Source:            btn<0> (PAD)
  Destination:       deb8/cnt_0 (FF)
  Destination Clock: clk rising

  Data Path: btn<0> to deb8/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1366   1.106   1.228  btn_0_IBUF (btn_0_IBUF)
     LUT3:I2->O           32   0.612   1.073  deb8/cnt_or00001 (deb8/cnt_or0000)
     FDR:R                     0.795          deb8/cnt_0
    ----------------------------------------
    Total                      4.814ns (2.513ns logic, 2.301ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'disp/cl/c'
  Total number of paths / destination ports: 88 / 11
-------------------------------------------------------------------------
Offset:              7.197ns (Levels of Logic = 4)
  Source:            disp/c_0 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      disp/cl/c rising

  Data Path: disp/c_0 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.514   0.902  disp/c_0 (disp/c_0)
     LUT3:I0->O            1   0.612   0.000  disp/Mmux_n_31 (disp/Mmux_n_31)
     MUXF5:I1->O           7   0.278   0.754  disp/Mmux_n_2_f5_0 (disp/n<1>)
     LUT4:I0->O            1   0.612   0.357  disp/Mrom_seg21 (seg_2_OBUF)
     OBUF:I->O                 3.169          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      7.197ns (5.185ns logic, 2.013ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 457 / 64
-------------------------------------------------------------------------
Offset:              6.745ns (Levels of Logic = 4)
  Source:            cpu/inst_MEM/seg_1 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clk rising

  Data Path: cpu/inst_MEM/seg_1 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.514   0.449  cpu/inst_MEM/seg_1 (cpu/inst_MEM/seg_1)
     LUT3:I1->O            1   0.612   0.000  disp/Mmux_n_41 (disp/Mmux_n_41)
     MUXF5:I0->O           7   0.278   0.754  disp/Mmux_n_2_f5_0 (disp/n<1>)
     LUT4:I0->O            1   0.612   0.357  disp/Mrom_seg21 (seg_2_OBUF)
     OBUF:I->O                 3.169          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      6.745ns (5.185ns logic, 1.560ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 65 / 33
-------------------------------------------------------------------------
Delay:               2.828ns (Levels of Logic = 3)
  Source:            cpu/inst_MEM/dram:spo<7> (PAD)
  Destination:       cpu/inst_MEM/dram:d<7> (PAD)

  Data Path: cpu/inst_MEM/dram:spo<7> to cpu/inst_MEM/dram:d<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DRAM:spo<7>            3   0.000   0.520  cpu/inst_MEM/dram (cpu/inst_MEM/ReadData<7>)
     LUT4:I1->O            1   0.612   0.426  cpu/inst_MEM/ALUOutM<1>291 (cpu/inst_MEM/ALUOutM<1>30)
     LUT2:I1->O            1   0.612   0.000  cpu/inst_MEM/Mmux_WriteData_3291 (cpu/inst_MEM/Mmux_WriteData_329)
     MUXF5:I1->O           2   0.278   0.380  cpu/inst_MEM/Mmux_WriteData_2_f5_28 (cpu/inst_MEM/WriteData<7>)
    DRAM:d<7>                  0.000          cpu/inst_MEM/dram
    ----------------------------------------
    Total                      2.828ns (1.502ns logic, 1.326ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================


Total REAL time to Xst completion: 111.00 secs
Total CPU time to Xst completion: 111.12 secs
 
--> 

Total memory usage is 374388 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   57 (   0 filtered)
Number of infos    :   13 (   0 filtered)

