Fitter report for top
Thu Aug 04 20:18:33 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Fitter RAM Summary
 23. Fitter DSP Block Usage Summary
 24. DSP Block Details
 25. Routing Usage Summary
 26. I/O Rules Summary
 27. I/O Rules Details
 28. I/O Rules Matrix
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Estimated Delay Added for Hold Timing Summary
 32. Estimated Delay Added for Hold Timing Details
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Thu Aug 04 20:14:25 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; top                                         ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CEFA5F23C6                                 ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 801 / 29,080 ( 3 % )                        ;
; Total registers                 ; 2883                                        ;
; Total pins                      ; 2 / 240 ( < 1 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 4,567,040 ( 0 % )                       ;
; Total RAM Blocks                ; 0 / 446 ( 0 % )                             ;
; Total DSP Blocks                ; 45 / 150 ( 30 % )                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CEFA5F23C6                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------+
; I/O Assignment Warnings                    ;
+------------+-------------------------------+
; Pin Name   ; Reason                        ;
+------------+-------------------------------+
; fpga_awake ; Incomplete set of assignments ;
; sysclk     ; Incomplete set of assignments ;
; fpga_awake ; Missing location assignment   ;
; sysclk     ; Missing location assignment   ;
+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                          ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                               ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; fir_altera_wrapper:fir_altera_wrapper_inst|reset_gen[0]~CLKENA0                                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; sysclk~inputCLKENA0                                                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[0]  ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[1]  ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[2]  ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[3]  ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[4]  ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[5]  ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[6]  ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[7]  ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[8]  ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[9]  ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[10] ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[11] ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[12] ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[13] ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[14] ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[15] ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[16] ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[17] ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[18] ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[19] ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[20] ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[21] ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[22] ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[23] ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[24] ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[25] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[25] ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[26] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[26] ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[27] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[27] ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[28] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[28] ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_reg[29] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|dataout_wire[29] ; PORTBDATAOUT     ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[0][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[1][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[2][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[3][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[4][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[5][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[6][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[7][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[8][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[9][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[10][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[11][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[12][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[13][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[14][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[15][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[16][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[17][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[18][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[19][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[20][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[21][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[22][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[23][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[24][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[25][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[26][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[27][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[28][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[29][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[30][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_a0[31][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[0][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[0][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[0][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[0][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[0][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[0][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[0][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[0][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[0][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[0][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[0][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[0][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[0][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[0][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[0][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][0]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][0]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][1]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][1]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][2]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][2]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][3]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][3]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][4]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][4]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][5]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][5]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][6]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][6]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][7]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][7]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][8]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][8]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][9]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][9]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][10]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][10]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][11]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][11]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][12]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][12]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][13]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][13]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][14]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][14]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][0]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][0]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][1]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][1]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][2]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][2]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][3]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][3]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][4]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][4]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][5]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][5]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][6]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][6]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][7]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][7]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][8]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][8]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][9]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][9]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][10]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][10]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][11]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][11]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][12]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][12]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][13]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][13]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][14]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][14]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][0]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][0]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][1]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][1]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][2]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][2]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][3]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][3]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][4]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][4]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][5]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][5]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][6]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][6]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][7]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][7]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][8]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][8]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][9]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][9]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][10]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][10]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][11]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][11]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][12]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][12]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][13]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][13]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][14]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[3][14]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][0]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][0]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][1]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][1]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][2]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][2]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][3]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][3]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][4]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][4]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][5]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][5]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][6]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][6]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][7]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][7]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][8]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][8]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][9]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][9]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][10]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][10]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][11]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][11]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][12]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][12]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][13]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][13]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][14]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[4][14]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][0]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][0]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][1]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][1]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][2]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][2]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][3]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][3]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][4]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][4]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][5]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][5]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][6]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][6]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][7]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][7]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][8]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][8]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][9]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][9]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][10]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][10]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][11]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][11]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][12]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][12]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][13]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][13]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][14]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[5][14]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][0]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][0]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][1]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][1]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][2]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][2]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][3]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][3]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][4]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][4]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][5]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][5]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][6]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][6]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][7]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][7]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][8]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][8]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][9]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][9]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][10]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][10]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][11]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][11]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][12]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][12]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][13]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][13]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][14]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][14]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][0]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][0]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][1]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][1]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][2]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][2]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][3]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][3]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][4]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][4]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][5]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][5]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][6]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][6]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][7]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][7]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][8]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][8]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][9]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][9]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][10]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][10]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][11]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][11]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][12]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][12]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][13]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][13]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][14]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][14]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][0]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][0]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][1]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][1]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][2]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][2]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][3]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][3]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][4]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][4]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][5]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][5]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][6]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][6]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][7]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][7]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][8]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][8]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][9]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][9]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][10]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][10]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][11]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][11]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][12]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][12]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][13]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][13]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][14]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][14]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][0]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][0]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][1]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][1]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][2]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][2]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][3]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][3]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][4]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][4]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][5]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][5]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][6]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][6]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][7]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][7]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][8]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][8]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][9]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][9]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][10]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][10]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][11]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][11]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][12]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][12]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][13]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][13]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][14]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[9][14]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[11][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[13][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[20][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[21][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[23][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[25][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[27][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[29][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[30][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[31][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[0][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[1][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[1][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[1][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[0][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[2][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[2][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[2][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[3][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[3][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[3][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[2][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[4][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[4][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[4][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[5][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[5][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[5][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[4][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[6][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[6][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[6][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[7][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[7][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[7][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[6][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[8][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[8][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[8][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[9][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[9][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[9][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[8][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[10][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[10][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[10][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[11][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[11][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[11][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[10][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[12][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[12][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[12][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[13][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[13][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[13][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[12][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[14][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[14][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[14][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[15][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[15][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[15][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[14][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[16][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[16][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[16][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[17][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[17][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[17][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[16][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[18][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[18][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[18][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[19][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[19][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[19][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[18][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[20][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[20][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[20][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[21][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[21][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[21][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[20][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[22][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[22][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[22][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[23][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[23][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[23][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[22][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[24][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[24][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[24][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[25][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[25][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[25][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[24][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[26][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[26][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[26][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[27][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[27][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[27][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[26][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[28][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[28][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[28][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[29][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[29][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[29][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[28][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[30][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[30][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[30][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[31][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[31][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_c0[31][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_s[30][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[0][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[1][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[2][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[3][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[4][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[5][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[6][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[7][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[8][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[9][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[10][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[11][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[12][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[13][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[14][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[15][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[16][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[17][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[18][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[19][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[20][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[21][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[22][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[23][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[24][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[25][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[26][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[27][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[28][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[29][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[30][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_a0[31][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[0][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[0][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[0][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[0][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[0][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[0][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[0][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[0][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[0][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[0][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[0][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[0][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[0][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[0][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[0][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][0]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][0]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][1]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][1]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][2]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][2]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][3]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][3]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][4]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][4]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][5]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][5]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][6]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][6]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][7]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][7]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][8]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][8]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][9]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][9]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][10]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][10]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][11]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][11]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][12]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][12]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][13]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][13]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][14]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[1][14]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][0]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][0]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][1]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][1]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][2]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][2]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][3]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][3]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][4]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][4]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][5]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][5]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][6]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][6]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][7]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][7]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][8]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][8]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][9]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][9]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][10]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][10]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][11]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][11]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][12]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][12]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][13]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][13]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][14]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][14]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][0]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][0]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][1]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][1]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][2]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][2]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][3]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][3]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][4]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][4]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][5]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][5]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][6]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][6]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][7]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][7]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][8]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][8]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][9]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][9]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][10]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][10]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][11]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][11]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][12]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][12]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][13]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][13]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][14]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][14]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][0]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][0]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][1]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][1]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][2]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][2]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][3]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][3]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][4]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][4]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][5]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][5]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][6]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][6]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][7]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][7]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][8]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][8]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][9]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][9]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][10]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][10]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][11]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][11]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][12]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][12]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][13]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][13]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][14]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][14]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][0]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][0]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][1]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][1]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][2]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][2]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][3]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][3]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][4]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][4]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][5]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][5]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][6]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][6]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][7]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][7]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][8]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][8]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][9]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][9]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][10]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][10]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][11]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][11]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][12]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][12]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][13]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][13]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][14]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[5][14]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][0]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][0]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][1]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][1]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][2]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][2]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][3]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][3]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][4]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][4]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][5]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][5]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][6]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][6]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][7]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][7]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][8]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][8]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][9]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][9]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][10]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][10]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][11]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][11]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][12]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][12]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][13]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][13]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][14]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][14]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][0]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][0]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][1]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][1]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][2]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][2]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][3]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][3]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][4]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][4]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][5]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][5]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][6]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][6]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][7]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][7]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][8]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][8]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][9]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][9]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][10]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][10]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][11]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][11]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][12]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][12]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][13]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][13]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][14]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[7][14]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][0]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][0]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][1]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][1]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][2]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][2]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][3]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][3]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][4]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][4]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][5]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][5]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][6]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][6]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][7]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][7]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][8]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][8]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][9]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][9]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][10]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][10]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][11]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][11]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][12]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][12]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][13]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][13]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][14]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][14]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][0]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][0]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][1]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][1]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][2]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][2]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][3]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][3]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][4]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][4]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][5]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][5]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][6]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][6]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][7]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][7]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][8]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][8]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][9]                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][9]~_Duplicate_1                                                                                              ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][10]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][10]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][11]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][11]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][12]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][12]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][13]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][13]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][14]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][14]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[11][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[13][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[15][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[17][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[19][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[21][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[23][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[25][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[27][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[29][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[30][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][0]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][0]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][1]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][1]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][2]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][2]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][3]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][3]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][4]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][4]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][5]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][5]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][6]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][6]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][7]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][7]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][8]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][8]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][9]                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][9]~_Duplicate_1                                                                                             ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][10]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][10]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][11]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][11]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][12]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][12]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][13]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][13]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][14]                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[31][14]~_Duplicate_1                                                                                            ; Q                ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[0][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[0][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[0][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[1][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[1][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[1][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[0][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[2][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[2][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[2][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[3][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[3][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[3][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[2][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[4][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[4][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[4][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[5][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[5][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[5][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[4][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[6][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[6][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[6][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[7][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[7][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[7][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[6][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[8][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[8][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[8][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[9][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[9][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[9][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[8][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[10][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[10][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[10][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[11][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[11][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[11][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[10][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[12][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[12][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[12][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[13][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[13][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[13][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[12][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[14][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[14][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[14][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[15][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[15][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[15][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[14][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[16][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[16][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[16][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[17][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[17][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[17][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[16][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[18][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[18][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[18][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[19][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[19][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[19][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[18][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[20][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[20][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[20][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[21][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[21][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[21][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[20][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[22][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[22][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[22][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[23][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[23][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[23][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[22][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[24][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[24][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[24][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[25][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[25][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[25][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[24][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[26][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[26][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[26][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[27][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[27][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[27][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[26][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[28][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[28][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[28][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[29][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[29][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[29][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[28][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[30][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[30][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[30][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[31][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[31][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_c0[31][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_s[30][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[0][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[1][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[1][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[1][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[1][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[1][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[1][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[1][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[1][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[1][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[1][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[1][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[1][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[1][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[1][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[1][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[2][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[2][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[2][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[2][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[2][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[2][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[2][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[2][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[2][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[2][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[2][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[2][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[2][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[2][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[2][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[3][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[3][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[3][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[3][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[3][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[3][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[3][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[3][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[3][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[3][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[3][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[3][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[3][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[3][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[3][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[4][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[4][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[4][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[4][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[4][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[4][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[4][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[4][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[4][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[4][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[4][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[4][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[4][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[4][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[4][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[5][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[5][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[5][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[5][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[5][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[5][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[5][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[5][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[5][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[5][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[5][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[5][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[5][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[5][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[5][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[6][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[6][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[6][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[6][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[6][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[6][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[6][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[6][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[6][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[6][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[6][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[6][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[6][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[6][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[6][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[7][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[7][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[7][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[7][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[7][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[7][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[7][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[7][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[7][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[7][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[7][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[7][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[7][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[7][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[7][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[8][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[8][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[8][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[8][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[8][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[8][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[8][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[8][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[8][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[8][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[8][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[8][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[8][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[8][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[8][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[9][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[9][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[9][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[9][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[9][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[9][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[9][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[9][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[9][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[9][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[9][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[9][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[9][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[9][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[9][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[10][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[10][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[10][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[10][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[10][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[10][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[10][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[10][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[10][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[10][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[10][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[10][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[10][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[10][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[10][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[11][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[11][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[11][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[11][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[11][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[11][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[11][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[11][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[11][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[11][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[11][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[11][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[11][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[11][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[11][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[12][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[12][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[12][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[12][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[12][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[12][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[12][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[12][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[12][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[12][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[12][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[12][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[12][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[12][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[12][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[13][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[13][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[13][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[13][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[13][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[13][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[13][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[13][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[13][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[13][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[13][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[13][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[13][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[13][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[13][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[14][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[14][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[14][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[14][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[14][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[14][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[14][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[14][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[14][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[14][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[14][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[14][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[14][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[14][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[14][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[15][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[15][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[15][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[15][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[15][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[15][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[15][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[15][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[15][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[15][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[15][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[15][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[15][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[15][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[15][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[16][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[16][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[16][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[16][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[16][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[16][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[16][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[16][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[16][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[16][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[16][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[16][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[16][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[16][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[16][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[17][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[17][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[17][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[17][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[17][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[17][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[17][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[17][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[17][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[17][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[17][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[17][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[17][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[17][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[17][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[18][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[18][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[18][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[18][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[18][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[18][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[18][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[18][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[18][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[18][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[18][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[18][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[18][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[18][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[18][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[19][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[19][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[19][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[19][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[19][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[19][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[19][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[19][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[19][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[19][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[19][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[19][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[19][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[19][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[19][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[20][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[20][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[20][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[20][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[20][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[20][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[20][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[20][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[20][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[20][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[20][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[20][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[20][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[20][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[20][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[21][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[21][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[21][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[21][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[21][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[21][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[21][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[21][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[21][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[21][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[21][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[21][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[21][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[21][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[21][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[22][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[22][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[22][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[22][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[22][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[22][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[22][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[22][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[22][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[22][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[22][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[22][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[22][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[22][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[22][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[23][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[23][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[23][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[23][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[23][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[23][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[23][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[23][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[23][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[23][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[23][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[23][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[23][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[23][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[23][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[24][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[24][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[24][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[24][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[24][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[24][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[24][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[24][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[24][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[24][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[24][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[24][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[24][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[24][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[24][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[25][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[25][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[25][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[25][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[25][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[25][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[25][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[25][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[25][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[25][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[25][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[25][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[25][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[25][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[25][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[0][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[0][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[0][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[0][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[0][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[0][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[0][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[0][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[0][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[0][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[0][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[0][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[0][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[0][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[0][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[1][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[1][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[1][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[1][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[1][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[1][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[1][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[1][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[1][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[1][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[1][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[1][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[1][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[1][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[1][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[2][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[2][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[2][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[2][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[2][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[2][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[2][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[2][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[2][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[2][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[2][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[2][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[2][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[2][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[2][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[3][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[3][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[3][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[3][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[3][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[3][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[3][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[3][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[3][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[3][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[3][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[3][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[3][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[3][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[3][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[4][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[4][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[4][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[4][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[4][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[4][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[4][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[4][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[4][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[4][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[4][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[4][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[4][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[4][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[4][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[5][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[5][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[5][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[5][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[5][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[5][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[5][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[5][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[5][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[5][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[5][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[5][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[5][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[5][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[5][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[6][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[6][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[6][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[6][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[6][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[6][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[6][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[6][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[6][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[6][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[6][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[6][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[6][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[6][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[6][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[7][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[7][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[7][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[7][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[7][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[7][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[7][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[7][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[7][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[7][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[7][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[7][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[7][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[7][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[7][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[8][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[8][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[8][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[8][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[8][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[8][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[8][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[8][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[8][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[8][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[8][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[8][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[8][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[8][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[8][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[9][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[9][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[9][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[9][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[9][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[9][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[9][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[9][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[9][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[9][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[9][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[9][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[9][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[9][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[9][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[10][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[10][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[10][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[10][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[10][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[10][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[10][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[10][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[10][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[10][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[10][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[10][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[10][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[10][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[10][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[11][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[11][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[11][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[11][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[11][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[11][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[11][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[11][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[11][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[11][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[11][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[11][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[11][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[11][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[11][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[12][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[12][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[12][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[12][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[12][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[12][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[12][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[12][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[12][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[12][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[12][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[12][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[12][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[12][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[12][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[13][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[13][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[13][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[13][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[13][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[13][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[13][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[13][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[13][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[13][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[13][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[13][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[13][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[13][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[13][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[14][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[14][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[14][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[14][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[14][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[14][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[14][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[14][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[14][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[14][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[14][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[14][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[14][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[14][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[14][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; BY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[15][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[15][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[15][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[15][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[15][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[15][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[15][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[15][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[15][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[15][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[15][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[15][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[15][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[15][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[15][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; AY               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[16][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[16][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[16][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[16][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[16][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[16][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[16][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[16][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[16][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[16][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[16][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[16][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[16][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[16][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[16][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[17][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[17][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[17][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[17][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[17][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[17][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[17][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[17][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[17][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[17][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[17][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[17][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[17][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[17][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[17][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[18][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[18][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[18][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[18][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[18][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[18][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[18][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[18][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[18][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[18][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[18][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[18][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[18][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[18][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[18][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[19][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[19][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[19][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[19][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[19][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[19][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[19][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[19][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[19][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[19][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[19][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[19][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[19][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[19][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[19][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[20][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[20][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[20][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[20][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[20][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[20][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[20][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[20][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[20][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[20][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[20][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[20][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[20][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[20][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[20][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[21][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[21][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[21][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[21][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[21][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[21][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[21][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[21][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[21][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[21][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[21][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[21][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[21][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[21][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[21][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[22][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[22][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[22][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[22][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[22][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[22][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[22][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[22][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[22][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[22][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[22][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[22][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[22][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[22][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[22][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[23][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[23][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[23][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[23][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[23][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[23][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[23][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[23][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[23][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[23][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[23][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[23][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[23][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[23][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[23][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[24][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[24][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[24][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[24][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[24][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[24][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[24][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[24][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[24][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[24][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[24][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[24][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[24][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[24][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[24][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; BZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[25][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[25][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[25][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[25][3]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[25][4]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[25][5]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[25][6]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[25][7]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[25][8]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[25][9]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[25][10]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[25][11]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[25][12]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[25][13]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[25][14]                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; AZ               ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[0][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[0][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[0][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[1][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[1][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[1][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[2][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[2][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[2][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[3][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[3][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[3][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[4][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[4][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[4][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[5][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[5][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[5][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[6][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[6][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[6][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[7][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[7][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[7][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[8][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[8][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[8][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[9][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[9][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[9][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[10][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[10][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[10][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[11][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[11][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[11][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[12][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[12][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[12][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[13][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[13][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[13][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[14][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[14][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[14][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[15][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[15][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[15][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[16][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[16][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[16][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[17][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[17][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[17][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[16][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[18][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[18][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[18][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[19][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[19][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[19][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[18][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[20][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[20][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[20][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[21][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[21][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[21][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[20][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[22][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[22][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[22][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[23][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[23][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[23][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[22][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[24][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[24][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[24][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; COEFSELB         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[25][0]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[25][1]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_c0[25][2]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[24][0]                                                                                                           ; COEFSELA         ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[1][0]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[1][1]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[1][2]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[1][3]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[1][4]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[1][5]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[1][6]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[1][7]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[1][8]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[1][9]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[1][10]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[1][11]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[1][12]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[1][13]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[1][14]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[0][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[2][0]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[2][1]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[2][2]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[2][3]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[2][4]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[2][5]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[2][6]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[2][7]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[2][8]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[2][9]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[2][10]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[2][11]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[2][12]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[2][13]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[2][14]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[3][0]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[3][1]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[3][2]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[3][3]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[3][4]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[3][5]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[3][6]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[3][7]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[3][8]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[3][9]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[3][10]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[3][11]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[3][12]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[3][13]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[3][14]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[2][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[4][0]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[4][1]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[4][2]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[4][3]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[4][4]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[4][5]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[4][6]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[4][7]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[4][8]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[4][9]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[4][10]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[4][11]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[4][12]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[4][13]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[4][14]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[5][0]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[5][1]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[5][2]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[5][3]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[5][4]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[5][5]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[5][6]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[5][7]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[5][8]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[5][9]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[5][10]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[5][11]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[5][12]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[5][13]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[5][14]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[4][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[6][0]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[6][1]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[6][2]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[6][3]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[6][4]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[6][5]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[6][6]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[6][7]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[6][8]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[6][9]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[6][10]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[6][11]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[6][12]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[6][13]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[6][14]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[7][0]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[7][1]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[7][2]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[7][3]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[7][4]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[7][5]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[7][6]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[7][7]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[7][8]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[7][9]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[7][10]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[7][11]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[7][12]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[7][13]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[7][14]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[6][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[8][0]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[8][1]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[8][2]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[8][3]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[8][4]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[8][5]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[8][6]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[8][7]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[8][8]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[8][9]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[8][10]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[8][11]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[8][12]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[8][13]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[8][14]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[9][0]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[9][1]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[9][2]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[9][3]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[9][4]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[9][5]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[9][6]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[9][7]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[9][8]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[9][9]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[9][10]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[9][11]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[9][12]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[9][13]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[9][14]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[8][0]                                                                                                            ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[10][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[10][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[10][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[10][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[10][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[10][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[10][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[10][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[10][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[10][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[10][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[10][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[10][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[10][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[10][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[11][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[11][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[11][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[11][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[11][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[11][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[11][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[11][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[11][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[11][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[11][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[11][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[11][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[11][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[11][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[10][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[12][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[12][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[12][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[12][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[12][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[12][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[12][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[12][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[12][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[12][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[12][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[12][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[12][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[12][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[12][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[13][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[13][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[13][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[13][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[13][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[13][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[13][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[13][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[13][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[13][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[13][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[13][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[13][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[13][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[13][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[12][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[14][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[14][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[14][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[14][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[14][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[14][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[14][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[14][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[14][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[14][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[14][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[14][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[14][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[14][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[14][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[15][0]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[15][1]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[15][2]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[15][3]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[15][4]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[15][5]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[15][6]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[15][7]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[15][8]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[15][9]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[15][10]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[15][11]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[15][12]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[15][13]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_d[15][14]                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_s[14][0]                                                                                                           ; SCANOUT          ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11|delay_signals[0][0]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11|delay_signals[0][0]~DUPLICATE                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_split32_c_11|delay_signals[0][5]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_split32_c_11|delay_signals[0][5]~DUPLICATE                                                         ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_split32_c_11|delay_signals[0][7]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_split32_c_11|delay_signals[0][7]~DUPLICATE                                                         ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_split32_c_11|delay_signals[0][9]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_split32_c_11|delay_signals[0][9]~DUPLICATE                                                         ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr91|delay_signals[1][1]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr91|delay_signals[1][1]~DUPLICATE                                                               ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr92|delay_signals[1][0]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr92|delay_signals[1][0]~DUPLICATE                                                               ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr92|delay_signals[1][2]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr92|delay_signals[1][2]~DUPLICATE                                                               ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr92|delay_signals[1][10]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr92|delay_signals[1][10]~DUPLICATE                                                              ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr93|delay_signals[1][3]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr93|delay_signals[1][3]~DUPLICATE                                                               ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr93|delay_signals[1][6]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr93|delay_signals[1][6]~DUPLICATE                                                               ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr93|delay_signals[1][10]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr93|delay_signals[1][10]~DUPLICATE                                                              ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr93|delay_signals[1][11]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr93|delay_signals[1][11]~DUPLICATE                                                              ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr94|delay_signals[1][1]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr94|delay_signals[1][1]~DUPLICATE                                                               ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr94|delay_signals[1][11]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr94|delay_signals[1][11]~DUPLICATE                                                              ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr94|delay_signals[1][12]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr94|delay_signals[1][12]~DUPLICATE                                                              ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr95|delay_signals[1][6]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr95|delay_signals[1][6]~DUPLICATE                                                               ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr95|delay_signals[1][7]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr95|delay_signals[1][7]~DUPLICATE                                                               ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr95|delay_signals[1][8]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr95|delay_signals[1][8]~DUPLICATE                                                               ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr95|delay_signals[1][10]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr95|delay_signals[1][10]~DUPLICATE                                                              ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr97|delay_signals[1][5]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr97|delay_signals[1][5]~DUPLICATE                                                               ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr97|delay_signals[1][12]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr97|delay_signals[1][12]~DUPLICATE                                                              ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr97|delay_signals[1][14]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr97|delay_signals[1][14]~DUPLICATE                                                              ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr98|delay_signals[1][12]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr98|delay_signals[1][12]~DUPLICATE                                                              ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr99|delay_signals[1][3]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr99|delay_signals[1][3]~DUPLICATE                                                               ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr99|delay_signals[1][8]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr99|delay_signals[1][8]~DUPLICATE                                                               ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr100|delay_signals[0][0]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr100|delay_signals[0][0]~DUPLICATE                                                              ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr100|delay_signals[0][2]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr100|delay_signals[0][2]~DUPLICATE                                                              ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr100|delay_signals[0][7]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr100|delay_signals[0][7]~DUPLICATE                                                              ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr100|delay_signals[0][8]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr100|delay_signals[0][8]~DUPLICATE                                                              ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr100|delay_signals[0][12]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr100|delay_signals[0][12]~DUPLICATE                                                             ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr100|delay_signals[1][0]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr100|delay_signals[1][0]~DUPLICATE                                                              ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr100|delay_signals[1][7]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr100|delay_signals[1][7]~DUPLICATE                                                              ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr100|delay_signals[1][8]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr100|delay_signals[1][8]~DUPLICATE                                                              ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr100|delay_signals[1][11]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr100|delay_signals[1][11]~DUPLICATE                                                             ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr100|delay_signals[1][14]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr100|delay_signals[1][14]~DUPLICATE                                                             ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr117|delay_signals[1][1]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr117|delay_signals[1][1]~DUPLICATE                                                              ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr117|delay_signals[1][8]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr117|delay_signals[1][8]~DUPLICATE                                                              ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[2][2]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[2][2]~DUPLICATE                                                                                                  ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[3][8]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[3][8]~DUPLICATE                                                                                                  ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[3][9]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[3][9]~DUPLICATE                                                                                                  ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[3][12]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[3][12]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[6][3]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[6][3]~DUPLICATE                                                                                                  ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[6][10]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[6][10]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[7][4]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[7][4]~DUPLICATE                                                                                                  ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[8][5]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[8][5]~DUPLICATE                                                                                                  ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[8][8]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[8][8]~DUPLICATE                                                                                                  ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[9][7]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[9][7]~DUPLICATE                                                                                                  ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[9][8]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[9][8]~DUPLICATE                                                                                                  ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[10][7]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[10][7]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[11][6]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[11][6]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[12][2]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[12][2]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[12][5]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[12][5]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[12][12]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[12][12]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[14][2]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[14][2]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[17][13]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[17][13]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[18][8]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[18][8]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[18][13]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[18][13]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[19][0]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[19][0]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[19][13]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[19][13]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[20][2]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[20][2]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[20][5]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[20][5]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[21][0]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[21][0]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[21][7]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[21][7]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[21][13]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[21][13]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[22][11]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[22][11]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[24][1]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[24][1]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[24][3]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[24][3]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[24][13]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[24][13]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[25][5]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[25][5]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[25][12]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[25][12]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[25][13]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[25][13]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[26][5]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[26][5]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[26][11]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[26][11]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[27][1]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[27][1]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[27][5]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[27][5]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[28][0]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[28][0]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[29][0]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[29][0]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[29][1]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[29][1]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[29][4]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[29][4]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[29][5]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[29][5]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[29][8]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[29][8]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[30][3]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[30][3]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[30][5]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[30][5]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[31][4]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[31][4]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[31][13]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[31][13]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[1][14]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[1][14]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[2][11]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[2][11]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[3][4]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[3][4]~DUPLICATE                                                                                                  ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[3][5]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[3][5]~DUPLICATE                                                                                                  ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[3][7]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[3][7]~DUPLICATE                                                                                                  ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[5][9]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[5][9]~DUPLICATE                                                                                                  ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[5][10]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[5][10]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[5][11]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[5][11]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[7][4]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[7][4]~DUPLICATE                                                                                                  ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[7][12]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[7][12]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[8][5]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[8][5]~DUPLICATE                                                                                                  ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[8][6]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[8][6]~DUPLICATE                                                                                                  ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[8][10]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[8][10]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[8][13]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[8][13]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[9][1]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[9][1]~DUPLICATE                                                                                                  ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[9][6]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[9][6]~DUPLICATE                                                                                                  ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[9][10]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[9][10]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[9][13]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[9][13]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[10][14]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[10][14]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[11][14]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[11][14]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[12][8]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[12][8]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[12][12]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[12][12]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[13][7]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[13][7]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[14][6]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[14][6]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[15][0]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[15][0]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[15][5]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[15][5]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[15][7]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[15][7]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[16][1]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[16][1]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[16][4]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[16][4]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[16][9]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[16][9]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[16][12]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[16][12]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[16][14]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[16][14]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[17][4]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[17][4]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[17][5]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[17][5]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[17][6]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[17][6]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[17][8]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[17][8]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[17][14]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[17][14]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[18][10]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[18][10]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[19][3]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[19][3]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[19][8]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[19][8]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[20][4]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[20][4]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[20][6]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[20][6]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[20][7]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[20][7]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[20][13]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[20][13]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[21][4]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[21][4]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[21][6]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[21][6]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[21][7]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[21][7]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[21][9]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[21][9]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[21][12]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[21][12]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[21][14]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[21][14]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[22][13]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[22][13]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[23][2]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[23][2]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[24][4]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[24][4]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[24][5]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[24][5]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[24][9]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[24][9]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[24][14]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[24][14]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[25][2]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[25][2]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[25][7]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[25][7]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[25][12]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[25][12]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[26][8]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[26][8]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[26][12]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[26][12]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[26][14]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[26][14]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[27][8]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[27][8]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[27][11]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[27][11]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[28][5]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[28][5]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[28][12]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[28][12]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[29][5]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[29][5]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[29][6]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[29][6]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[29][12]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[29][12]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[29][13]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[29][13]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[29][14]                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[29][14]~DUPLICATE                                                                                                ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[30][2]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[30][2]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[30][3]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[30][3]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[31][5]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[31][5]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[31][9]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[31][9]~DUPLICATE                                                                                                 ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr32_rdcnt_eq                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr32_rdcnt_eq~DUPLICATE                                                                                      ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr32_rdcnt_i[0]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr32_rdcnt_i[0]~DUPLICATE                                                                                    ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr32_rdcnt_i[1]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr32_rdcnt_i[1]~DUPLICATE                                                                                    ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr32_rdcnt_i[2]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr32_rdcnt_i[2]~DUPLICATE                                                                                    ;                  ;                       ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr32_rdcnt_i[4]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr32_rdcnt_i[4]~DUPLICATE                                                                                    ;                  ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5484 ) ; 0.00 % ( 0 / 5484 )        ; 0.00 % ( 0 / 5484 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5484 ) ; 0.00 % ( 0 / 5484 )        ; 0.00 % ( 0 / 5484 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5484 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/foedis32/TCAS-II-00594-2016/Altera_16.0/project/output_files/top.pin.


+-------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                             ;
+-------------------------------------------------------------+---------------------+-------+
; Resource                                                    ; Usage               ; %     ;
+-------------------------------------------------------------+---------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 801 / 29,080        ; 3 %   ;
; ALMs needed [=A-B+C]                                        ; 801                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,497 / 29,080      ; 5 %   ;
;         [a] ALMs used for LUT logic and registers           ; 74                  ;       ;
;         [b] ALMs used for LUT logic                         ; 123                 ;       ;
;         [c] ALMs used for registers                         ; 1,280               ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 20                  ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 696 / 29,080        ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 29,080          ; 0 %   ;
;         [a] Due to location constrained logic               ; 0                   ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                   ;       ;
;         [c] Due to LAB input limits                         ; 0                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                   ;       ;
;                                                             ;                     ;       ;
; Difficulty packing design                                   ; Low                 ;       ;
;                                                             ;                     ;       ;
; Total LABs:  partially or completely used                   ; 227 / 2,908         ; 8 %   ;
;     -- Logic LABs                                           ; 225                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 2                   ;       ;
;                                                             ;                     ;       ;
; Combinational ALUT usage for logic                          ; 393                 ;       ;
;     -- 7 input functions                                    ; 0                   ;       ;
;     -- 6 input functions                                    ; 1                   ;       ;
;     -- 5 input functions                                    ; 3                   ;       ;
;     -- 4 input functions                                    ; 1                   ;       ;
;     -- <=3 input functions                                  ; 388                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 923                 ;       ;
; Memory ALUT usage                                           ; 30                  ;       ;
;     -- 64-address deep                                      ; 0                   ;       ;
;     -- 32-address deep                                      ; 30                  ;       ;
;                                                             ;                     ;       ;
; Dedicated logic registers                                   ; 2,883               ;       ;
;     -- By type:                                             ;                     ;       ;
;         -- Primary logic registers                          ; 2,708 / 58,160      ; 5 %   ;
;         -- Secondary logic registers                        ; 175 / 58,160        ; < 1 % ;
;     -- By function:                                         ;                     ;       ;
;         -- Design implementation registers                  ; 2,718               ;       ;
;         -- Routing optimization registers                   ; 165                 ;       ;
;                                                             ;                     ;       ;
; Virtual pins                                                ; 0                   ;       ;
; I/O pins                                                    ; 2 / 240             ; < 1 % ;
;     -- Clock pins                                           ; 1 / 9               ; 11 %  ;
;     -- Dedicated input pins                                 ; 0 / 11              ; 0 %   ;
;                                                             ;                     ;       ;
; Global signals                                              ; 2                   ;       ;
; M10K blocks                                                 ; 0 / 446             ; 0 %   ;
; Total MLAB memory bits                                      ; 930                 ;       ;
; Total block memory bits                                     ; 0 / 4,567,040       ; 0 %   ;
; Total block memory implementation bits                      ; 0 / 4,567,040       ; 0 %   ;
;                                                             ;                     ;       ;
; Total DSP Blocks                                            ; 45 / 150            ; 30 %  ;
;                                                             ;                     ;       ;
; Fractional PLLs                                             ; 0 / 6               ; 0 %   ;
; Global clocks                                               ; 2 / 16              ; 13 %  ;
; Quadrant clocks                                             ; 0 / 88              ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 12              ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 88              ; 0 %   ;
; SERDES Receivers                                            ; 0 / 88              ; 0 %   ;
; JTAGs                                                       ; 0 / 1               ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1               ; 0 %   ;
; CRC blocks                                                  ; 0 / 1               ; 0 %   ;
; Remote update blocks                                        ; 0 / 1               ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1               ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3               ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2               ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 1.3% / 1.1% / 1.7%  ;       ;
; Peak interconnect usage (total/H/V)                         ; 6.1% / 4.9% / 10.0% ;       ;
; Maximum fan-out                                             ; 3033                ;       ;
; Highest non-global fan-out                                  ; 462                 ;       ;
; Total fan-out                                               ; 12321               ;       ;
; Average fan-out                                             ; 2.88                ;       ;
+-------------------------------------------------------------+---------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                          ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 801 / 29080 ( 3 % )   ; 0 / 29080 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 801                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1497 / 29080 ( 5 % )  ; 0 / 29080 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 74                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 123                   ; 0                              ;
;         [c] ALMs used for registers                         ; 1280                  ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 20                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 696 / 29080 ( 2 % )   ; 0 / 29080 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 29080 ( 0 % )     ; 0 / 29080 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ;
;                                                             ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 227 / 2908 ( 8 % )    ; 0 / 2908 ( 0 % )               ;
;     -- Logic LABs                                           ; 225                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 2                     ; 0                              ;
;                                                             ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 423                   ; 0                              ;
;     -- 7 input functions                                    ; 0                     ; 0                              ;
;     -- 6 input functions                                    ; 1                     ; 0                              ;
;     -- 5 input functions                                    ; 3                     ; 0                              ;
;     -- 4 input functions                                    ; 1                     ; 0                              ;
;     -- <=3 input functions                                  ; 388                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 923                   ; 0                              ;
; Memory ALUT usage                                           ; 30                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 30                    ; 0                              ;
;                                                             ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                ;
;         -- Primary logic registers                          ; 2708 / 58160 ( 5 % )  ; 0 / 58160 ( 0 % )              ;
;         -- Secondary logic registers                        ; 175 / 58160 ( < 1 % ) ; 0 / 58160 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                ;
;         -- Design implementation registers                  ; 2718                  ; 0                              ;
;         -- Routing optimization registers                   ; 165                   ; 0                              ;
;                                                             ;                       ;                                ;
;                                                             ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                              ;
; I/O pins                                                    ; 2                     ; 0                              ;
; I/O registers                                               ; 0                     ; 0                              ;
; Total block memory bits                                     ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 0                     ; 0                              ;
; DSP block                                                   ; 45 / 150 ( 30 % )     ; 0 / 150 ( 0 % )                ;
; Clock enable block                                          ; 2 / 116 ( 1 % )       ; 0 / 116 ( 0 % )                ;
;                                                             ;                       ;                                ;
; Connections                                                 ;                       ;                                ;
;     -- Input Connections                                    ; 0                     ; 0                              ;
;     -- Registered Input Connections                         ; 0                     ; 0                              ;
;     -- Output Connections                                   ; 0                     ; 0                              ;
;     -- Registered Output Connections                        ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Internal Connections                                        ;                       ;                                ;
;     -- Total Connections                                    ; 16549                 ; 0                              ;
;     -- Registered Connections                               ; 5514                  ; 0                              ;
;                                                             ;                       ;                                ;
; External Connections                                        ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Partition Interface                                         ;                       ;                                ;
;     -- Input Ports                                          ; 1                     ; 0                              ;
;     -- Output Ports                                         ; 1                     ; 0                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Registered Ports                                            ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                            ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; sysclk ; M16   ; 5B       ; 68           ; 22           ; 60           ; 3033                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; fpga_awake ; T10   ; 3B       ; 17           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------+
; I/O Bank Usage                                                           ;
+----------+----------------+---------------+--------------+---------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+----------------+---------------+--------------+---------------+
; B1L      ; 0 / 0 ( -- )   ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 1 / 32 ( 3 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 48 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 1 / 16 ( 6 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 80 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 32 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 396        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 398        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 356        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A7       ; 365        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 363        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 354        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 352        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 334        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 322        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 310        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 308        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A17      ; 293        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 291        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 294        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 292        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A22      ; 286        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA1      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 33         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 59         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA8      ; 62         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA9      ; 69         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA10     ; 67         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 85         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 93         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 91         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 96         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ; 107        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA18     ; 109        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 110        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 112        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA22     ; 117        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 35         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 37         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 56         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB6      ; 54         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ; 61         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB8      ; 64         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ; 78         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 80         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB12     ; 88         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 86         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB15     ; 94         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB17     ; 99         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ; 101        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 102        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB21     ; 104        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 115        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 358        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 360        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 362        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 355        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 342        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 332        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 320        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 317        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 296        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 274        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 272        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B20      ; 270        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 277        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 284        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C1       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 400        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 364        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C8       ; 370        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 357        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C11      ; 340        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C13      ; 333        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C15      ; 315        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 298        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C18      ; 285        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 283        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 268        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ; 275        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 366        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 368        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 369        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 339        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 331        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D17      ; 299        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 269        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 266        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 282        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E1       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 397        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E7       ; 374        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E9       ; 367        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 359        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E12      ; 341        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 323        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 307        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 301        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E19      ; 267        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ; 288        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 264        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ; 280        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 399        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 372        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 361        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 345        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 330        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ; 325        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 318        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 309        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 262        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 289        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 287        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 290        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ; 278        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G1       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 395        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 371        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G8       ; 350        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 343        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 328        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 337        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 329        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 316        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 302        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 300        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 303        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G20      ; 279        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 265        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 276        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 394        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 373        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 348        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 353        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 326        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 335        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 327        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 319        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 313        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ; 311        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H18      ; 305        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H20      ; 281        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ; 263        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 393        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 347        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ; 349        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J9       ; 351        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ; 324        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ; 321        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J17      ; 312        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 306        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 304        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J21      ; 271        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J22      ; 273        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 392        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 346        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 338        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ; 314        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 206        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ; 297        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 295        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 211        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 213        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 391        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 344        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L8       ; 336        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ; 208        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L18      ; 212        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L19      ; 210        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L20      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L22      ; 205        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 28         ; 3A       ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ; 50         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M7       ; 52         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M8       ; 66         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M9       ; 68         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ; 200        ; 5B       ; sysclk                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M17      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M18      ; 204        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M19      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M20      ; 207        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M21      ; 209        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 203        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 44         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 60         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N9       ; 84         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 198        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N19      ; 202        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N20      ; 199        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 201        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 30         ; 3A       ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 42         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P7       ; 53         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P8       ; 58         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ; 82         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 77         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 122        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ; 179        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P17      ; 181        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P18      ; 180        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P19      ; 178        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P20      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 176        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 29         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 40         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R6       ; 38         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R7       ; 51         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R9       ; 73         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 79         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R11      ; 81         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R12      ; 75         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 124        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R15      ; 173        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R16      ; 175        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 177        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; R21      ; 174        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 172        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ; 31         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T7       ; 46         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 48         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 63         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ; 71         ; 3B       ; fpga_awake                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T12      ; 90         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 92         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ; 106        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T15      ; 171        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ; 169        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 167        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 166        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 168        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T22      ; 170        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 47         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U7       ; 39         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U8       ; 41         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 65         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 74         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 76         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U13      ; 89         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U15      ; 108        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 130        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U21      ; 131        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U22      ; 126        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 36         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ; 32         ; 3A       ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 49         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 55         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 57         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ; 87         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ; 98         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V15      ; 100        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ; 114        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 129        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 127        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 111        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V21      ; 128        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 34         ; 3A       ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W6       ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 43         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ; 45         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W11      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W12      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W16      ; 116        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W19      ; 113        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W21      ; 125        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W22      ; 120        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y9       ; 72         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 70         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 83         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y14      ; 95         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y15      ; 97         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 103        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 105        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y19      ; 121        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 119        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ; 123        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y22      ; 118        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; Compilation Hierarchy Node                                                 ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                ; Entity Name                             ; Library Name ;
+----------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; |top                                                                       ; 801.0 (1.0)          ; 1496.5 (2.5)                     ; 695.5 (1.5)                                       ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 393 (3)             ; 2883 (4)                  ; 0 (0)         ; 0                 ; 0     ; 45         ; 2    ; 0            ; |top                                                                                                                                                                                                                                                                                                                               ; top                                     ; work         ;
;    |fir_altera_wrapper:fir_altera_wrapper_inst|                            ; 800.0 (0.0)          ; 1494.0 (0.5)                     ; 694.0 (0.5)                                       ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 390 (1)             ; 2879 (1)                  ; 0 (0)         ; 0                 ; 0     ; 45         ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst                                                                                                                                                                                                                                                                                    ; fir_altera_wrapper                      ; work         ;
;       |FIR_90TAPS:fir_90taps_inst|                                         ; 800.0 (0.0)          ; 1493.5 (0.0)                     ; 693.5 (0.0)                                       ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 389 (0)             ; 2878 (0)                  ; 0 (0)         ; 0                 ; 0     ; 45         ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst                                                                                                                                                                                                                                                         ; FIR_90TAPS                              ; fir_90taps   ;
;          |FIR_90TAPS_0002:fir_90taps_inst|                                 ; 800.0 (0.0)          ; 1493.5 (0.0)                     ; 693.5 (0.0)                                       ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 389 (0)             ; 2878 (0)                  ; 0 (0)         ; 0                 ; 0     ; 45         ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst                                                                                                                                                                                                                         ; FIR_90TAPS_0002                         ; fir_90taps   ;
;             |FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|                 ; 800.0 (0.0)          ; 1493.5 (0.0)                     ; 693.5 (0.0)                                       ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 389 (0)             ; 2878 (0)                  ; 0 (0)         ; 0                 ; 0     ; 45         ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst                                                                                                                                                                            ; FIR_90TAPS_0002_ast                     ; fir_90taps   ;
;                |FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core| ; 800.0 (500.3)        ; 1493.0 (1075.8)                  ; 693.0 (575.5)                                     ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 389 (387)           ; 2877 (2038)               ; 0 (0)         ; 0                 ; 0     ; 45         ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core                                                                                                                  ; FIR_90TAPS_0002_rtl_core                ; fir_90taps   ;
;                   |altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|      ; 21.5 (0.0)           ; 22.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem                                                                ; altera_syncram                          ; work         ;
;                      |altera_syncram_llu3:auto_generated|                  ; 21.5 (0.0)           ; 22.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated                             ; altera_syncram_llu3                     ; work         ;
;                         |altsyncram_opb4:altsyncram1|                      ; 21.5 (21.5)          ; 22.5 (22.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1 ; altsyncram_opb4                         ; work         ;
;                   |dspba_delay:d_u0_m0_wo0_compute_q_11|                   ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11                                                                             ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:d_u0_m0_wo0_compute_q_12|                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_12                                                                             ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_split32_c_11|            ; 0.0 (0.0)            ; 7.5 (7.5)                        ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_split32_c_11                                                                      ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr100|                 ; 12.0 (12.0)          ; 15.5 (15.5)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr100                                                                           ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr117|                 ; 13.5 (13.5)          ; 14.8 (14.8)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr117                                                                           ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr118|                 ; 14.5 (14.5)          ; 14.8 (14.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr118                                                                           ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr119|                 ; 14.0 (14.0)          ; 15.0 (15.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr119                                                                           ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr120|                 ; 12.5 (12.5)          ; 14.7 (14.7)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr120                                                                           ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr121|                 ; 13.5 (13.5)          ; 14.5 (14.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr121                                                                           ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr122|                 ; 9.5 (9.5)            ; 14.7 (14.7)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr122                                                                           ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr123|                 ; 7.5 (7.5)            ; 15.0 (15.0)                      ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr123                                                                           ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr124|                 ; 8.0 (8.0)            ; 15.0 (15.0)                      ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr124                                                                           ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr125|                 ; 7.0 (7.0)            ; 15.0 (15.0)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr125                                                                           ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr126|                 ; 4.0 (4.0)            ; 15.0 (15.0)                      ; 11.0 (11.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr126                                                                           ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr127|                 ; 4.0 (4.0)            ; 15.0 (15.0)                      ; 11.0 (11.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr127                                                                           ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr128|                 ; 3.0 (3.0)            ; 14.8 (14.8)                      ; 11.8 (11.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr128                                                                           ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr129|                 ; 2.5 (2.5)            ; 14.7 (14.7)                      ; 12.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr129                                                                           ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr130|                 ; 6.8 (6.8)            ; 14.7 (14.7)                      ; 7.9 (7.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr130                                                                           ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr131|                 ; 8.3 (8.3)            ; 14.5 (14.5)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr131                                                                           ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr132|                 ; 10.6 (10.6)          ; 14.3 (14.3)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr132                                                                           ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr91|                  ; 14.3 (14.3)          ; 14.3 (14.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr91                                                                            ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr92|                  ; 15.0 (15.0)          ; 15.0 (15.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr92                                                                            ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr93|                  ; 15.0 (15.0)          ; 15.2 (15.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr93                                                                            ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr94|                  ; 15.0 (15.0)          ; 15.0 (15.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr94                                                                            ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr95|                  ; 15.0 (15.0)          ; 15.0 (15.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr95                                                                            ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr96|                  ; 15.0 (15.0)          ; 15.0 (15.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr96                                                                            ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr97|                  ; 12.5 (12.5)          ; 15.0 (15.0)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr97                                                                            ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr98|                  ; 12.0 (12.0)          ; 14.8 (14.8)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr98                                                                            ; dspba_delay                             ; fir_90taps   ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr99|                  ; 12.0 (12.0)          ; 14.8 (14.8)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr99                                                                            ; dspba_delay                             ; fir_90taps   ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|            ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                             ; auk_dspip_avalon_streaming_source_hpfir ; fir_90taps   ;
+----------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                       ;
+------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name       ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; fpga_awake ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sysclk     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; sysclk              ;                   ;         ;
+---------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                            ; Location       ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11|delay_signals[0][0]           ; FF_X17_Y12_N14 ; 19      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11|delay_signals[0][0]~DUPLICATE ; FF_X17_Y12_N13 ; 27      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_12|delay_signals[0][0]           ; FF_X17_Y13_N17 ; 13      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr32_sticky_ena_q[0]                          ; FF_X31_Y19_N26 ; 31      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; fir_altera_wrapper:fir_altera_wrapper_inst|reset_gen[0]                                                                                                                                                                                                                         ; FF_X1_Y8_N2    ; 2948    ; Async. clear ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sysclk                                                                                                                                                                                                                                                                          ; PIN_M16        ; 2958    ; Clock        ; yes    ; Global Clock         ; GCLK9            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                           ;
+---------------------------------------------------------+-------------+---------+----------------------+------------------+---------------------------+
; Name                                                    ; Location    ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------+-------------+---------+----------------------+------------------+---------------------------+
; fir_altera_wrapper:fir_altera_wrapper_inst|reset_gen[0] ; FF_X1_Y8_N2 ; 2948    ; Global Clock         ; GCLK2            ; --                        ;
; sysclk                                                  ; PIN_M16     ; 2958    ; Global Clock         ; GCLK9            ; --                        ;
+---------------------------------------------------------+-------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+--------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF  ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+--------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem|altera_syncram_llu3:auto_generated|altsyncram_opb4:altsyncram1|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; Single Clock ; 31           ; 30           ; 31           ; 30           ; yes                    ; no                      ; no                     ; yes                     ; 930  ; 31                          ; 30                          ; 31                          ; 30                          ; 930                 ; 0           ; 30         ; None ; LAB_X32_Y21_N0, LAB_X32_Y20_N0 ;                      ;                 ;                 ;          ;                        ;               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+--------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------------+
; Fitter DSP Block Usage Summary                          ;
+-------------------------------------------+-------------+
; Statistic                                 ; Number Used ;
+-------------------------------------------+-------------+
; Sum of two 18x18 with systolic register   ; 45          ;
; Total number of DSP blocks                ; 45          ;
;                                           ;             ;
; Fixed Point Signed Multiplier             ; 90          ;
; Fixed Point Dedicated Pre-Adder           ; 90          ;
; Fixed Point Dedicated Coefficient Storage ; 90          ;
; Fixed Point Dedicated Output Adder Chain  ; 42          ;
+-------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                    ; Mode                                    ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult1~mac  ; Sum of two 18x18 with systolic register ; DSP_X16_Y9_N0  ; Signed              ; --                     ; --                     ; yes                    ; --                     ; --                     ; yes                    ; yes             ; yes                            ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult3~mac  ; Sum of two 18x18 with systolic register ; DSP_X16_Y11_N0 ; Signed              ; --                     ; --                     ; yes                    ; --                     ; --                     ; yes                    ; yes             ; yes                            ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult5~mac  ; Sum of two 18x18 with systolic register ; DSP_X16_Y13_N0 ; Signed              ; --                     ; --                     ; yes                    ; --                     ; --                     ; yes                    ; yes             ; yes                            ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult59~mac ; Sum of two 18x18 with systolic register ; DSP_X24_Y9_N0  ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult27~mac ; Sum of two 18x18 with systolic register ; DSP_X34_Y9_N0  ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult7~mac  ; Sum of two 18x18 with systolic register ; DSP_X16_Y15_N0 ; Signed              ; --                     ; --                     ; yes                    ; --                     ; --                     ; yes                    ; yes             ; yes                            ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult61~mac ; Sum of two 18x18 with systolic register ; DSP_X24_Y11_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult29~mac ; Sum of two 18x18 with systolic register ; DSP_X34_Y11_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult9~mac  ; Sum of two 18x18 with systolic register ; DSP_X16_Y17_N0 ; Signed              ; --                     ; --                     ; yes                    ; --                     ; --                     ; yes                    ; yes             ; yes                            ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult63~mac ; Sum of two 18x18 with systolic register ; DSP_X24_Y13_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult31~mac ; Sum of two 18x18 with systolic register ; DSP_X34_Y13_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult11~mac ; Sum of two 18x18 with systolic register ; DSP_X16_Y19_N0 ; Signed              ; --                     ; --                     ; yes                    ; --                     ; --                     ; yes                    ; yes             ; yes                            ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult65~mac ; Sum of two 18x18 with systolic register ; DSP_X24_Y15_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult33~mac ; Sum of two 18x18 with systolic register ; DSP_X34_Y15_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult13~mac ; Sum of two 18x18 with systolic register ; DSP_X16_Y21_N0 ; Signed              ; --                     ; --                     ; yes                    ; --                     ; --                     ; yes                    ; yes             ; yes                            ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult67~mac ; Sum of two 18x18 with systolic register ; DSP_X24_Y17_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult35~mac ; Sum of two 18x18 with systolic register ; DSP_X34_Y17_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult15~mac ; Sum of two 18x18 with systolic register ; DSP_X16_Y23_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; --                     ; yes                    ; yes             ; yes                            ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult69~mac ; Sum of two 18x18 with systolic register ; DSP_X24_Y19_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult37~mac ; Sum of two 18x18 with systolic register ; DSP_X34_Y19_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult17~mac ; Sum of two 18x18 with systolic register ; DSP_X16_Y25_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult71~mac ; Sum of two 18x18 with systolic register ; DSP_X24_Y21_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult39~mac ; Sum of two 18x18 with systolic register ; DSP_X34_Y21_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult19~mac ; Sum of two 18x18 with systolic register ; DSP_X16_Y27_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult73~mac ; Sum of two 18x18 with systolic register ; DSP_X24_Y23_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult41~mac ; Sum of two 18x18 with systolic register ; DSP_X34_Y23_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult21~mac ; Sum of two 18x18 with systolic register ; DSP_X16_Y29_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult75~mac ; Sum of two 18x18 with systolic register ; DSP_X24_Y25_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult43~mac ; Sum of two 18x18 with systolic register ; DSP_X34_Y25_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult23~mac ; Sum of two 18x18 with systolic register ; DSP_X16_Y31_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult77~mac ; Sum of two 18x18 with systolic register ; DSP_X24_Y27_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult45~mac ; Sum of two 18x18 with systolic register ; DSP_X34_Y27_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult25~mac ; Sum of two 18x18 with systolic register ; DSP_X16_Y33_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; no                           ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult79~mac ; Sum of two 18x18 with systolic register ; DSP_X24_Y29_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult47~mac ; Sum of two 18x18 with systolic register ; DSP_X34_Y29_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult81~mac ; Sum of two 18x18 with systolic register ; DSP_X24_Y31_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult49~mac ; Sum of two 18x18 with systolic register ; DSP_X34_Y31_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult83~mac ; Sum of two 18x18 with systolic register ; DSP_X24_Y33_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult51~mac ; Sum of two 18x18 with systolic register ; DSP_X34_Y33_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult85~mac ; Sum of two 18x18 with systolic register ; DSP_X24_Y35_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult53~mac ; Sum of two 18x18 with systolic register ; DSP_X34_Y35_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult87~mac ; Sum of two 18x18 with systolic register ; DSP_X24_Y37_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult55~mac ; Sum of two 18x18 with systolic register ; DSP_X34_Y37_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; yes                          ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult89~mac ; Sum of two 18x18 with systolic register ; DSP_X24_Y39_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; no                           ; no                           ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult57~mac ; Sum of two 18x18 with systolic register ; DSP_X34_Y39_N0 ; Signed              ; --                     ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; yes             ; no                             ; yes                 ; yes                           ; no                           ; no                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+--------------------------------------------------------+
; Routing Usage Summary                                  ;
+------------------------------+-------------------------+
; Routing Resource Type        ; Usage                   ;
+------------------------------+-------------------------+
; Block interconnects          ; 3,922 / 217,884 ( 2 % ) ;
; C12 interconnects            ; 38 / 10,080 ( < 1 % )   ;
; C2 interconnects             ; 1,274 / 87,208 ( 1 % )  ;
; C4 interconnects             ; 999 / 41,360 ( 2 % )    ;
; DQS bus muxes                ; 0 / 21 ( 0 % )          ;
; DQS-18 I/O buses             ; 0 / 21 ( 0 % )          ;
; DQS-9 I/O buses              ; 0 / 21 ( 0 % )          ;
; Direct links                 ; 916 / 217,884 ( < 1 % ) ;
; Global clocks                ; 2 / 16 ( 13 % )         ;
; Horizontal periphery clocks  ; 0 / 12 ( 0 % )          ;
; Local interconnects          ; 1,514 / 58,160 ( 3 % )  ;
; Quadrant clocks              ; 0 / 88 ( 0 % )          ;
; R14 interconnects            ; 51 / 9,228 ( < 1 % )    ;
; R14/C12 interconnect drivers ; 79 / 15,096 ( < 1 % )   ;
; R3 interconnects             ; 1,540 / 94,896 ( 2 % )  ;
; R6 interconnects             ; 1,956 / 194,640 ( 1 % ) ;
; Spine clocks                 ; 14 / 180 ( 8 % )        ;
; Wire stub REs                ; 0 / 11,606 ( 0 % )      ;
+------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 2         ; 0            ; 0            ; 2         ; 2         ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 2            ; 2            ; 2            ; 2            ; 2            ; 0         ; 2            ; 2            ; 0         ; 0         ; 2            ; 1            ; 2            ; 2            ; 2            ; 2            ; 1            ; 2            ; 2            ; 2            ; 2            ; 1            ; 2            ; 2            ; 2            ; 2            ; 2            ; 2            ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; fpga_awake         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sysclk             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; sysclk          ; sysclk               ; 435.1             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                               ; Destination Register                                                                                                                                                                                                                   ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[26][14]                                         ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult83~237                ; 0.460             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_split32_c_11|delay_signals[0][6]  ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[15][6]  ; 0.458             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[2][6]                                           ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[1][6]   ; 0.457             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[8][14]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult65~237                ; 0.456             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[18][12]                                         ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[17][12] ; 0.454             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[20][14]                                         ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult77~237                ; 0.454             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr95|delay_signals[1][6]        ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[21][6]  ; 0.454             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[3][1]                                           ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[2][1]   ; 0.442             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[16][14]                                         ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult41~236                ; 0.441             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[11][1]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][1]  ; 0.440             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[4][8]                                           ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[3][8]   ; 0.440             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[6][14]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult31~236                ; 0.440             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[10][12]                                         ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[9][12]  ; 0.439             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[23][9]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][9]  ; 0.438             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[29][1]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][1]  ; 0.438             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[24][14]                                         ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult49~236                ; 0.438             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[1][0]                                           ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[0][0]   ; 0.437             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[9][6]                                           ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[8][6]   ; 0.437             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[27][10]                                         ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][10] ; 0.437             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[1][10]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[0][10]  ; 0.437             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[1][12]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[0][12]  ; 0.437             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[1][14]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult59~300                ; 0.437             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr92|delay_signals[1][13]       ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[24][13] ; 0.437             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[21][3]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][3]  ; 0.436             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[21][5]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][5]  ; 0.436             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[15][1]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][1]  ; 0.435             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[17][3]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][3]  ; 0.435             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[11][3]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[10][3]  ; 0.435             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[25][8]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][8]  ; 0.435             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[19][10]                                         ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[18][10] ; 0.435             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[15][10]                                         ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[14][10] ; 0.435             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[7][10]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[6][10]  ; 0.435             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[13][12]                                         ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][12] ; 0.435             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr96|delay_signals[1][2]        ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[20][2]  ; 0.435             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr96|delay_signals[1][11]       ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[20][11] ; 0.435             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_split32_c_11|delay_signals[0][14] ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult11~295                ; 0.435             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr96|delay_signals[1][14]       ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult21~295                ; 0.435             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[25][1]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][1]  ; 0.434             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[19][5]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][5]  ; 0.434             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_split32_c_11|delay_signals[0][9]  ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[12][9]  ; 0.433             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[29][10]                                         ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][10] ; 0.433             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_split32_c_11|delay_signals[0][13] ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[12][13] ; 0.433             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[20][0]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[19][0]  ; 0.433             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[5][0]                                           ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[4][0]   ; 0.431             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[11][2]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][2]  ; 0.431             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[23][11]                                         ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][11] ; 0.431             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr98|delay_signals[1][2]        ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[18][2]  ; 0.430             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[25][0]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[24][0]  ; 0.429             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[13][0]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[12][0]  ; 0.429             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[3][1]                                           ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][1]   ; 0.429             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[19][2]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[18][2]  ; 0.429             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[3][2]                                           ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][2]   ; 0.429             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[15][8]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][8]  ; 0.429             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[17][10]                                         ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][10] ; 0.429             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[9][4]                                           ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[8][4]   ; 0.428             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[27][8]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[26][8]  ; 0.423             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[8][11]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[7][11]  ; 0.422             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[16][0]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[15][0]  ; 0.421             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[29][0]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[28][0]  ; 0.419             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[1][8]                                           ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[0][8]   ; 0.419             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[1][9]                                           ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[0][9]   ; 0.419             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[7][11]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[6][11]  ; 0.419             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[1][11]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[0][11]  ; 0.419             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[29][14]                                         ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult55~299                ; 0.419             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[1][14]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult27~299                ; 0.419             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[17][5]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][5]  ; 0.417             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[3][7]                                           ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][7]   ; 0.417             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[17][12]                                         ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][12] ; 0.417             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[17][13]                                         ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][13] ; 0.417             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr97|delay_signals[1][7]        ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[19][7]  ; 0.416             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[27][0]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][0]  ; 0.415             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[27][1]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[26][1]  ; 0.415             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[1][2]                                           ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[0][2]   ; 0.415             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[1][4]                                           ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[0][4]   ; 0.415             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[1][7]                                           ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[0][7]   ; 0.415             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[1][13]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[0][13]  ; 0.415             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr92|delay_signals[1][3]        ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[24][3]  ; 0.415             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[29][0]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][0]  ; 0.413             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[29][4]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[28][4]  ; 0.413             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[13][10]                                         ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[12][10] ; 0.413             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[25][13]                                         ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[24][13] ; 0.413             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[17][13]                                         ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[16][13] ; 0.413             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_split32_c_11|delay_signals[0][2]  ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[12][2]  ; 0.411             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_split32_c_11|delay_signals[0][4]  ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[12][4]  ; 0.411             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_split32_c_11|delay_signals[0][5]  ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[12][5]  ; 0.411             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_split32_c_11|delay_signals[0][7]  ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[12][7]  ; 0.411             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_split32_c_11|delay_signals[0][12] ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_a0[12][12] ; 0.411             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr98|delay_signals[1][12]       ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[18][12] ; 0.411             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr98|delay_signals[1][13]       ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma2_b0[18][13] ; 0.411             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr98|delay_signals[1][14]       ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult19~295                ; 0.411             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr100|delay_signals[1][14]      ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|Mult17~295                ; 0.411             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[23][0]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][0]  ; 0.411             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_d[23][2]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma0_b0[22][2]  ; 0.411             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[17][3]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[16][3]  ; 0.402             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[15][11]                                         ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[14][11] ; 0.402             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[23][13]                                         ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[22][13] ; 0.402             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[11][13]                                         ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[10][13] ; 0.402             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[21][4]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][4]  ; 0.402             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[3][10]                                          ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[2][10]  ; 0.402             ;
; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_d[21][12]                                         ; fir_altera_wrapper:fir_altera_wrapper_inst|FIR_90TAPS:fir_90taps_inst|FIR_90TAPS_0002:fir_90taps_inst|FIR_90TAPS_0002_ast:FIR_90TAPS_0002_ast_inst|FIR_90TAPS_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cma1_b0[20][12] ; 0.402             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEFA5F23C6 for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): sysclk~inputCLKENA0 with 5088 fanout uses global clock CLKCTRL_G9
    Info (11162): fir_altera_wrapper:fir_altera_wrapper_inst|reset_gen[0]~CLKENA0 with 5048 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332104): Reading SDC File: 'timing.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    2.500       sysclk
Info (176235): Finished register packing
    Extra Info (176218): Packed 3195 registers into blocks of type DSP block
    Extra Info (176218): Packed 30 registers into blocks of type MLAB cell
    Extra Info (176220): Created 930 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:13
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:13
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:23
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y24 to location X33_Y36
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (11888): Total time spent on timing analysis during the Fitter is 9.56 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:14
Info (144001): Generated suppressed messages file C:/Users/foedis32/TCAS-II-00594-2016/Altera_16.0/project/output_files/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 2499 megabytes
    Info: Processing ended: Thu Aug 04 20:14:27 2016
    Info: Elapsed time: 00:01:44
    Info: Total CPU time (on all processors): 00:01:51


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/foedis32/TCAS-II-00594-2016/Altera_16.0/project/top.fit.smsg.


