module aludec (
    input  logic       opb5,       // op[5]
    input  logic [2:0] funct3,
    input  logic       funct7b5,   // funct7[5]
    input  logic [1:0] ALUOp,
    output logic [2:0] ALUControl
);
    logic RtypeSub;

    assign RtypeSub = funct7b5 & opb5; 

    always_comb
        case(ALUOp)
            2'b00:   ALUControl = 3'b000; // add (lw, sw, addi)
            2'b01:   ALUControl = 3'b001; // sub 
            default: case(funct3)         // R-type or I-type ALU
                        3'b000: if (RtypeSub) ALUControl = 3'b001; // sub 
                                else          ALUControl = 3'b000; // add 
                        3'b010:               ALUControl = 3'b101; // slt 
                        3'b110:               ALUControl = 3'b011; // or 
                        3'b111:               ALUControl = 3'b010; // and 
                        default:              ALUControl = 3'bxxx; // undefined
                     endcase
        endcase
endmodule