{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.136744",
   "Default View_TopLeft":"-278,-1134",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port BRAM_PORTA -pg 1 -lvl 0 -x -10 -y 860 -defaultsOSRD
preplace port BRAM_PORTB -pg 1 -lvl 0 -x -10 -y 880 -defaultsOSRD
preplace port port-id_RESET -pg 1 -lvl 0 -x -10 -y 450 -defaultsOSRD
preplace port port-id_CLOCK -pg 1 -lvl 0 -x -10 -y 470 -defaultsOSRD
preplace port port-id_RX_VALID -pg 1 -lvl 0 -x -10 -y 550 -defaultsOSRD
preplace port port-id_RX_ENABLE -pg 1 -lvl 0 -x -10 -y 530 -defaultsOSRD
preplace port port-id_RX_CLOCK -pg 1 -lvl 0 -x -10 -y 490 -defaultsOSRD
preplace port port-id_RX_RESET -pg 1 -lvl 0 -x -10 -y 510 -defaultsOSRD
preplace port port-id_FPGA_REG_WRITE_STROBE -pg 1 -lvl 14 -x 8380 -y 510 -defaultsOSRD
preplace portBus RX_IDATA -pg 1 -lvl 0 -x -10 -y 570 -defaultsOSRD
preplace portBus RX_QDATA -pg 1 -lvl 0 -x -10 -y 590 -defaultsOSRD
preplace portBus POWER -pg 1 -lvl 14 -x 8380 -y 870 -defaultsOSRD
preplace portBus DETECTION_THRESHOLD -pg 1 -lvl 0 -x -10 -y 800 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_ADDRESS -pg 1 -lvl 14 -x 8380 -y 470 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_DATA -pg 1 -lvl 14 -x 8380 -y 490 -defaultsOSRD
preplace portBus SELECT_AXI_REGS_MODE -pg 1 -lvl 0 -x -10 -y 650 -defaultsOSRD
preplace inst rx_clock_domain_cros_0 -pg 1 -lvl 1 -x 190 -y 520 -defaultsOSRD
preplace inst data_interleaver_0 -pg 1 -lvl 2 -x 580 -y 700 -defaultsOSRD
preplace inst data_delay_0 -pg 1 -lvl 3 -x 1020 -y 610 -defaultsOSRD
preplace inst act_power_0 -pg 1 -lvl 13 -x 8060 -y 860 -defaultsOSRD
preplace inst timing_acquisition_8_0 -pg 1 -lvl 4 -x 1590 -y 600 -defaultsOSRD
preplace inst hier_fft_ofdm -pg 1 -lvl 6 -x 3040 -y 950 -defaultsOSRD
preplace inst hier_atan -pg 1 -lvl 4 -x 1590 -y 1200 -defaultsOSRD
preplace inst hier_rotation -pg 1 -lvl 4 -x 1590 -y 960 -defaultsOSRD
preplace inst equalizer_time_frequ_0 -pg 1 -lvl 5 -x 2250 -y 850 -defaultsOSRD
preplace inst axi_regs_mux_0 -pg 1 -lvl 13 -x 8060 -y 490 -defaultsOSRD
preplace inst hier_atan_constellation -pg 1 -lvl 6 -x 3040 -y 230 -defaultsOSRD
preplace inst hier_rotation_constellation -pg 1 -lvl 6 -x 3040 -y 510 -defaultsOSRD
preplace inst constellation_tracker_0 -pg 1 -lvl 7 -x 3970 -y 200 -defaultsOSRD
preplace inst descrambler_0 -pg 1 -lvl 11 -x 6780 -y 350 -defaultsOSRD
preplace inst output_ser2par_0 -pg 1 -lvl 12 -x 7350 -y 340 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 1 -x 190 -y 870 -defaultsOSRD
preplace inst demapper_soft_0 -pg 1 -lvl 8 -x 4870 -y 300 -defaultsOSRD
preplace inst deinterleaver_soft_0 -pg 1 -lvl 9 -x 5510 -y 280 -defaultsOSRD
preplace inst viterbi_soft_0 -pg 1 -lvl 10 -x 6170 -y 260 -defaultsOSRD
preplace netloc CLOCK_0_1 1 0 13 20 380 400 440 810 440 1270 1080 1890 1080 2660 80 3580 400 4460 130 5210 80 5860 70 6500 210 7110 210 7640
preplace netloc DETECTION_THRESHOLD_0_1 1 0 4 NJ 800 NJ 800 NJ 800 1310J
preplace netloc RESET_0_1 1 0 13 30 390 390 450 790 450 1260 790 1880 1070 2640 70 3590 410 4480 140 5220 90 5870 80 6490 230 7090 220 7630
preplace netloc RX_CLOCK_0_1 1 0 1 NJ 490
preplace netloc RX_ENABLE_0_1 1 0 1 NJ 530
preplace netloc RX_IDATA_0_1 1 0 1 NJ 570
preplace netloc RX_QDATA_0_1 1 0 1 NJ 590
preplace netloc RX_RESET_0_1 1 0 1 NJ 510
preplace netloc RX_VALID_0_1 1 0 1 NJ 550
preplace netloc SELECT_AXI_REGS_MODE_0_1 1 0 13 10J 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 3520J 420 4440J 30 NJ 30 NJ 30 NJ 30 NJ 30 7760J
preplace netloc act_power_0_POWER 1 13 1 NJ 870
preplace netloc axi_regs_mux_0_FPGA_REG_WRITE_DATA 1 13 1 NJ 490
preplace netloc axi_regs_mux_0_FPGA_REG_WRITE_STROBE 1 13 1 NJ 510
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_CNTR 1 5 3 2670 90 3570J 430 4350
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_I 1 5 3 2680 100 3400J 450 4420
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_Q 1 5 3 2690 110 3540J 440 4390
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_STROBE 1 5 3 2700 120 3460J 510 4430
preplace netloc constellation_tracker_0_CONSTELLATION_BPSK_AMPLITUDE_REFERENCE 1 7 1 4470 150n
preplace netloc constellation_tracker_0_CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER 1 7 1 4450 130n
preplace netloc constellation_tracker_0_CONSTELLATION_DATA_OUT_VALID 1 7 6 4510 50 NJ 50 NJ 50 NJ 50 NJ 50 7740J
preplace netloc constellation_tracker_0_CONSTELLATION_IDATA_OUT 1 7 6 4520 60 NJ 60 NJ 60 NJ 60 NJ 60 7730J
preplace netloc constellation_tracker_0_CONSTELLATION_QDATA_OUT 1 7 6 4500 100 NJ 100 5840J 520 NJ 520 NJ 520 NJ
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_CNTR_IN 1 5 3 2690 630 NJ 630 4370
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_DATA_IN_STROBE 1 5 3 2700 390 3430J 460 4400
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_IDATA_IN 1 5 3 2700 620 NJ 620 4380
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_PHASE_IN 1 5 3 2680 640 NJ 640 4410
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_QDATA_IN 1 5 3 2690 360 3450J 470 4360
preplace netloc data_delay_0_DATA_OUT_STROBE 1 3 10 1250 390 1920 380 NJ 380 3420J 480 4500J 470 NJ 470 NJ 470 NJ 470 NJ 470 7680
preplace netloc data_delay_0_IDATA_OUT 1 3 10 1300 400 1930 350 NJ 350 3440J 490 NJ 490 NJ 490 NJ 490 NJ 490 NJ 490 7700
preplace netloc data_delay_0_IDATA_OUT_DELAY_16 1 3 1 N 570
preplace netloc data_delay_0_IDATA_OUT_DELAY_32 1 3 1 N 610
preplace netloc data_delay_0_IDATA_OUT_DELAY_48 1 3 1 N 650
preplace netloc data_delay_0_IDATA_OUT_DELAY_64 1 3 1 N 690
preplace netloc data_delay_0_QDATA_OUT 1 3 10 1310 410 1940 390 2560J 370 3410J 520 NJ 520 NJ 520 5810J 530 NJ 530 NJ 530 7710
preplace netloc data_delay_0_QDATA_OUT_DELAY_16 1 3 1 N 590
preplace netloc data_delay_0_QDATA_OUT_DELAY_32 1 3 1 N 630
preplace netloc data_delay_0_QDATA_OUT_DELAY_48 1 3 1 N 670
preplace netloc data_delay_0_QDATA_OUT_DELAY_64 1 3 1 N 710
preplace netloc data_interleaver_0_DATA_OUT_STROBE 1 2 1 780 650n
preplace netloc data_interleaver_0_IDATA_OUT 1 2 1 760 610n
preplace netloc data_interleaver_0_QDATA_OUT 1 2 1 770 630n
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_16QAM 1 9 4 5800 620 NJ 620 NJ 620 NJ
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_16QAM_DIST_0B 1 9 1 N 380
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_16QAM_DIST_1B 1 9 1 N 320
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_BPSK 1 9 4 5850 540 NJ 540 NJ 540 7660J
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_BPSK_DIST_0B 1 9 1 N 340
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_BPSK_DIST_1B 1 9 1 N 280
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_QPSK 1 9 4 5820 600 NJ 600 NJ 600 NJ
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_QPSK_DIST_0B 1 9 1 N 360
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_QPSK_DIST_1B 1 9 1 N 300
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_START_MARKER 1 9 1 N 180
preplace netloc deinterleaver_soft_0_DEINTERLEAVER_STROBE 1 9 4 5860 550 NJ 550 NJ 550 7650J
preplace netloc demapper_soft_0_DEMAPPING_16QAM 1 8 1 N 280
preplace netloc demapper_soft_0_DEMAPPING_16QAM_DIST_0B 1 8 1 N 400
preplace netloc demapper_soft_0_DEMAPPING_16QAM_DIST_1B 1 8 1 N 340
preplace netloc demapper_soft_0_DEMAPPING_BPSK 1 8 1 N 240
preplace netloc demapper_soft_0_DEMAPPING_BPSK_DIST_0B 1 8 1 N 360
preplace netloc demapper_soft_0_DEMAPPING_BPSK_DIST_1B 1 8 1 N 300
preplace netloc demapper_soft_0_DEMAPPING_QPSK 1 8 1 N 260
preplace netloc demapper_soft_0_DEMAPPING_QPSK_DIST_0B 1 8 1 N 380
preplace netloc demapper_soft_0_DEMAPPING_QPSK_DIST_1B 1 8 1 N 320
preplace netloc demapper_soft_0_DEMAPPING_START_MARKER 1 8 1 N 200
preplace netloc demapper_soft_0_DEMAPPING_STROBE 1 8 1 N 220
preplace netloc descrambler_0_DESCRAMBLED_OUTPUT 1 11 1 7070 330n
preplace netloc descrambler_0_DESCRAMBLED_OUTPUT_LAST 1 11 1 7050 370n
preplace netloc descrambler_0_DESCRAMBLED_OUTPUT_VALID 1 11 1 7060 350n
preplace netloc equalizer_time_frequ_0_FFT_DATA_IN_FIRST_SYMBOL_MARKER 1 5 1 N 1010
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_DATA 1 5 8 2690J 650 NJ 650 4520J 500 NJ 500 NJ 500 NJ 500 NJ 500 7660
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_1 1 5 8 2650J 660 NJ 660 4490J 40 NJ 40 NJ 40 NJ 40 NJ 40 7750
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_2 1 5 8 2700J 670 NJ 670 NJ 670 NJ 670 5880J 510 NJ 510 NJ 510 7650
preplace netloc equalizer_time_frequ_0_ROTATION_DATA_IN_MARKER 1 3 3 1290 1310 NJ 1310 2610
preplace netloc equalizer_time_frequ_0_ROTATION_DATA_IN_STROBE 1 3 3 1310 1090 NJ 1090 2580
preplace netloc equalizer_time_frequ_0_ROTATION_IDATA_IN 1 3 3 1280 1320 NJ 1320 2590
preplace netloc equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF 1 3 3 1250 1330 NJ 1330 2570
preplace netloc equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF_STROBE 1 3 3 1320 1290 NJ 1290 2550
preplace netloc equalizer_time_frequ_0_ROTATION_QDATA_IN 1 3 3 1300 1100 NJ 1100 2560
preplace netloc fft_ofdm_0_FFT_DATA_OUT_LAST 1 6 1 3530 160n
preplace netloc fft_ofdm_0_FFT_DATA_OUT_VALID 1 6 7 3510 530 4530J 510 NJ 510 5870J 480 NJ 480 NJ 480 NJ
preplace netloc fft_ofdm_0_FFT_IDATA_OUT 1 6 7 3470 560 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 7600J
preplace netloc fft_ofdm_0_FFT_QDATA_OUT 1 6 7 3490 570 NJ 570 NJ 570 NJ 570 NJ 570 NJ 570 7720J
preplace netloc hier_atan_ATAN_PHASE_OUT 1 4 1 1950 920n
preplace netloc hier_atan_ATAN_PHASE_OUT_STROBE 1 4 1 1870 900n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_AMPLITUDE_OUT 1 6 1 3480 240n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT 1 6 1 N 220
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT_CNTR 1 6 1 3390 240n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT_STROBE 1 6 1 N 200
preplace netloc hier_fft_ofdm_FFT_DATA_OUT_FIRST_SYMBOL_MARKER 1 6 1 3550 180n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_DATA_OUT_CNTR 1 6 1 3560 340n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_DATA_OUT_STROBE 1 6 1 3380 280n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_IDATA_OUT 1 6 1 3480 300n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_QDATA_OUT 1 6 1 3390 320n
preplace netloc output_ser2par_0_PARALLEL_OUTPUT 1 12 1 7620 320n
preplace netloc output_ser2par_0_PARALLEL_OUTPUT_LAST 1 12 1 7590 360n
preplace netloc output_ser2par_0_PARALLEL_OUTPUT_VALID 1 12 1 7610 340n
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_I 1 3 3 1240 1340 NJ 1340 2630
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_Q 1 3 3 1230 1350 NJ 1350 2620
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_STROBE 1 3 3 1300 1300 1950J 1280 2600
preplace netloc receiver_802_11p_0_FFT_DATA_IN_START 1 5 1 N 990
preplace netloc receiver_802_11p_0_FFT_DATA_IN_STROBE 1 5 1 N 970
preplace netloc receiver_802_11p_0_FFT_IDATA_IN 1 5 1 N 930
preplace netloc receiver_802_11p_0_FFT_QDATA_IN 1 5 1 N 950
preplace netloc receiver_802_11p_0_FPGA_REG_WRITE_ADDRESS 1 13 1 NJ 470
preplace netloc rotation_block_0_ROTATION_DATA_OUT_MARKER 1 4 1 1860 950n
preplace netloc rotation_block_0_ROTATION_DATA_OUT_STROBE 1 4 1 1860 930n
preplace netloc rotation_block_0_ROTATION_IDATA_OUT 1 4 1 1860 970n
preplace netloc rotation_block_0_ROTATION_QDATA_OUT 1 4 1 1860 990n
preplace netloc rx_clock_domain_cros_0_DATA_STROBE 1 1 1 350 540n
preplace netloc rx_clock_domain_cros_0_IDATA 1 1 1 370 500n
preplace netloc rx_clock_domain_cros_0_QDATA 1 1 1 360 520n
preplace netloc timing_acquisition_8_0_DETECTION_SIGNAL_DETECTED 1 4 1 1900 570n
preplace netloc timing_acquisition_8_0_DETECTION_STROBE 1 4 1 1910 550n
preplace netloc timing_acquisition_8_0_DETECTION_STS_AUTOCORR_I 1 4 1 1870 630n
preplace netloc timing_acquisition_8_0_DETECTION_STS_AUTOCORR_Q 1 4 1 1860 650n
preplace netloc viterbi_hard_0_VITERBI_RX_ENDED 1 4 7 1950 60 NJ 60 3500J 500 4510J 480 NJ 480 5830J 460 6460
preplace netloc viterbi_hard_0_VITERBI_SIGNAL_VALID 1 10 3 6510 220 7080 200 7690J
preplace netloc viterbi_soft_0_VITERBI_DECODED_OUTPUT 1 10 1 6470 280n
preplace netloc viterbi_soft_0_VITERBI_DECODED_OUTPUT_VALID 1 10 1 6480 260n
preplace netloc viterbi_soft_0_VITERBI_SIGNAL 1 10 3 N 240 7100J 230 7670J
preplace netloc BRAM_PORTA_0_1 1 0 1 NJ 860
preplace netloc BRAM_PORTB_0_1 1 0 1 NJ 880
levelinfo -pg 1 -10 190 580 1020 1590 2250 3040 3970 4870 5510 6170 6780 7350 8060 8380
pagesize -pg 1 -db -bbox -sgen -280 0 8680 1360
"
}

