{"vcs1":{"timestamp_begin":1735304982.121215698, "rt":1.48, "ut":0.55, "st":0.27}}
{"vcselab":{"timestamp_begin":1735304983.674081880, "rt":0.98, "ut":0.30, "st":0.19}}
{"link":{"timestamp_begin":1735304984.732781424, "rt":0.42, "ut":0.14, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735304981.486439593}
{"VCS_COMP_START_TIME": 1735304981.486439593}
{"VCS_COMP_END_TIME": 1735304987.041075767}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331628}}
{"stitch_vcselab": {"peak_mem": 223372}}
