5 18 1fd80 0 3 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (foo) 2 -i (top) 2 -vcd (err3.1.vcd) 2 -o (err3.1.cdd) 2 -v (err3.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 foo "top" 0 err3.1.v 24 36 1 
2 1 30 30 30 8000c 0 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 b 1 25 400000d 1 0 0 0 1 17 1 1 0 0 0 0
1 a 2 28 1070004 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
3 1 foo.u$0 "top.u$0" 0 err3.1.v 30 34 1 
2 2 31 31 31 50005 0 1 1000 0 0 1 1 b
2 3 31 31 31 10001 0 1 1400 0 0 1 1 a
2 4 31 31 31 10005 0 37 2 2 3
2 5 32 32 32 20003 0 0 1000 0 0 32 48 a 0
2 6 32 32 32 10003 0 2c 1002 5 0 32 18 0 ffffffff 0 0 0 0
2 7 33 33 33 50008 0 0 21000 0 0 1 16 1 0
2 8 33 33 33 10001 0 1 1400 0 0 1 1 a
2 9 33 33 33 10008 0 37 2 7 8
4 4 11 6 6 4
4 6 0 9 0 4
4 9 0 0 0 4
