Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Apr 24 19:36:04 2023
| Host         : medamine-MacBookProWin10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bowling_game_wrapper_control_sets_placed.rpt
| Design       : bowling_game_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |            7 |
| Yes          | No                    | No                     |              47 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              37 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                        Enable Signal                        |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | bowling_game_i/clock_div_25Mhz_0/U0/div                     |                                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | bowling_game_i/controller_0/U0/color_cycle_clock[6]_i_1_n_0 |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | bowling_game_i/clock_div_25Mhz_0/U0/div                     | bowling_game_i/vga_ctrl_0/U0/horizontal_count |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | bowling_game_i/controller_0/U0/pixel_y                      |                                               |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | bowling_game_i/controller_0/U0/pixel_x                      |                                               |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | bowling_game_i/vga_ctrl_0/U0/horizontal_count               | bowling_game_i/vga_ctrl_0/U0/vertical_count   |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG |                                                             |                                               |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | bowling_game_i/pixel_pusher_0/U0/addr_counter[17]_i_2_n_0   | bowling_game_i/pixel_pusher_0/U0/clear        |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | bowling_game_i/controller_0/U0/fb_pixel_0                   |                                               |                7 |             21 |         3.00 |
|  clk_IBUF_BUFG |                                                             | bowling_game_i/clock_div_25Mhz_0/U0/clear     |                7 |             26 |         3.71 |
+----------------+-------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+


