Microchip MPLAB XC8 Compiler V2.46

Linker command line:

-W-3 \
  --edf=C:\Program Files\Microchip\xc8\v2.46\pic\dat\20240104201356_en.msgs \
  -cn \
  -h+dist/default/debug\multiherramienta_proyecto_universidad.X.debug.sym \
  --cmf=dist/default/debug\multiherramienta_proyecto_universidad.X.debug.cmf \
  -z -Q18F45K50 -oC:\Users\admin\AppData\Local\Temp\xcAsfu8.\driver_tmp_3.o \
  --defsym=__MPLAB_BUILD=1 --fixupoverflow=error \
  -Mdist/default/debug/multiherramienta_proyecto_universidad.X.debug.map \
  --md=C:\Users\admin\AppData\Local\Temp\xcAsfu8.\driver_tmp_0.dat -E1 \
  -ver=XC8 Compiler --acfsm=1493 -ACODE=00h-07FFFh -ACONST=00h-07FFFh \
  -ASMALLCONST=0800h-08FFhx120 -AMEDIUMCONST=0800h-07FFFh -ACOMRAM=01h-05Fh \
  -AABS1=00h-07FFh -ABIGRAM=01h-07FFh -ARAM=060h-0FFh,0100h-01FFhx7 \
  -ABANK0=060h-0FFh -ABANK1=0100h-01FFh -ABANK2=0200h-02FFh \
  -ABANK3=0300h-03FFh -ABANK4=0400h-04FFh -ABANK5=0500h-05FFh \
  -ABANK6=0600h-06FFh -ABANK7=0700h-07FFh -ASFR=0F53h-0F5Fh,0F60h-0FFCh \
  -ABIGSFR=0F53h-0FFCh -ACONFIG=0300000h-030000Dh -AIDLOC=0200000h-0200007h \
  -AEEDATA=0F00000h-0F000FFh -peeprom_data=EEDATA \
  -preset_vec=00h,intcode,sivt_hi,intcodelo,sivt_lo,powerup,init \
  -pramtop=0800h -psmallconst=SMALLCONST -pmediumconst=MEDIUMCONST \
  -pconst=CONST -AFARRAM=00h-00h \
  -prdata=COMRAM,nvrram=COMRAM,nvbit=COMRAM,rbss=COMRAM,rbit=COMRAM \
  -pfarbss=FARRAM,fardata=FARRAM,nvFARRAM=FARRAM \
  -pintsave_regs=BIGRAM,bigbss=BIGRAM,bigdata=BIGRAM -pbss=RAM \
  -pidata=CODE,irdata=CODE,ibigdata=CODE,ifardata=CODE -prparam=COMRAM \
  C:\Users\admin\AppData\Local\Temp\xcAsfu8.\driver_tmp_9.o \
  dist/default/debug\multiherramienta_proyecto_universidad.X.debug.o 

Object code version is 3.11

Machine type is 18F45K50



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\admin\AppData\Local\Temp\xcAsfu8.\driver_tmp_9.o
                config                           300000   300000        E        0       4
                init                                  2        2        4        0       0
                reset_vec                             0        0        2        0       0
dist/default/debug\multiherramienta_proyecto_universidad.X.debug.o
                config                           300000   300000        E        0       4
                smallconst                          800      800       A8      400       0
                text4                               8A8      8A8      216      454       0
                text3                               ABE      ABE      140      454       0
                text2                               C64      C64       2E      454       0
                text1                               C9E      C9E        4      454       0
                text0                               BFE      BFE       66      454       0
                cstackCOMRAM                          1        1        C        1       1
                bssCOMRAM                             D        D        1        1       1
                cinit                               C92      C92        C      454       0

TOTAL           Name                               Link     Load   Length     Space
        CLASS   CODE           
                init                                  2        2        4         0
                reset_vec                             0        0        2         0
                text4                               8A8      8A8      216         0
                text3                               ABE      ABE      140         0
                text2                               C64      C64       2E         0
                text1                               C9E      C9E        4         0
                text0                               BFE      BFE       66         0
                cinit                               C92      C92        C         0

        CLASS   CONST          

        CLASS   SMALLCONST     
                smallconst                          800      800       A8         0

        CLASS   MEDIUMCONST    

        CLASS   COMRAM         
                cstackCOMRAM                          1        1        C         1
                bssCOMRAM                             D        D        1         1

        CLASS   ABS1           

        CLASS   BIGRAM         

        CLASS   RAM            

        CLASS   BANK0          

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   BANK4          

        CLASS   BANK5          

        CLASS   BANK6          

        CLASS   BANK7          

        CLASS   SFR            

        CLASS   BIGSFR         

        CLASS   CONFIG         
                config                           300000   300000        E         4

        CLASS   IDLOC          

        CLASS   EEDATA         

        CLASS   FARRAM         

        CLASS   HEAP           

        CLASS   STACK          



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class

                reset_vec                      000000  000006  000006         0       0  CODE    
                cstackCOMRAM                   000001  00000D  00000E         1       1  COMRAM  
                smallconst                     000800  0000A8  0008A8       400       0  SMALLCON
                text4                          0008A8  0003FA  000CA2       454       0  CODE    


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            000060-0000FF               A0
        BANK1            000100-0001FF              100
        BANK2            000200-0002FF              100
        BANK3            000300-0003FF              100
        BANK4            000400-0004FF              100
        BANK5            000500-0005FF              100
        BANK6            000600-0006FF              100
        BANK7            000700-0007FF              100
        BIGRAM           00000E-0007FF              7F2
        BIGSFR           000F53-000FFC               AA
        CODE             000006-0007FF              7FA
                         000CA2-007FFF             735E
        COMRAM           00000E-00005F               52
        CONST            000006-0007FF              7FA
                         000CA2-007FFF             735E
        EEDATA           F00000-F000FF              100
        IDLOC            200000-200007                8
        MEDIUMCONST      000CA2-007FFF             735E
        RAM              000060-0007FF              100
        SFR              000F53-000FFC                D
        SMALLCONST       000CA2-007FFF              100

                                  Symbol Table

Clock_Init@bItTimeEn      cstackCOMRAM 000007
Clock_Init@bStatus        cstackCOMRAM 000003
Clock_Init@bStatus_588    cstackCOMRAM 000004
Clock_Init@bStatus_589    cstackCOMRAM 000005
Clock_Init@bStatus_592    cstackCOMRAM 000006
Clock_Init@returnCode     cstackCOMRAM 000008
Clock_Init@s16Timeout     cstackCOMRAM 000001
UART_Init@baudrate        cstackCOMRAM 000009
UART_select_baud@baudrate cstackCOMRAM 000001
_ANSELC                   (abs)        000F5D
_BAUDCON1                 (abs)        000FB8
_BRG161                   (abs)        007DC3
_BRGH1                    (abs)        007D62
_CREN                     (abs)        007D5C
_Clock_Init               text4        0008A8
_LATAbits                 (abs)        000F89
_OSCCON2bits              (abs)        000FD2
_OSCCONbits               (abs)        000FD3
_OSCTUNEbits              (abs)        000F9B
_PIR1bits                 (abs)        000F9E
_RCREG                    (abs)        000FAE
_RCREG1                   (abs)        000FAE
_RCSTAbits                (abs)        000FAB
_SPBRG                    (abs)        000FAF
_SPBRGH                   (abs)        000FB0
_SPEN                     (abs)        007D5F
_SYNC1                    (abs)        007D64
_TRISAbits                (abs)        000F92
_TRISC6                   (abs)        007CA6
_TRISC7                   (abs)        007CA7
_TRMT                     (abs)        007D61
_TXEN1                    (abs)        007D65
_TXREG1                   (abs)        000FAD
_TXSTA1bits               (abs)        000FAC
_TXSTAbits                (abs)        000FAC
_UART_Init                text2        000C64
_UART_Rx                  text1        000C9E
_UART_select_baud         text3        000ABE
__HRAM                    (abs)        000000
__H__absolute__           __absolute__ 000000
__Habs1                   abs1         000000
__Hbank0                  bank0        000000
__Hbank1                  bank1        000000
__Hbank2                  bank2        000000
__Hbank3                  bank3        000000
__Hbank4                  bank4        000000
__Hbank5                  bank5        000000
__Hbank6                  bank6        000000
__Hbank7                  bank7        000000
__Hbigbss                 bigbss       000000
__Hbigdata                bigdata      000000
__Hbigram                 bigram       000000
__Hbigsfr                 bigsfr       000000
__Hbss                    bss          000000
__HbssCOMRAM              bssCOMRAM    000000
__Hcinit                  cinit        000000
__Hclrtext                clrtext      000000
__Hcomram                 comram       000000
__Hconfig                 config       30000E
__Hconst                  const        000000
__HcstackCOMRAM           cstackCOMRAM 000000
__Hdata                   data         000000
__Heeprom_data            eeprom_data  000000
__Hfarbss                 farbss       000000
__Hfardata                fardata      000000
__Hheap                   heap         000000
__Hibigdata               ibigdata     000000
__Hidata                  idata        000000
__Hidloc                  idloc        000000
__Hifardata               ifardata     000000
__Hinit                   init         000006
__Hintcode                intcode      000002
__Hintcode_body           intcode_body 000000
__Hintcodelo              intcodelo    000002
__Hintentry               intentry     000000
__Hintret                 intret       000000
__Hintsave_regs           intsave_regs 000000
__Hirdata                 irdata       000000
__Hmediumconst            mediumconst  000000
__HnvFARRAM               nvFARRAM     000000
__Hnvbit                  nvbit        000000
__Hnvrram                 nvrram       000000
__Hparam                  rparam       000000
__Hpowerup                powerup      000002
__Hram                    ram          000000
__Hramtop                 ramtop       000800
__Hrbit                   rbit         000000
__Hrbss                   rbss         000000
__Hrdata                  rdata        000000
__Hreset_vec              reset_vec    000002
__Hrparam                 rparam       000000
__Hsfr                    sfr          000000
__Hsivt_hi                sivt_hi      000002
__Hsivt_lo                sivt_lo      000002
__Hsmallconst             smallconst   0008A8
__Hspace_0                (abs)        000CA2
__Hspace_1                (abs)        00000E
__Hspace_2                (abs)        000000
__Hspace_4                (abs)        60000E
__Hstack                  stack        000000
__Hstruct                 struct       000000
__Htemp                   temp         000000
__Htext                   text         000000
__Htext0                  text0        000000
__Htext1                  text1        000000
__Htext2                  text2        000000
__Htext3                  text3        000000
__Htext4                  text4        000000
__LRAM                    (abs)        000001
__L__absolute__           __absolute__ 000000
__Labs1                   abs1         000000
__Lbank0                  bank0        000000
__Lbank1                  bank1        000000
__Lbank2                  bank2        000000
__Lbank3                  bank3        000000
__Lbank4                  bank4        000000
__Lbank5                  bank5        000000
__Lbank6                  bank6        000000
__Lbank7                  bank7        000000
__Lbigbss                 bigbss       000000
__Lbigdata                bigdata      000000
__Lbigram                 bigram       000000
__Lbigsfr                 bigsfr       000000
__Lbss                    bss          000000
__LbssCOMRAM              bssCOMRAM    000000
__Lcinit                  cinit        000000
__Lclrtext                clrtext      000000
__Lcomram                 comram       000000
__Lconfig                 config       000000
__Lconst                  const        000000
__LcstackCOMRAM           cstackCOMRAM 000000
__Ldata                   data         000000
__Leeprom_data            eeprom_data  000000
__Lfarbss                 farbss       000000
__Lfardata                fardata      000000
__Lheap                   heap         000000
__Libigdata               ibigdata     000000
__Lidata                  idata        000000
__Lidloc                  idloc        000000
__Lifardata               ifardata     000000
__Linit                   init         000002
__Lintcode                intcode      000002
__Lintcode_body           intcode_body 000000
__Lintcodelo              intcodelo    000002
__Lintentry               intentry     000000
__Lintret                 intret       000000
__Lintsave_regs           intsave_regs 000000
__Lirdata                 irdata       000000
__Lmediumconst            mediumconst  000000
__LnvFARRAM               nvFARRAM     000000
__Lnvbit                  nvbit        000000
__Lnvrram                 nvrram       000000
__Lparam                  rparam       000000
__Lpowerup                powerup      000002
__Lram                    ram          000000
__Lramtop                 ramtop       000800
__Lrbit                   rbit         000000
__Lrbss                   rbss         000000
__Lrdata                  rdata        000000
__Lreset_vec              reset_vec    000000
__Lrparam                 rparam       000000
__Lsfr                    sfr          000000
__Lsivt_hi                sivt_hi      000002
__Lsivt_lo                sivt_lo      000002
__Lsmallconst             smallconst   000800
__Lspace_0                (abs)        000000
__Lspace_1                (abs)        000000
__Lspace_2                (abs)        000000
__Lspace_4                (abs)        000000
__Lstack                  stack        000000
__Lstruct                 struct       000000
__Ltemp                   temp         000000
__Ltext                   text         000000
__Ltext0                  text0        000000
__Ltext1                  text1        000000
__Ltext2                  text2        000000
__Ltext3                  text3        000000
__Ltext4                  text4        000000
__S0                      (abs)        000CA2
__S1                      (abs)        00000E
__S4                      (abs)        000000
__S5                      (abs)        000000
___heap_hi                (abs)        000000
___heap_lo                (abs)        000000
___inthi_sp               stack        000000
___inthi_stack_hi         stack        000000
___inthi_stack_lo         stack        000000
___intlo_sp               stack        000000
___intlo_stack_hi         stack        000000
___intlo_stack_lo         stack        000000
___param_bank             (abs)        000000
___rparam_used            (abs)        000001
___sp                     stack        000000
___stack_hi               stack        000000
___stack_lo               stack        000000
__accesstop               (abs)        000060
__activetblptr            (abs)        000002
__end_of_Clock_Init       text4        000ABE
__end_of_UART_Init        text2        000C92
__end_of_UART_Rx          text1        000CA2
__end_of_UART_select_baud text3        000BFE
__end_of__initialization  cinit        000C94
__end_of_main             text0        000C64
__initialization          cinit        000C92
__mediumconst             mediumconst  000000
__pbssCOMRAM              bssCOMRAM    00000D
__pcinit                  cinit        000C92
__pcstackCOMRAM           cstackCOMRAM 000001
__psmallconst             smallconst   000800
__ptext0                  text0        000BFE
__ptext1                  text1        000C9E
__ptext2                  text2        000C64
__ptext3                  text3        000ABE
__ptext4                  text4        0008A8
__ramtop                  ramtop       000800
__smallconst              smallconst   000800
_main                     text0        000BFE
_readMessage              bssCOMRAM    00000D
end_of_initialization     cinit        000C94
intlevel0                 text         000000
intlevel1                 text         000000
intlevel2                 text         000000
intlevel3                 text         000000
isa$std                   (abs)        000001
isa$xinst                 (abs)        000000
stackhi                   (abs)        000000
stacklo                   (abs)        000000
start                     init         000002
start_initialization      cinit        000C92


MODULE INFORMATION

Module		Function		Class		Link	Load	Size
src/librerias/clock.c
		_Clock_Init    		CODE           	08A8	0000	534

src/librerias/clock.c estimated size: 534

src/main.c
		_main          		CODE           	0BFE	0000	102

src/main.c estimated size: 102

shared
		__initialization		CODE           	0C92	0000	2

shared estimated size: 2

src/librerias/UART.c
		_UART_Rx       		CODE           	0C9E	0000	4
		_UART_Init     		CODE           	0C64	0000	46
		_UART_select_baud		CODE           	0ABE	0000	320

src/librerias/UART.c estimated size: 370

