

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2'
================================================================
* Date:           Mon Aug 12 18:54:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gramSchmidt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.312 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2087|     2087|  13.173 us|  13.173 us|  2087|  2087|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_69_1_VITIS_LOOP_70_2  |     2085|     2085|        40|          2|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    111|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    123|    -|
|Register         |        -|    -|     263|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     263|    234|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+---+----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------+---------------------------+---------+----+---+----+-----+
    |uitofp_32ns_32_7_no_dsp_1_U2  |uitofp_32ns_32_7_no_dsp_1  |        0|   0|  0|   0|    0|
    +------------------------------+---------------------------+---------+----+---+----+-----+
    |Total                         |                           |        0|   0|  0|   0|    0|
    +------------------------------+---------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln69_1_fu_381_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln69_fu_185_p2       |         +|   0|  0|  12|          11|           1|
    |add_ln70_fu_413_p2       |         +|   0|  0|  14|           6|           1|
    |add_ln71_fu_407_p2       |         +|   0|  0|  13|          10|          10|
    |icmp_ln69_fu_179_p2      |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln70_fu_367_p2      |      icmp|   0|  0|  14|           6|           7|
    |select_ln69_1_fu_387_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln69_fu_373_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln16_1_fu_238_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln16_2_fu_244_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln16_3_fu_274_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln16_4_fu_280_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln16_5_fu_286_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln16_6_fu_310_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln16_7_fu_316_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln16_8_fu_322_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln16_fu_232_p2       |       xor|   0|  0|   2|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 111|          62|          50|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_conv11_i6574_load    |   9|          2|   16|         32|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |conv11_i6574_fu_76                    |   9|          2|   16|         32|
    |grp_fu_140_p0                         |  14|          3|   32|         96|
    |grp_fu_145_p0                         |  14|          3|   32|         96|
    |i_fu_80                               |   9|          2|    6|         12|
    |indvar_flatten_fu_84                  |   9|          2|   11|         22|
    |j_fu_72                               |   9|          2|    6|         12|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 123|         27|  134|        333|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln69_1_reg_532                 |   6|   0|    6|          0|
    |add_ln71_reg_537                   |  10|   0|   10|          0|
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv11_i6574_fu_76                 |  16|   0|   16|          0|
    |conv1_reg_511                      |  32|   0|   32|          0|
    |conv_reg_506                       |  32|   0|   32|          0|
    |i_fu_80                            |   6|   0|    6|          0|
    |i_load_reg_516                     |   6|   0|    6|          0|
    |icmp_ln69_reg_461                  |   1|   0|    1|          0|
    |icmp_ln70_reg_521                  |   1|   0|    1|          0|
    |indvar_flatten_fu_84               |  11|   0|   11|          0|
    |j_fu_72                            |   6|   0|    6|          0|
    |lshr_ln16_3_reg_465                |  15|   0|   15|          0|
    |or_ln16_2_reg_496                  |  16|   0|   16|          0|
    |reg_148                            |  32|   0|   32|          0|
    |select_ln69_reg_526                |   6|   0|    6|          0|
    |tmp_2_reg_481                      |  13|   0|   13|          0|
    |xor_ln16_2_reg_470                 |   1|   0|    1|          0|
    |xor_ln16_5_reg_476                 |   1|   0|    1|          0|
    |xor_ln16_8_reg_486                 |   1|   0|    1|          0|
    |zext_ln71_reg_542                  |  10|   0|   64|         54|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 263|   0|  317|         54|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2|  return value|
|grp_fu_435_p_din0   |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2|  return value|
|grp_fu_435_p_din1   |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2|  return value|
|grp_fu_435_p_dout0  |   in|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2|  return value|
|grp_fu_435_p_ce     |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_69_1_VITIS_LOOP_70_2|  return value|
|a_address0          |  out|   10|   ap_memory|                                              a|         array|
|a_ce0               |  out|    1|   ap_memory|                                              a|         array|
|a_we0               |  out|    1|   ap_memory|                                              a|         array|
|a_d0                |  out|   32|   ap_memory|                                              a|         array|
|a_s_address0        |  out|   10|   ap_memory|                                            a_s|         array|
|a_s_ce0             |  out|    1|   ap_memory|                                            a_s|         array|
|a_s_we0             |  out|    1|   ap_memory|                                            a_s|         array|
|a_s_d0              |  out|   32|   ap_memory|                                            a_s|         array|
|q_address0          |  out|   10|   ap_memory|                                              q|         array|
|q_ce0               |  out|    1|   ap_memory|                                              q|         array|
|q_we0               |  out|    1|   ap_memory|                                              q|         array|
|q_d0                |  out|   32|   ap_memory|                                              q|         array|
|q_s_address0        |  out|   10|   ap_memory|                                            q_s|         array|
|q_s_ce0             |  out|    1|   ap_memory|                                            q_s|         array|
|q_s_we0             |  out|    1|   ap_memory|                                            q_s|         array|
|q_s_d0              |  out|   32|   ap_memory|                                            q_s|         array|
+--------------------+-----+-----+------------+-----------------------------------------------+--------------+

