#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Thu Mar 03 14:00:43 2022
# Process ID: 5508
# Current directory: C:/Users/innsolit/lab_fin
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12228 C:\Users\innsolit\lab_fin\lab_fin.xpr
# Log file: C:/Users/innsolit/lab_fin/vivado.log
# Journal file: C:/Users/innsolit/lab_fin\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/innsolit/lab_fin/lab_fin.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/innsolit/lab_fin/lab_fin.srcs/sources_1/new/half_add.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/innsolit/lab_fin/lab_fin.srcs/sim_1/new/half_adder.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/innsolit/lab_fin/lab_fin.srcs/sim_1/new/full_adder.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/innsolit/lab_fin/lab_fin.srcs/sim_1/new/two_bit_adder.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/innsolit/lab_fin/lab_fin.srcs/sim_1/new/half_subtractor.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/innsolit/lab_fin/lab_fin.srcs/sim_1/new/lab_calculator.sv'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_project
****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/innsolit/lab_fin/lab_fin.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 03 14:01:31 2022...
create_project lab_ex C:/Users/innsolit/lab_ex -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
file mkdir C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new
close [ open C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv w ]
add_files C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close [ open C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_subtractor.sv w ]
add_files C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_subtractor.sv
update_compile_order -fileset sources_1
close [ open C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/full_adder.sv w ]
add_files C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/full_adder.sv
update_compile_order -fileset sources_1
close [ open C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/two_bit_adder.sv w ]
add_files C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/two_bit_adder.sv
update_compile_order -fileset sources_1
close [ open C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv w ]
add_files C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
file mkdir C:/Users/innsolit/lab_ex/lab_ex.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/innsolit/lab_ex/lab_ex.srcs/sim_1/new/tb_ha.sv w ]
add_files -fileset sim_1 C:/Users/innsolit/lab_ex/lab_ex.srcs/sim_1/new/tb_ha.sv
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/innsolit/lab_ex/lab_ex.srcs/sim_1/new/tb_hs.sv w ]
add_files -fileset sim_1 C:/Users/innsolit/lab_ex/lab_ex.srcs/sim_1/new/tb_hs.sv
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/innsolit/lab_ex/lab_ex.srcs/sim_1/new/tb_fa.sv w ]
add_files -fileset sim_1 C:/Users/innsolit/lab_ex/lab_ex.srcs/sim_1/new/tb_fa.sv
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/innsolit/lab_ex/lab_ex.srcs/sim_1/new/tb_2ba.sv w ]
add_files -fileset sim_1 C:/Users/innsolit/lab_ex/lab_ex.srcs/sim_1/new/tb_2ba.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/innsolit/lab_ex/lab_ex.srcs/sim_1/new/tb_lc.sv w ]
add_files -fileset sim_1 C:/Users/innsolit/lab_ex/lab_ex.srcs/sim_1/new/tb_lc.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top half_adder [current_fileset]
update_compile_order -fileset sources_1
set_property top lab_calculator [current_fileset]
update_compile_order -fileset sources_1
set_property top half_adder [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: half_adder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:18 ; elapsed = 00:11:40 . Memory (MB): peak = 885.500 ; gain = 678.445
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'half_adder' [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv:23]
INFO: [Synth 8-256] done synthesizing module 'half_adder' (1#1) [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:20 ; elapsed = 00:11:40 . Memory (MB): peak = 920.828 ; gain = 713.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:20 ; elapsed = 00:11:40 . Memory (MB): peak = 920.828 ; gain = 713.773
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:26 ; elapsed = 00:11:45 . Memory (MB): peak = 1183.109 ; gain = 976.055
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1183.109 ; gain = 332.082
set_property top testbench_half_adder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_half_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_half_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sim_1/new/tb_ha.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 0efefd2f9c9e49dda6404fba8dc69bb9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_half_adder_behav xil_defaultlib.testbench_half_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.testbench_half_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_half_adder_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/xsim.dir/testbench_half_adder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 03 14:12:57 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_half_adder_behav -key {Behavioral:sim_1:Functional:testbench_half_adder} -tclbatch {testbench_half_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source testbench_half_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_half_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
file mkdir C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1
file mkdir C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new
close [ open C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc w ]
add_files -fileset constrs_1 C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc]
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_half_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_half_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sim_1/new/tb_ha.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 0efefd2f9c9e49dda6404fba8dc69bb9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_half_adder_behav xil_defaultlib.testbench_half_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.testbench_half_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_half_adder_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/xsim.dir/testbench_half_adder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 03 14:19:48 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_half_adder_behav -key {Behavioral:sim_1:Functional:testbench_half_adder} -tclbatch {testbench_half_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source testbench_half_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_half_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv" into library work [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv:1]
INFO: [filemgmt 20-737] The module currently selected as top, "half_adder", is instantiated more than once in this source hierarchy. All instantiation nodes will be indicated as top modules, however, only one unique set of source file(s) will be used for synthesis and implementation.
INFO: [filemgmt 20-737] The module currently selected as top, "half_adder", is instantiated more than once in this source hierarchy. All instantiation nodes will be indicated as top modules, however, only one unique set of source file(s) will be used for synthesis and implementation.
[Thu Mar 03 14:20:04 2022] Launched synth_1...
Run output will be captured here: C:/Users/innsolit/lab_ex/lab_ex.runs/synth_1/runme.log
launch_runs impl_1
[Thu Mar 03 14:20:36 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 03 14:21:22 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03874A
set_property PROGRAM.FILE {C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/half_adder.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/half_adder.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B03874A
close_hw
set_property target_constrs_file C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc [current_fileset -constrset]
close [ open C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc w ]
add_files -fileset constrs_1 C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc
close_design
set_property target_constrs_file C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc [current_fileset -constrset]
set_property top full_adder [current_fileset]
update_compile_order -fileset sources_1
set_property top testbench_full_adder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: full_adder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:39 ; elapsed = 00:25:03 . Memory (MB): peak = 1292.582 ; gain = 1085.527
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/full_adder.sv:23]
INFO: [Synth 8-638] synthesizing module 'half_adder' [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv:23]
INFO: [Synth 8-256] done synthesizing module 'half_adder' (1#1) [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv:23]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (2#1) [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/full_adder.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:39 ; elapsed = 00:25:03 . Memory (MB): peak = 1292.582 ; gain = 1085.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:39 ; elapsed = 00:25:03 . Memory (MB): peak = 1292.582 ; gain = 1085.527
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc]
WARNING: [Vivado 12-584] No ports matched 'c'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc]
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc]
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:42 ; elapsed = 00:25:05 . Memory (MB): peak = 1307.430 ; gain = 1100.375
7 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv" into library work [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv:1]
INFO: [filemgmt 20-737] The module currently selected as top, "half_adder", is instantiated more than once in this source hierarchy. All instantiation nodes will be indicated as top modules, however, only one unique set of source file(s) will be used for synthesis and implementation.
INFO: [filemgmt 20-737] The module currently selected as top, "half_adder", is instantiated more than once in this source hierarchy. All instantiation nodes will be indicated as top modules, however, only one unique set of source file(s) will be used for synthesis and implementation.
INFO: [filemgmt 20-737] The module currently selected as top, "full_adder", is instantiated more than once in this source hierarchy. All instantiation nodes will be indicated as top modules, however, only one unique set of source file(s) will be used for synthesis and implementation.
[Thu Mar 03 14:26:30 2022] Launched synth_1...
Run output will be captured here: C:/Users/innsolit/lab_ex/lab_ex.runs/synth_1/runme.log
launch_runs impl_1
[Thu Mar 03 14:26:53 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 03 14:27:31 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03874A
set_property PROGRAM.FILE {C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/full_adder.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/full_adder.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
close [ open C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc w ]
add_files -fileset constrs_1 C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc
close_design
close [ open C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc w ]
add_files -fileset constrs_1 C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc
close [ open C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc w ]
add_files -fileset constrs_1 C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc
set_property top testbench_lab_calculator [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top lab_calculator [current_fileset]
update_compile_order -fileset sources_1
set_property target_constrs_file C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc [current_fileset -constrset]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: lab_calculator
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:15 ; elapsed = 00:38:36 . Memory (MB): peak = 1319.406 ; gain = 1112.352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab_calculator' [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv:23]
INFO: [Synth 8-638] synthesizing module 'half_adder' [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv:23]
INFO: [Synth 8-256] done synthesizing module 'half_adder' (1#1) [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv:23]
INFO: [Synth 8-638] synthesizing module 'half_subtractor' [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_subtractor.sv:23]
INFO: [Synth 8-256] done synthesizing module 'half_subtractor' (2#1) [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_subtractor.sv:23]
INFO: [Synth 8-256] done synthesizing module 'lab_calculator' (3#1) [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:15 ; elapsed = 00:38:37 . Memory (MB): peak = 1319.406 ; gain = 1112.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:15 ; elapsed = 00:38:37 . Memory (MB): peak = 1319.406 ; gain = 1112.352
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc]
WARNING: [Vivado 12-584] No ports matched 's'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc]
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc]
WARNING: [Vivado 12-584] No ports matched 'cin'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cin'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc]
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc]
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc]
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc]
WARNING: [Vivado 12-584] No ports matched 'a0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cin0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cin0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc]
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc]
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:19 ; elapsed = 00:38:39 . Memory (MB): peak = 1360.266 ; gain = 1153.211
9 Infos, 26 Warnings, 26 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv" into library work [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv:1]
INFO: [filemgmt 20-737] The module currently selected as top, "half_adder", is instantiated more than once in this source hierarchy. All instantiation nodes will be indicated as top modules, however, only one unique set of source file(s) will be used for synthesis and implementation.
INFO: [filemgmt 20-737] The module currently selected as top, "half_adder", is instantiated more than once in this source hierarchy. All instantiation nodes will be indicated as top modules, however, only one unique set of source file(s) will be used for synthesis and implementation.
INFO: [filemgmt 20-737] The module currently selected as top, "full_adder", is instantiated more than once in this source hierarchy. All instantiation nodes will be indicated as top modules, however, only one unique set of source file(s) will be used for synthesis and implementation.
[Thu Mar 03 14:39:34 2022] Launched synth_1...
Run output will be captured here: C:/Users/innsolit/lab_ex/lab_ex.runs/synth_1/runme.log
launch_runs impl_1
[Thu Mar 03 14:40:14 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 03 14:40:55 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03874A
set_property PROGRAM.FILE {C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/lab_calculator.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/lab_calculator.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
set_property top testbench_two_bit_adder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top two_bit_adder [current_fileset]
update_compile_order -fileset sources_1
set_property target_constrs_file C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc [current_fileset -constrset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:36 ; elapsed = 00:46:06 . Memory (MB): peak = 1360.266 ; gain = 1153.211
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'two_bit_adder' [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/two_bit_adder.sv:23]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/full_adder.sv:23]
INFO: [Synth 8-638] synthesizing module 'half_adder' [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv:23]
INFO: [Synth 8-256] done synthesizing module 'half_adder' (1#1) [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv:23]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (2#1) [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/full_adder.sv:23]
INFO: [Synth 8-256] done synthesizing module 'two_bit_adder' (3#1) [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/two_bit_adder.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:36 ; elapsed = 00:46:07 . Memory (MB): peak = 1360.266 ; gain = 1153.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:36 ; elapsed = 00:46:07 . Memory (MB): peak = 1360.266 ; gain = 1153.211
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc]
WARNING: [Vivado 12-584] No ports matched 'a'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc]
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc]
WARNING: [Vivado 12-584] No ports matched 'a'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cin'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cin'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc]
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc]
WARNING: [Vivado 12-584] No ports matched 'a'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc]
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc]
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc]
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc]
WARNING: [Vivado 12-584] No ports matched 'a'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'y'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'y'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'z'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'z'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1379.723 ; gain = 19.457
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv" into library work [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv:1]
INFO: [filemgmt 20-737] The module currently selected as top, "half_adder", is instantiated more than once in this source hierarchy. All instantiation nodes will be indicated as top modules, however, only one unique set of source file(s) will be used for synthesis and implementation.
INFO: [filemgmt 20-737] The module currently selected as top, "half_adder", is instantiated more than once in this source hierarchy. All instantiation nodes will be indicated as top modules, however, only one unique set of source file(s) will be used for synthesis and implementation.
INFO: [filemgmt 20-737] The module currently selected as top, "full_adder", is instantiated more than once in this source hierarchy. All instantiation nodes will be indicated as top modules, however, only one unique set of source file(s) will be used for synthesis and implementation.
[Thu Mar 03 14:47:04 2022] Launched synth_1...
Run output will be captured here: C:/Users/innsolit/lab_ex/lab_ex.runs/synth_1/runme.log
launch_runs impl_1
[Thu Mar 03 14:47:28 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 03 14:48:29 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03874A
set_property PROGRAM.FILE {C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/two_bit_adder.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/two_bit_adder.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B03874A
close_hw
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_two_bit_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_two_bit_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/two_bit_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sim_1/new/tb_2ba.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_two_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 0efefd2f9c9e49dda6404fba8dc69bb9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_two_bit_adder_behav xil_defaultlib.testbench_two_bit_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.two_bit_adder
Compiling module xil_defaultlib.testbench_two_bit_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_two_bit_adder_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/xsim.dir/testbench_two_bit_adder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 03 14:54:33 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_two_bit_adder_behav -key {Behavioral:sim_1:Functional:testbench_two_bit_adder} -tclbatch {testbench_two_bit_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source testbench_two_bit_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_two_bit_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top half_adder [current_fileset]
update_compile_order -fileset sources_1
set_property top testbench_half_adder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/testbench_two_bit_adder_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_half_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_half_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sim_1/new/tb_ha.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 0efefd2f9c9e49dda6404fba8dc69bb9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_half_adder_behav xil_defaultlib.testbench_half_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.testbench_half_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_half_adder_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/xsim.dir/testbench_half_adder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 03 14:59:23 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_half_adder_behav -key {Behavioral:sim_1:Functional:testbench_half_adder} -tclbatch {testbench_half_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source testbench_half_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_half_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top half_subtractor [current_fileset]
update_compile_order -fileset sources_1
set_property top testbench_half_subtractor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/testbench_half_adder_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/testbench_two_bit_adder_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_half_subtractor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_half_subtractor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_subtractor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_subtractor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sim_1/new/tb_hs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_half_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 0efefd2f9c9e49dda6404fba8dc69bb9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_half_subtractor_behav xil_defaultlib.testbench_half_subtractor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_subtractor
Compiling module xil_defaultlib.testbench_half_subtractor
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_half_subtractor_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/xsim.dir/testbench_half_subtractor_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 03 15:00:25 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_half_subtractor_behav -key {Behavioral:sim_1:Functional:testbench_half_subtractor} -tclbatch {testbench_half_subtractor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source testbench_half_subtractor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_half_subtractor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top full_adder [current_fileset]
update_compile_order -fileset sources_1
set_property top testbench_full_adder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/testbench_half_adder_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/testbench_half_subtractor_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/testbench_two_bit_adder_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_full_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_full_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sim_1/new/tb_fa.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 0efefd2f9c9e49dda6404fba8dc69bb9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_full_adder_behav xil_defaultlib.testbench_full_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.testbench_full_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_full_adder_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/xsim.dir/testbench_full_adder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 03 15:01:16 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_full_adder_behav -key {Behavioral:sim_1:Functional:testbench_full_adder} -tclbatch {testbench_full_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source testbench_full_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_full_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top testbench_lab_calculator [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top lab_calculator [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:11 ; elapsed = 01:02:08 . Memory (MB): peak = 1389.145 ; gain = 1182.090
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab_calculator' [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv:23]
INFO: [Synth 8-638] synthesizing module 'half_adder' [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv:23]
INFO: [Synth 8-256] done synthesizing module 'half_adder' (1#1) [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv:23]
INFO: [Synth 8-638] synthesizing module 'half_subtractor' [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_subtractor.sv:23]
INFO: [Synth 8-256] done synthesizing module 'half_subtractor' (2#1) [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_subtractor.sv:23]
INFO: [Synth 8-256] done synthesizing module 'lab_calculator' (3#1) [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:12 ; elapsed = 01:02:09 . Memory (MB): peak = 1389.145 ; gain = 1182.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:12 ; elapsed = 01:02:09 . Memory (MB): peak = 1389.145 ; gain = 1182.090
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc]
WARNING: [Vivado 12-584] No ports matched 's'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc]
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc]
WARNING: [Vivado 12-584] No ports matched 'cin'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cin'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc]
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc]
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc]
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc]
WARNING: [Vivado 12-584] No ports matched 'a0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cin0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cin0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc]
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc]
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1404.418 ; gain = 15.273
refresh_design
ERROR: [Synth 8-2715] syntax error near ; [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv:32]
INFO: [Synth 8-2350] module lab_calculator ignored due to previous errors [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv:23]
Failed to read verilog 'C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:23 ; elapsed = 01:03:26 . Memory (MB): peak = 1404.418 ; gain = 1197.363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab_calculator' [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv:23]
INFO: [Synth 8-638] synthesizing module 'half_adder' [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv:23]
INFO: [Synth 8-256] done synthesizing module 'half_adder' (1#1) [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv:23]
INFO: [Synth 8-638] synthesizing module 'half_subtractor' [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_subtractor.sv:23]
INFO: [Synth 8-256] done synthesizing module 'half_subtractor' (2#1) [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_subtractor.sv:23]
INFO: [Synth 8-256] done synthesizing module 'lab_calculator' (3#1) [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:24 ; elapsed = 01:03:27 . Memory (MB): peak = 1404.418 ; gain = 1197.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:24 ; elapsed = 01:03:27 . Memory (MB): peak = 1404.418 ; gain = 1197.363
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc]
WARNING: [Vivado 12-584] No ports matched 's'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc]
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc]
WARNING: [Vivado 12-584] No ports matched 'cin'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cin'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc]
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc]
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc]
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc]
WARNING: [Vivado 12-584] No ports matched 'a0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cin0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cin0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's0'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout1'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc]
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc]
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1415.664 ; gain = 11.246
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_lab_calculator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_lab_calculator_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_subtractor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_subtractor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab_calculator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sim_1/new/tb_lc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_lab_calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 0efefd2f9c9e49dda6404fba8dc69bb9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_lab_calculator_behav xil_defaultlib.testbench_lab_calculator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.half_subtractor
Compiling module xil_defaultlib.lab_calculator
Compiling module xil_defaultlib.testbench_lab_calculator
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_lab_calculator_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/xsim.dir/testbench_lab_calculator_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 03 15:04:22 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_lab_calculator_behav -key {Behavioral:sim_1:Functional:testbench_lab_calculator} -tclbatch {testbench_lab_calculator.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source testbench_lab_calculator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_lab_calculator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top half_adder [current_fileset]
update_compile_order -fileset sources_1
set_property top testbench_half_adder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/testbench_lab_calculator_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_half_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_half_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sim_1/new/tb_ha.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 0efefd2f9c9e49dda6404fba8dc69bb9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_half_adder_behav xil_defaultlib.testbench_half_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.testbench_half_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_half_adder_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/xsim.dir/testbench_half_adder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 03 15:12:16 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_half_adder_behav -key {Behavioral:sim_1:Functional:testbench_half_adder} -tclbatch {testbench_half_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source testbench_half_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_half_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top half_subtractor [current_fileset]
update_compile_order -fileset sources_1
set_property top testbench_half_subtractor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/testbench_half_adder_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/testbench_lab_calculator_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_half_subtractor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_half_subtractor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_subtractor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_subtractor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sim_1/new/tb_hs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_half_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 0efefd2f9c9e49dda6404fba8dc69bb9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_half_subtractor_behav xil_defaultlib.testbench_half_subtractor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_subtractor
Compiling module xil_defaultlib.testbench_half_subtractor
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_half_subtractor_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/xsim.dir/testbench_half_subtractor_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 03 15:14:59 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_half_subtractor_behav -key {Behavioral:sim_1:Functional:testbench_half_subtractor} -tclbatch {testbench_half_subtractor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source testbench_half_subtractor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_half_subtractor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top full_adder [current_fileset]
update_compile_order -fileset sources_1
set_property top testbench_full_adder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/testbench_half_adder_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/testbench_half_subtractor_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/testbench_lab_calculator_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_full_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_full_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sim_1/new/tb_fa.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 0efefd2f9c9e49dda6404fba8dc69bb9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_full_adder_behav xil_defaultlib.testbench_full_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.testbench_full_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_full_adder_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/xsim.dir/testbench_full_adder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 03 15:16:14 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_full_adder_behav -key {Behavioral:sim_1:Functional:testbench_full_adder} -tclbatch {testbench_full_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source testbench_full_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_full_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1415.664 ; gain = 0.000
set_property top two_bit_adder [current_fileset]
update_compile_order -fileset sources_1
set_property top testbench_two_bit_adder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_9
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_8
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:08:09 ; elapsed = 01:20:29 . Memory (MB): peak = 1415.664 ; gain = 1208.609
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'two_bit_adder' [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/two_bit_adder.sv:23]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/full_adder.sv:23]
INFO: [Synth 8-638] synthesizing module 'half_adder' [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv:23]
INFO: [Synth 8-256] done synthesizing module 'half_adder' (1#1) [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv:23]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (2#1) [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/full_adder.sv:23]
INFO: [Synth 8-256] done synthesizing module 'two_bit_adder' (3#1) [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/two_bit_adder.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:08:10 ; elapsed = 01:20:30 . Memory (MB): peak = 1415.664 ; gain = 1208.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:08:10 ; elapsed = 01:20:30 . Memory (MB): peak = 1415.664 ; gain = 1208.609
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc]
WARNING: [Vivado 12-584] No ports matched 'a'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/lab_const.xdc]
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc]
WARNING: [Vivado 12-584] No ports matched 'a'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cin'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cin'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_fa.xdc]
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc]
WARNING: [Vivado 12-584] No ports matched 'a'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_hs.xdc]
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc]
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_tba.xdc]
Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc]
WARNING: [Vivado 12-584] No ports matched 'a'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'y'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'y'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'z'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'z'. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1430.066 ; gain = 14.402
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench_two_bit_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_two_bit_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/two_bit_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sim_1/new/tb_2ba.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_two_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 0efefd2f9c9e49dda6404fba8dc69bb9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_two_bit_adder_behav xil_defaultlib.testbench_two_bit_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.two_bit_adder
Compiling module xil_defaultlib.testbench_two_bit_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_two_bit_adder_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav/xsim.dir/testbench_two_bit_adder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 03 15:21:25 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/innsolit/lab_ex/lab_ex.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_two_bit_adder_behav -key {Behavioral:sim_1:Functional:testbench_two_bit_adder} -tclbatch {testbench_two_bit_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source testbench_two_bit_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_two_bit_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv" into library work [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv:1]
INFO: [filemgmt 20-737] The module currently selected as top, "half_adder", is instantiated more than once in this source hierarchy. All instantiation nodes will be indicated as top modules, however, only one unique set of source file(s) will be used for synthesis and implementation.
INFO: [filemgmt 20-737] The module currently selected as top, "full_adder", is instantiated more than once in this source hierarchy. All instantiation nodes will be indicated as top modules, however, only one unique set of source file(s) will be used for synthesis and implementation.
[Thu Mar 03 15:25:19 2022] Launched synth_1...
Run output will be captured here: C:/Users/innsolit/lab_ex/lab_ex.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1
[Thu Mar 03 15:25:46 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 03 15:26:32 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03874A
set_property PROGRAM.FILE {C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/two_bit_adder.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/two_bit_adder.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
set_property top lab_calculator [current_fileset]
update_compile_order -fileset sources_1
set_property top testbench_lab_calculator [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property target_constrs_file C:/Users/innsolit/lab_ex/lab_ex.srcs/constrs_1/new/const_lc.xdc [current_fileset -constrset]
close_design
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv" into library work [C:/Users/innsolit/lab_ex/lab_ex.srcs/sources_1/new/lab_calculator.sv:1]
INFO: [filemgmt 20-737] The module currently selected as top, "half_adder", is instantiated more than once in this source hierarchy. All instantiation nodes will be indicated as top modules, however, only one unique set of source file(s) will be used for synthesis and implementation.
INFO: [filemgmt 20-737] The module currently selected as top, "full_adder", is instantiated more than once in this source hierarchy. All instantiation nodes will be indicated as top modules, however, only one unique set of source file(s) will be used for synthesis and implementation.
[Thu Mar 03 15:36:04 2022] Launched synth_1...
Run output will be captured here: C:/Users/innsolit/lab_ex/lab_ex.runs/synth_1/runme.log
launch_runs impl_1
[Thu Mar 03 15:36:33 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Mar 03 15:37:15 2022] Launched impl_1...
Run output will be captured here: C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03874A
set_property PROGRAM.FILE {C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/lab_calculator.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/innsolit/lab_ex/lab_ex.runs/impl_1/lab_calculator.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 03 15:55:43 2022...
