Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 18 10:38:08 2025
| Host         : LaduNRitu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_led_timing_summary_routed.rpt -pb uart_led_timing_summary_routed.pb -rpx uart_led_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_led
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                     4           
TIMING-18  Warning   Missing input or output delay             1           
XDCH-2     Warning   Same min and max delay values on IO port  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.855      -14.597                      4                  106        0.163        0.000                      0                  106        3.500        0.000                       0                    52  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
clk_pin        {0.000 4.000}        8.000           125.000         
virtual_clock  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin             3.882        0.000                      0                  100        0.163        0.000                      0                  100        3.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk_pin              4.927        0.000                      0                    2        0.296        0.000                      0                    2  
clk_pin        virtual_clock       -3.855      -14.597                      4                    4        3.369        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_ctl_i0/char_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.518ns (14.793%)  route 2.984ns (85.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.124ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          2.050     6.124    meta_harden_rst_i0/CLK
    SLICE_X112Y134       FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y134       FDRE (Prop_fdre_C_Q)         0.518     6.642 r  meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=36, routed)          2.984     9.625    led_ctl_i0/rst_clk_rx
    SLICE_X112Y102       FDRE                                         r  led_ctl_i0/char_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.861    13.626    led_ctl_i0/CLK
    SLICE_X112Y102       FDRE                                         r  led_ctl_i0/char_data_reg[0]/C
                         clock pessimism              0.441    14.067    
                         clock uncertainty           -0.035    14.031    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    13.507    led_ctl_i0/char_data_reg[0]
  -------------------------------------------------------------------
                         required time                         13.507    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_ctl_i0/char_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.518ns (14.793%)  route 2.984ns (85.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.124ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          2.050     6.124    meta_harden_rst_i0/CLK
    SLICE_X112Y134       FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y134       FDRE (Prop_fdre_C_Q)         0.518     6.642 r  meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=36, routed)          2.984     9.625    led_ctl_i0/rst_clk_rx
    SLICE_X112Y102       FDRE                                         r  led_ctl_i0/char_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.861    13.626    led_ctl_i0/CLK
    SLICE_X112Y102       FDRE                                         r  led_ctl_i0/char_data_reg[1]/C
                         clock pessimism              0.441    14.067    
                         clock uncertainty           -0.035    14.031    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    13.507    led_ctl_i0/char_data_reg[1]
  -------------------------------------------------------------------
                         required time                         13.507    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_ctl_i0/char_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.518ns (14.793%)  route 2.984ns (85.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.124ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          2.050     6.124    meta_harden_rst_i0/CLK
    SLICE_X112Y134       FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y134       FDRE (Prop_fdre_C_Q)         0.518     6.642 r  meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=36, routed)          2.984     9.625    led_ctl_i0/rst_clk_rx
    SLICE_X112Y102       FDRE                                         r  led_ctl_i0/char_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.861    13.626    led_ctl_i0/CLK
    SLICE_X112Y102       FDRE                                         r  led_ctl_i0/char_data_reg[2]/C
                         clock pessimism              0.441    14.067    
                         clock uncertainty           -0.035    14.031    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    13.507    led_ctl_i0/char_data_reg[2]
  -------------------------------------------------------------------
                         required time                         13.507    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_ctl_i0/char_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.518ns (14.793%)  route 2.984ns (85.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.124ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          2.050     6.124    meta_harden_rst_i0/CLK
    SLICE_X112Y134       FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y134       FDRE (Prop_fdre_C_Q)         0.518     6.642 r  meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=36, routed)          2.984     9.625    led_ctl_i0/rst_clk_rx
    SLICE_X112Y102       FDRE                                         r  led_ctl_i0/char_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.861    13.626    led_ctl_i0/CLK
    SLICE_X112Y102       FDRE                                         r  led_ctl_i0/char_data_reg[5]/C
                         clock pessimism              0.441    14.067    
                         clock uncertainty           -0.035    14.031    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    13.507    led_ctl_i0/char_data_reg[5]
  -------------------------------------------------------------------
                         required time                         13.507    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_ctl_i0/char_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.518ns (14.793%)  route 2.984ns (85.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.124ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          2.050     6.124    meta_harden_rst_i0/CLK
    SLICE_X112Y134       FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y134       FDRE (Prop_fdre_C_Q)         0.518     6.642 r  meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=36, routed)          2.984     9.625    led_ctl_i0/rst_clk_rx
    SLICE_X112Y102       FDRE                                         r  led_ctl_i0/char_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.861    13.626    led_ctl_i0/CLK
    SLICE_X112Y102       FDRE                                         r  led_ctl_i0/char_data_reg[7]/C
                         clock pessimism              0.441    14.067    
                         clock uncertainty           -0.035    14.031    
    SLICE_X112Y102       FDRE (Setup_fdre_C_R)       -0.524    13.507    led_ctl_i0/char_data_reg[7]
  -------------------------------------------------------------------
                         required time                         13.507    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.518ns (14.793%)  route 2.984ns (85.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.124ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          2.050     6.124    meta_harden_rst_i0/CLK
    SLICE_X112Y134       FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y134       FDRE (Prop_fdre_C_Q)         0.518     6.642 r  meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=36, routed)          2.984     9.625    uart_rx_i0/uart_rx_ctl_i0/rst_clk_rx
    SLICE_X113Y102       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.861    13.626    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X113Y102       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                         clock pessimism              0.441    14.067    
                         clock uncertainty           -0.035    14.031    
    SLICE_X113Y102       FDRE (Setup_fdre_C_R)       -0.429    13.602    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 1.058ns (28.711%)  route 2.627ns (71.289%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          2.055     6.129    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X109Y105       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y105       FDRE (Prop_fdre_C_Q)         0.456     6.585 f  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/Q
                         net (fo=6, routed)           0.999     7.584    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg_n_0_[0]
    SLICE_X110Y105       LUT4 (Prop_lut4_I1_O)        0.152     7.736 f  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_2/O
                         net (fo=4, routed)           0.838     8.574    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X112Y105       LUT4 (Prop_lut4_I3_O)        0.326     8.900 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.411     9.311    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X111Y105       LUT4 (Prop_lut4_I0_O)        0.124     9.435 r  uart_rx_i0/uart_rx_ctl_i0/state[1]_i_1/O
                         net (fo=1, routed)           0.379     9.814    uart_rx_i0/uart_rx_ctl_i0/state[1]_i_1_n_0
    SLICE_X111Y105       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.860    13.625    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X111Y105       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.441    14.066    
                         clock uncertainty           -0.035    14.030    
    SLICE_X111Y105       FDRE (Setup_fdre_C_D)       -0.047    13.983    uart_rx_i0/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.518ns (16.148%)  route 2.690ns (83.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.124ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          2.050     6.124    meta_harden_rst_i0/CLK
    SLICE_X112Y134       FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y134       FDRE (Prop_fdre_C_Q)         0.518     6.642 r  meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=36, routed)          2.690     9.331    uart_rx_i0/uart_rx_ctl_i0/rst_clk_rx
    SLICE_X111Y102       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.861    13.626    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X111Y102       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                         clock pessimism              0.441    14.067    
                         clock uncertainty           -0.035    14.031    
    SLICE_X111Y102       FDRE (Setup_fdre_C_R)       -0.429    13.602    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.518ns (16.148%)  route 2.690ns (83.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.124ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          2.050     6.124    meta_harden_rst_i0/CLK
    SLICE_X112Y134       FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y134       FDRE (Prop_fdre_C_Q)         0.518     6.642 r  meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=36, routed)          2.690     9.331    uart_rx_i0/uart_rx_ctl_i0/rst_clk_rx
    SLICE_X111Y102       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.861    13.626    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X111Y102       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                         clock pessimism              0.441    14.067    
                         clock uncertainty           -0.035    14.031    
    SLICE_X111Y102       FDRE (Setup_fdre_C_R)       -0.429    13.602    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.518ns (16.148%)  route 2.690ns (83.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.124ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          2.050     6.124    meta_harden_rst_i0/CLK
    SLICE_X112Y134       FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y134       FDRE (Prop_fdre_C_Q)         0.518     6.642 r  meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=36, routed)          2.690     9.331    uart_rx_i0/uart_rx_ctl_i0/rst_clk_rx
    SLICE_X111Y102       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.861    13.626    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X111Y102       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                         clock pessimism              0.441    14.067    
                         clock uncertainty           -0.035    14.031    
    SLICE_X111Y102       FDRE (Setup_fdre_C_R)       -0.429    13.602    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  4.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_ctl_i0/char_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.451%)  route 0.113ns (44.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.719     1.806    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X111Y102       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.141     1.947 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=2, routed)           0.113     2.060    led_ctl_i0/D[0]
    SLICE_X112Y102       FDRE                                         r  led_ctl_i0/char_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.995     2.337    led_ctl_i0/CLK
    SLICE_X112Y102       FDRE                                         r  led_ctl_i0/char_data_reg[0]/C
                         clock pessimism             -0.516     1.822    
    SLICE_X112Y102       FDRE (Hold_fdre_C_D)         0.075     1.897    led_ctl_i0/char_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_pipeline_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_ctl_i0/led_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.718     1.805    led_ctl_i0/CLK
    SLICE_X112Y103       FDRE                                         r  led_ctl_i0/led_pipeline_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDRE (Prop_fdre_C_Q)         0.148     1.953 r  led_ctl_i0/led_pipeline_reg_reg[3]/Q
                         net (fo=1, routed)           0.059     2.012    led_ctl_i0/led_pipeline_reg_reg_n_0_[3]
    SLICE_X113Y103       FDRE                                         r  led_ctl_i0/led_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.994     2.336    led_ctl_i0/CLK
    SLICE_X113Y103       FDRE                                         r  led_ctl_i0/led_o_reg[3]/C
                         clock pessimism             -0.519     1.818    
    SLICE_X113Y103       FDRE (Hold_fdre_C_D)         0.018     1.836    led_ctl_i0/led_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.718     1.805    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X112Y105       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164     1.969 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.073     2.042    uart_rx_i0/uart_rx_ctl_i0/state__0[1]
    SLICE_X113Y105       LUT6 (Prop_lut6_I3_O)        0.045     2.087 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.087    uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]_i_1_n_0
    SLICE_X113Y105       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.994     2.336    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X113Y105       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                         clock pessimism             -0.519     1.818    
    SLICE_X113Y105       FDRE (Hold_fdre_C_D)         0.091     1.909    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_ctl_i0/char_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.719     1.806    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X113Y102       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141     1.947 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/Q
                         net (fo=2, routed)           0.121     2.068    led_ctl_i0/D[5]
    SLICE_X112Y102       FDRE                                         r  led_ctl_i0/char_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.995     2.337    led_ctl_i0/CLK
    SLICE_X112Y102       FDRE                                         r  led_ctl_i0/char_data_reg[5]/C
                         clock pessimism             -0.519     1.819    
    SLICE_X112Y102       FDRE (Hold_fdre_C_D)         0.063     1.882    led_ctl_i0/char_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.718     1.805    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X113Y105       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/Q
                         net (fo=13, routed)          0.138     2.083    uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]
    SLICE_X112Y105       LUT6 (Prop_lut6_I2_O)        0.045     2.128 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.128    uart_rx_i0/uart_rx_ctl_i0/state__1[0]
    SLICE_X112Y105       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.994     2.336    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X112Y105       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.519     1.818    
    SLICE_X112Y105       FDRE (Hold_fdre_C_D)         0.121     1.939    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_ctl_i0/char_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.718     1.805    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X113Y104       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/Q
                         net (fo=2, routed)           0.127     2.073    led_ctl_i0/D[6]
    SLICE_X112Y104       FDRE                                         r  led_ctl_i0/char_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.994     2.336    led_ctl_i0/CLK
    SLICE_X112Y104       FDRE                                         r  led_ctl_i0/char_data_reg[6]/C
                         clock pessimism             -0.519     1.818    
    SLICE_X112Y104       FDRE (Hold_fdre_C_D)         0.063     1.881    led_ctl_i0/char_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_ctl_i0/char_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.718     1.805    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X113Y104       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/Q
                         net (fo=2, routed)           0.127     2.073    led_ctl_i0/D[3]
    SLICE_X112Y104       FDRE                                         r  led_ctl_i0/char_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.994     2.336    led_ctl_i0/CLK
    SLICE_X112Y104       FDRE                                         r  led_ctl_i0/char_data_reg[3]/C
                         clock pessimism             -0.519     1.818    
    SLICE_X112Y104       FDRE (Hold_fdre_C_D)         0.059     1.877    led_ctl_i0/char_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.116%)  route 0.134ns (41.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.718     1.805    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X111Y104       FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=15, routed)          0.134     2.080    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I0_O)        0.045     2.125 r  uart_rx_i0/uart_rx_ctl_i0/rx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     2.125    uart_rx_i0/uart_rx_ctl_i0/rx_data[4]_i_1_n_0
    SLICE_X113Y104       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.994     2.336    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X113Y104       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
                         clock pessimism             -0.516     1.821    
    SLICE_X113Y104       FDRE (Hold_fdre_C_D)         0.092     1.913    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.935%)  route 0.135ns (42.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.718     1.805    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X111Y104       FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=15, routed)          0.135     2.081    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I0_O)        0.045     2.126 r  uart_rx_i0/uart_rx_ctl_i0/rx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     2.126    uart_rx_i0/uart_rx_ctl_i0/rx_data[3]_i_1_n_0
    SLICE_X113Y104       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.994     2.336    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X113Y104       FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                         clock pessimism             -0.516     1.821    
    SLICE_X113Y104       FDRE (Hold_fdre_C_D)         0.091     1.912    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 led_ctl_i0/char_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_ctl_i0/led_pipeline_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.719     1.806    led_ctl_i0/CLK
    SLICE_X112Y102       FDRE                                         r  led_ctl_i0/char_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.164     1.970 r  led_ctl_i0/char_data_reg[0]/Q
                         net (fo=1, routed)           0.143     2.113    led_ctl_i0/char_data[0]
    SLICE_X112Y103       LUT3 (Prop_lut3_I2_O)        0.045     2.158 r  led_ctl_i0/led_pipeline_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.158    led_ctl_i0/led_pipeline_reg[0]_i_1_n_0
    SLICE_X112Y103       FDRE                                         r  led_ctl_i0/led_pipeline_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.994     2.336    led_ctl_i0/CLK
    SLICE_X112Y103       FDRE                                         r  led_ctl_i0/led_pipeline_reg_reg[0]/C
                         clock pessimism             -0.516     1.821    
    SLICE_X112Y103       FDRE (Hold_fdre_C_D)         0.120     1.941    led_ctl_i0/led_pipeline_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_pin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_pin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y102  led_ctl_i0/char_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y102  led_ctl_i0/char_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y102  led_ctl_i0/char_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y104  led_ctl_i0/char_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y104  led_ctl_i0/char_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y102  led_ctl_i0/char_data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y104  led_ctl_i0/char_data_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y102  led_ctl_i0/char_data_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y87   led_ctl_i0/led_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  led_ctl_i0/char_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  led_ctl_i0/char_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  led_ctl_i0/char_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  led_ctl_i0/char_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  led_ctl_i0/char_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  led_ctl_i0/char_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  led_ctl_i0/char_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  led_ctl_i0/char_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  led_ctl_i0/char_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  led_ctl_i0/char_data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  led_ctl_i0/char_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  led_ctl_i0/char_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  led_ctl_i0/char_data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  led_ctl_i0/char_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  led_ctl_i0/char_data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  led_ctl_i0/char_data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  led_ctl_i0/char_data_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  led_ctl_i0/char_data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  led_ctl_i0/char_data_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y104  led_ctl_i0/char_data_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 rst_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            meta_harden_rst_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        8.639ns  (logic 1.464ns (16.945%)  route 7.175ns (83.055%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    D20                                               0.000     0.000 r  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  rst_pin_IBUF_inst/O
                         net (fo=1, routed)           7.175     8.639    meta_harden_rst_i0/rst_pin_IBUF
    SLICE_X112Y138       FDRE                                         r  meta_harden_rst_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.857    13.622    meta_harden_rst_i0/CLK
    SLICE_X112Y138       FDRE                                         r  meta_harden_rst_i0/signal_meta_reg/C
                         clock pessimism              0.000    13.622    
                         clock uncertainty           -0.025    13.597    
    SLICE_X112Y138       FDRE (Setup_fdre_C_D)       -0.031    13.566    meta_harden_rst_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         13.566    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 btn_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            meta_harden_btn_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        8.550ns  (logic 1.463ns (17.116%)  route 7.086ns (82.884%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    D19                                               0.000     0.000 r  btn_pin (IN)
                         net (fo=0)                   0.000     0.000    btn_pin
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_pin_IBUF_inst/O
                         net (fo=1, routed)           7.086     8.550    meta_harden_btn_i0/btn_pin_IBUF
    SLICE_X112Y113       FDRE                                         r  meta_harden_btn_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.855    13.620    meta_harden_btn_i0/CLK
    SLICE_X112Y113       FDRE                                         r  meta_harden_btn_i0/signal_meta_reg/C
                         clock pessimism              0.000    13.620    
                         clock uncertainty           -0.025    13.595    
    SLICE_X112Y113       FDRE (Setup_fdre_C_D)       -0.031    13.564    meta_harden_btn_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         13.564    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  5.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 btn_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            meta_harden_btn_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.231ns (7.205%)  route 2.980ns (92.795%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.500    -0.500    
    D19                                               0.000    -0.500 r  btn_pin (IN)
                         net (fo=0)                   0.000    -0.500    btn_pin
    D19                  IBUF (Prop_ibuf_I_O)         0.231    -0.269 r  btn_pin_IBUF_inst/O
                         net (fo=1, routed)           2.980     2.712    meta_harden_btn_i0/btn_pin_IBUF
    SLICE_X112Y113       FDRE                                         r  meta_harden_btn_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.989     2.331    meta_harden_btn_i0/CLK
    SLICE_X112Y113       FDRE                                         r  meta_harden_btn_i0/signal_meta_reg/C
                         clock pessimism              0.000     2.331    
                         clock uncertainty            0.025     2.356    
    SLICE_X112Y113       FDRE (Hold_fdre_C_D)         0.059     2.415    meta_harden_btn_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 rst_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            meta_harden_rst_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.232ns (6.939%)  route 3.110ns (93.061%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.500    -0.500    
    D20                                               0.000    -0.500 r  rst_pin (IN)
                         net (fo=0)                   0.000    -0.500    rst_pin
    D20                  IBUF (Prop_ibuf_I_O)         0.232    -0.268 r  rst_pin_IBUF_inst/O
                         net (fo=1, routed)           3.110     2.842    meta_harden_rst_i0/rst_pin_IBUF
    SLICE_X112Y138       FDRE                                         r  meta_harden_rst_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.992     2.334    meta_harden_rst_i0/CLK
    SLICE_X112Y138       FDRE                                         r  meta_harden_rst_i0/signal_meta_reg/C
                         clock pessimism              0.000     2.334    
                         clock uncertainty            0.025     2.359    
    SLICE_X112Y138       FDRE (Hold_fdre_C_D)         0.059     2.418    meta_harden_rst_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         -2.418    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.424    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  virtual_clock

Setup :            4  Failing Endpoints,  Worst Slack       -3.855ns,  Total Violation      -14.597ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.855ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (virtual_clock rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 4.037ns (70.827%)  route 1.663ns (29.173%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -6.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          2.057     6.131    led_ctl_i0/CLK
    SLICE_X113Y103       FDRE                                         r  led_ctl_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  led_ctl_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           1.663     8.249    led_pins_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581    11.830 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.830    led_pins[3]
    M14                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                -0.000     7.975    
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                         -11.830    
  -------------------------------------------------------------------
                         slack                                 -3.855    

Slack (VIOLATED) :        -3.709ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (virtual_clock rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.554ns  (logic 4.028ns (72.532%)  route 1.526ns (27.468%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -6.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          2.056     6.130    led_ctl_i0/CLK
    SLICE_X113Y107       FDRE                                         r  led_ctl_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  led_ctl_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           1.526     8.111    led_pins_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572    11.684 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.684    led_pins[2]
    N16                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                -0.000     7.975    
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                         -11.684    
  -------------------------------------------------------------------
                         slack                                 -3.709    

Slack (VIOLATED) :        -3.533ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (virtual_clock rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 4.048ns (72.628%)  route 1.526ns (27.372%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.861     5.935    led_ctl_i0/CLK
    SLICE_X112Y87        FDRE                                         r  led_ctl_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.518     6.453 r  led_ctl_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           1.526     7.978    led_pins_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    11.508 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.508    led_pins[0]
    R14                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                -0.000     7.975    
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                 -3.533    

Slack (VIOLATED) :        -3.500ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (virtual_clock rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 4.013ns (72.458%)  route 1.526ns (27.542%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.862     5.936    led_ctl_i0/CLK
    SLICE_X113Y88        FDRE                                         r  led_ctl_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 r  led_ctl_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           1.526     7.917    led_pins_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    11.475 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.475    led_pins[1]
    P14                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                -0.000     7.975    
  -------------------------------------------------------------------
                         required time                          7.975    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                 -3.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.369ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 1.395ns (83.254%)  route 0.281ns (16.746%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.633     1.719    led_ctl_i0/CLK
    SLICE_X112Y87        FDRE                                         r  led_ctl_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.164     1.883 r  led_ctl_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.281     2.164    led_pins_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.394 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.394    led_pins[0]
    R14                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.394    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.375ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 1.399ns (83.296%)  route 0.281ns (16.704%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.634     1.720    led_ctl_i0/CLK
    SLICE_X113Y88        FDRE                                         r  led_ctl_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  led_ctl_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.281     2.142    led_pins_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.400 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.400    led_pins[1]
    P14                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.400    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.473ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 1.414ns (83.443%)  route 0.281ns (16.557%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.717     1.804    led_ctl_i0/CLK
    SLICE_X113Y107       FDRE                                         r  led_ctl_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  led_ctl_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           0.281     2.225    led_pins_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.498 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.498    led_pins[2]
    N16                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.498    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.533ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 1.422ns (81.132%)  route 0.331ns (18.868%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.718     1.805    led_ctl_i0/CLK
    SLICE_X113Y103       FDRE                                         r  led_ctl_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  led_ctl_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.331     2.276    led_pins_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.558 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.558    led_pins[3]
    M14                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.558    
  -------------------------------------------------------------------
                         slack                                  3.533    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxd_pin
                            (input port)
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.152ns  (logic 0.956ns (11.725%)  route 7.196ns (88.275%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.000    rxd_pin
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  rxd_pin_IBUF_inst/O
                         net (fo=1, routed)           7.196     8.152    uart_rx_i0/meta_harden_rxd_i0/rxd_pin_IBUF
    SLICE_X111Y104       FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.860     5.625    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X111Y104       FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxd_pin
                            (input port)
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.595ns  (logic 0.185ns (5.138%)  route 3.410ns (94.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.000    rxd_pin
    W6                   IBUF (Prop_ibuf_I_O)         0.185     0.185 r  rxd_pin_IBUF_inst/O
                         net (fo=1, routed)           3.410     3.595    uart_rx_i0/meta_harden_rxd_i0/rxd_pin_IBUF
    SLICE_X111Y104       FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.994     2.336    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X111Y104       FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C





