============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.23 - v14.20-s027_1
  Generated on:           Nov 06 2015  10:37:25 am
  Module:                 FreqDiv
  Technology library:     h18_CORELIB_HV_WC revision 2.2
  Operating conditions:   worst (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Instance  Cells  Cell Area  Net Area  Total Area   Wireload     
----------------------------------------------------------------
FreqDiv      49       1764       530        2294 h18_wl_30k (S) 

 (S) = wireload was automatically selected
