module wideexpr_00519(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (1'sb1)<<(((&(6'b010110))>>>(5'sb10101))>>>((ctrl[3]?{(u3)!=(3'b110),(6'sb101110)&(u0)}:4'sb1110)));
  assign y1 = (ctrl[3]?((ctrl[4]?s1:(s4)>>>(5'sb01100)))<<<({1{-((s3)>>((ctrl[5]?{1{s4}}:$unsigned(1'b0))))}}):s1);
  assign y2 = $signed(6'b000011);
  assign y3 = ($signed(({3'sb111,$signed(+((ctrl[4]?u6:6'sb000000)))})+({3{5'sb10110}})))-(s5);
  assign y4 = $unsigned((~^((ctrl[3]?1'sb0:5'sb11011)))>>>((!((4'sb1010)|(3'b001)))+(!((2'sb01)<<(s0)))));
  assign y5 = (((ctrl[5]?1'sb1:(ctrl[0]?+(s1):s7)))>>((s2)<<<(((ctrl[2]?s3:-($signed((ctrl[6]?(1'sb0)&(4'sb0101):1'sb1)))))&($signed(((ctrl[1]?((ctrl[3]?4'sb1111:s3))-($signed(4'sb1000)):$signed((u4)&(3'sb101))))-(((s5)<<({2{s5}}))<<<(5'sb01111)))))))^(+(s7));
  assign y6 = (ctrl[4]?({3{{$signed(3'sb000),(3'b101)>>(1'sb1),2'sb11,s4}}})>=((s6)!=((ctrl[1]?-(s2):$signed(1'sb1)))):((((s6)^(s5))-((1'sb1)|(s4)))<<(+(s2)))^~(~|(u6)));
  assign y7 = (({2{(ctrl[7]?(ctrl[2]?$signed(1'sb1):{1{(4'b1100)==(s1)}}):$signed(1'b0))}})==((((ctrl[5]?(ctrl[7]?(3'sb110)>>(3'b100):(4'sb0100)<<<(s4)):((s7)|(s5))^((3'sb001)|(4'sb0101))))>(6'sb011101))^~((-((ctrl[4]?(s4)>>>(5'sb01110):$signed(1'sb0))))^(-(s4)))))|(s3);
endmodule
