# Loading project lab2
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v failed with 2 errors.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 8 compiles, 1 failed with 2 errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v failed with 2 errors.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 8 compiles, 1 failed with 2 errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v failed with 2 errors.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 8 compiles, 1 failed with 2 errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 8 compiles, 0 failed with no errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# 8 compiles, 0 failed with no errors.
vsim work.cla_4_bit_testbench
# vsim work.cla_4_bit_testbench 
# Start time: 13:49:33 on Oct 06,2021
# Loading work.cla_4_bit_testbench
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# WARNING: No extended dataflow license exists
do cla_4_bit.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v(25)
#    Time: 10 us  Iteration: 0  Instance: /cla_4_bit_testbench
# Break in Module cla_4_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit_testbench.v line 25
quit -sim
# End time: 13:50:19 on Oct 06,2021, Elapsed time: 0:00:46
# Errors: 0, Warnings: 6
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v failed with 2 errors.
# 10 compiles, 1 failed with 2 errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v failed with 1 errors.
# 10 compiles, 1 failed with 1 error.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# 10 compiles, 0 failed with no errors.
# Load canceled
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# 10 compiles, 0 failed with no errors.
vsim work.cla_16_bit_testbench
# vsim work.cla_16_bit_testbench 
# Start time: 13:52:31 on Oct 06,2021
# Loading work.cla_16_bit_testbench
# Loading work.cla_16_bit
# Loading work.cla_1_bit
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/cla_16_bit_testbench/A \
sim:/cla_16_bit_testbench/B \
sim:/cla_16_bit_testbench/Cin \
sim:/cla_16_bit_testbench/S \
sim:/cla_16_bit_testbench/P \
sim:/cla_16_bit_testbench/G \
sim:/cla_16_bit_testbench/Cout \
sim:/cla_16_bit_testbench/S_check \
sim:/cla_16_bit_testbench/P_check \
sim:/cla_16_bit_testbench/G_check \
sim:/cla_16_bit_testbench/Cout_check
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla_16_bit.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla_16_bit.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit_testbench.v(25)
#    Time: 100 us  Iteration: 0  Instance: /cla_16_bit_testbench
# Break in Module cla_16_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit_testbench.v line 25
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# 10 compiles, 0 failed with no errors.
vsim work.cla_16_bit_testbench
# End time: 14:03:44 on Oct 06,2021, Elapsed time: 0:11:13
# Errors: 0, Warnings: 7
# vsim work.cla_16_bit_testbench 
# Start time: 14:03:44 on Oct 06,2021
# Loading work.cla_16_bit_testbench
# Loading work.cla_16_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Fatal: (vsim-3373) Range of part-select [0:4] into 'A' [15:0] is reversed.
#    Time: 0 ps  Iteration: 0  Region: /cla_16_bit_testbench/adder/nate[0] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# FATAL ERROR while loading design
# Error loading design
# End time: 14:03:45 on Oct 06,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
vsim work.cla_16_bit_testbench
# vsim work.cla_16_bit_testbench 
# Start time: 14:04:12 on Oct 06,2021
# Loading work.cla_16_bit_testbench
# Loading work.cla_16_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Fatal: (vsim-3373) Range of part-select [0:4] into 'A' [15:0] is reversed.
#    Time: 0 ps  Iteration: 0  Region: /cla_16_bit_testbench/adder/nate[0] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# FATAL ERROR while loading design
# Error loading design
# End time: 14:04:12 on Oct 06,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# Compile of cla_16_bit_testbench.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# 10 compiles, 0 failed with no errors.
vsim work.cla_16_bit_testbench
# vsim work.cla_16_bit_testbench 
# Start time: 14:04:41 on Oct 06,2021
# Loading work.cla_16_bit_testbench
# Loading work.cla_16_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Fatal: (vsim-3373) Range of part-select [0:4] into 'A' [15:0] is reversed.
#    Time: 0 ps  Iteration: 0  Region: /cla_16_bit_testbench/adder/nate[0] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# FATAL ERROR while loading design
# Error loading design
# End time: 14:04:41 on Oct 06,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# 10 compiles, 0 failed with no errors.
vsim work.cla_16_bit_testbench
# vsim work.cla_16_bit_testbench 
# Start time: 14:06:16 on Oct 06,2021
# Loading work.cla_16_bit_testbench
# Loading work.cla_16_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Fatal: (vsim-3373) Range of part-select [6:8] into 'A' [15:0] is reversed.
#    Time: 0 ps  Iteration: 0  Region: /cla_16_bit_testbench/adder/nate[2] File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# FATAL ERROR while loading design
# Error loading design
# End time: 14:06:16 on Oct 06,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# 10 compiles, 0 failed with no errors.
vsim work.cla_16_bit_testbench
# vsim work.cla_16_bit_testbench 
# Start time: 14:07:04 on Oct 06,2021
# Loading work.cla_16_bit_testbench
# Loading work.cla_16_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_16_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
do cla_16_bit.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit_testbench.v(25)
#    Time: 100 us  Iteration: 0  Instance: /cla_16_bit_testbench
# Break in Module cla_16_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit_testbench.v line 25
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# 10 compiles, 0 failed with no errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# 12 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# End time: 14:10:52 on Oct 06,2021, Elapsed time: 0:03:48
# Errors: 0, Warnings: 37
# vsim work.cla_32_bit_testbench 
# Start time: 14:10:52 on Oct 06,2021
# Loading work.cla_32_bit_testbench
# Loading work.cla_32_bit
# Loading work.cla_16_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/cla_32_bit_testbench/A \
sim:/cla_32_bit_testbench/B \
sim:/cla_32_bit_testbench/Cin \
sim:/cla_32_bit_testbench/S \
sim:/cla_32_bit_testbench/P \
sim:/cla_32_bit_testbench/G \
sim:/cla_32_bit_testbench/Cout \
sim:/cla_32_bit_testbench/S_check \
sim:/cla_32_bit_testbench/P_check \
sim:/cla_32_bit_testbench/G_check \
sim:/cla_32_bit_testbench/Cout_check
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(25)
#    Time: 100 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 25
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# 12 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_32_bit_testbench
# End time: 14:12:06 on Oct 06,2021, Elapsed time: 0:01:14
# Errors: 0, Warnings: 162
# vsim work.ripple_carry_adder_32_bit_testbench 
# Start time: 14:12:06 on Oct 06,2021
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
do cla_16_bit.do
# ** UI-Msg: (vish-4014) No objects found matching '/cla_16_bit_testbench/A'.
# Executing ONERROR command at macro ./cla_16_bit.do line 3
# ** UI-Msg: (vish-4014) No objects found matching '/cla_16_bit_testbench/B'.
# Executing ONERROR command at macro ./cla_16_bit.do line 4
# ** UI-Msg: (vish-4014) No objects found matching '/cla_16_bit_testbench/Cin'.
# Executing ONERROR command at macro ./cla_16_bit.do line 5
# ** UI-Msg: (vish-4014) No objects found matching '/cla_16_bit_testbench/S'.
# Executing ONERROR command at macro ./cla_16_bit.do line 6
# ** UI-Msg: (vish-4014) No objects found matching '/cla_16_bit_testbench/P'.
# Executing ONERROR command at macro ./cla_16_bit.do line 7
# ** UI-Msg: (vish-4014) No objects found matching '/cla_16_bit_testbench/G'.
# Executing ONERROR command at macro ./cla_16_bit.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/cla_16_bit_testbench/Cout'.
# Executing ONERROR command at macro ./cla_16_bit.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/cla_16_bit_testbench/S_check'.
# Executing ONERROR command at macro ./cla_16_bit.do line 10
# ** UI-Msg: (vish-4014) No objects found matching '/cla_16_bit_testbench/P_check'.
# Executing ONERROR command at macro ./cla_16_bit.do line 11
# ** UI-Msg: (vish-4014) No objects found matching '/cla_16_bit_testbench/G_check'.
# Executing ONERROR command at macro ./cla_16_bit.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/cla_16_bit_testbench/Cout_check'.
# Executing ONERROR command at macro ./cla_16_bit.do line 13
add wave -position insertpoint  \
sim:/ripple_carry_adder_32_bit_testbench/clk \
sim:/ripple_carry_adder_32_bit_testbench/slow_clk \
sim:/ripple_carry_adder_32_bit_testbench/A \
sim:/ripple_carry_adder_32_bit_testbench/B \
sim:/ripple_carry_adder_32_bit_testbench/Cin \
sim:/ripple_carry_adder_32_bit_testbench/S \
sim:/ripple_carry_adder_32_bit_testbench/Cout \
sim:/ripple_carry_adder_32_bit_testbench/expected_Cout \
sim:/ripple_carry_adder_32_bit_testbench/Cout_check \
sim:/ripple_carry_adder_32_bit_testbench/expected_S \
sim:/ripple_carry_adder_32_bit_testbench/S_check
quit -sim
# End time: 14:12:44 on Oct 06,2021, Elapsed time: 0:00:38
# Errors: 0, Warnings: 1
vsim work.cla_32_bit_testbench
# vsim work.cla_32_bit_testbench 
# Start time: 14:12:51 on Oct 06,2021
# Loading work.cla_32_bit_testbench
# Loading work.cla_32_bit
# Loading work.cla_16_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/cla_32_bit_testbench/A \
sim:/cla_32_bit_testbench/B \
sim:/cla_32_bit_testbench/Cin \
sim:/cla_32_bit_testbench/S \
sim:/cla_32_bit_testbench/P \
sim:/cla_32_bit_testbench/G \
sim:/cla_32_bit_testbench/Cout \
sim:/cla_32_bit_testbench/S_check \
sim:/cla_32_bit_testbench/P_check \
sim:/cla_32_bit_testbench/G_check \
sim:/cla_32_bit_testbench/Cout_check
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(25)
#    Time: 100 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 25
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla_32_bit.do
quit -sim
# End time: 14:14:40 on Oct 06,2021, Elapsed time: 0:01:49
# Errors: 0, Warnings: 161
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v failed with 5 errors.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v failed with 1 errors.
# Compile of slow_clk.v failed with 1 errors.
# 14 compiles, 3 failed with 7 errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v failed with 1 errors.
# 14 compiles, 1 failed with 1 error.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_32_bit_testbench
# vsim work.ripple_carry_adder_32_bit_testbench 
# Start time: 14:22:39 on Oct 06,2021
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.clock
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'clock' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit_testbench/clk_ File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/clk.v
# Loading work.slow_clock
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'slow_clock' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_adder_32_bit_testbench/slow_clk_ File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/slow_clk.v
# Loading work.ripple_carry_adder_32_bit
# Error loading design
# End time: 14:22:39 on Oct 06,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 5
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_32_bit_testbench
# vsim work.ripple_carry_adder_32_bit_testbench 
# Start time: 14:24:52 on Oct 06,2021
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
do ripple_32bit_wave.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit_testbench.v(46)
#    Time: 200 us  Iteration: 0  Instance: /ripple_carry_adder_32_bit_testbench
# Break in Module ripple_carry_adder_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit_testbench.v line 46
quit -sim
# End time: 14:25:24 on Oct 06,2021, Elapsed time: 0:00:32
# Errors: 0, Warnings: 2
vsim work.ripple_carry_adder_32_bit_testbench
# vsim work.ripple_carry_adder_32_bit_testbench 
# Start time: 14:25:49 on Oct 06,2021
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# **** Error: RestartQ cmd: namespace inscope ::vsimwidgets::ViewMaster {::.view_master SourceUpdatesAfterRestart} sim
# ****        can't read "cbstate": no such variable
# can't read "cbstate": no such variable
#     while executing
# "if {$cbstate} {
#                   set PrefSource(WarnSourceChanged) 0
#                }"
#     (object "::.main_pane.source3.interior.cs.body.srcobj" method "::vsimwidgets::SrcCommon::SourceCheckCompileTime" body line 82)
#     invoked from within
# "SourceCheckCompileTime"
#     (object "::.main_pane.source3.interior.cs.body.srcobj" method "::vsimwidgets::Srcobj::InitializeForDebug" body line 18)
#     invoked from within
# "InitializeForDebug"
#     (object "::.main_pane.source3.interior.cs.body.srcobj" method "::vsimwidgets::Srcobj::SourceUpdateLoadComplete" body line 49)
#     invoked from within
# "$srcedit SourceUpdateLoadComplete -restart"
#     (object "::.view_master" method "::vsimwidgets::ViewMaster::SourceUpdatesAfterRestart" body line 7)
#     invoked from within
# "::.view_master SourceUpdatesAfterRestart sim"
#     (in namespace inscope "::vsimwidgets::ViewMaster" script line 1)
#     invoked from within
# "namespace inscope ::vsimwidgets::ViewMaster {::.view_master SourceUpdatesAfterRestart} sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# WARNING: No extended dataflow license exists
do ripple_32bit_wave.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit_testbench.v(46)
#    Time: 200 us  Iteration: 0  Instance: /ripple_carry_adder_32_bit_testbench
# Break in Module ripple_carry_adder_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit_testbench.v line 46
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
do ripple_32bit_wave.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit_testbench.v(45)
#    Time: 200 us  Iteration: 0  Instance: /ripple_carry_adder_32_bit_testbench
# Break in Module ripple_carry_adder_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit_testbench.v line 45
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit_testbench.v(45)
#    Time: 200 us  Iteration: 0  Instance: /ripple_carry_adder_32_bit_testbench
# Break in Module ripple_carry_adder_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit_testbench.v line 45
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit_testbench.v(45)
#    Time: 200 us  Iteration: 0  Instance: /ripple_carry_adder_32_bit_testbench
# Break in Module ripple_carry_adder_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit_testbench.v line 45
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v failed with 3 errors.
# Compile of cla_32_bit_testbench.v failed with 2 errors.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 2 failed with 5 errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v failed with 2 errors.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 1 failed with 2 errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v failed with 2 errors.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 1 failed with 2 errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v failed with 1 errors.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 1 failed with 1 error.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# End time: 14:42:56 on Oct 06,2021, Elapsed time: 0:17:07
# Errors: 0, Warnings: 6
# vsim work.cla_32_bit_testbench 
# Start time: 14:42:56 on Oct 06,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_16_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'adder'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v Line: 14
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(14): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
do cla_32_bit.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(38)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 38
add wave -position insertpoint  \
sim:/cla_32_bit_testbench/clk \
sim:/cla_32_bit_testbench/slow_clk \
sim:/cla_32_bit_testbench/A \
sim:/cla_32_bit_testbench/B \
sim:/cla_32_bit_testbench/Cin \
sim:/cla_32_bit_testbench/S \
sim:/cla_32_bit_testbench/P \
sim:/cla_32_bit_testbench/G \
sim:/cla_32_bit_testbench/Cout \
sim:/cla_32_bit_testbench/S_check \
sim:/cla_32_bit_testbench/P_check \
sim:/cla_32_bit_testbench/G_check \
sim:/cla_32_bit_testbench/Cout_check
add wave -position insertpoint  \
sim:/cla_32_bit_testbench/clk \
sim:/cla_32_bit_testbench/slow_clk \
sim:/cla_32_bit_testbench/A \
sim:/cla_32_bit_testbench/B \
sim:/cla_32_bit_testbench/Cin \
sim:/cla_32_bit_testbench/S \
sim:/cla_32_bit_testbench/P \
sim:/cla_32_bit_testbench/G \
sim:/cla_32_bit_testbench/Cout \
sim:/cla_32_bit_testbench/S_check \
sim:/cla_32_bit_testbench/P_check \
sim:/cla_32_bit_testbench/G_check \
sim:/cla_32_bit_testbench/Cout_check
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'adder'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v Line: 14
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(14): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
do cla_32_bit.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(38)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 38
do cla_32_bit.do
add wave -position insertpoint  \
sim:/cla_32_bit_testbench/clk \
sim:/cla_32_bit_testbench/slow_clk \
sim:/cla_32_bit_testbench/A \
sim:/cla_32_bit_testbench/B \
sim:/cla_32_bit_testbench/Cin \
sim:/cla_32_bit_testbench/S \
sim:/cla_32_bit_testbench/P \
sim:/cla_32_bit_testbench/G \
sim:/cla_32_bit_testbench/Cout \
sim:/cla_32_bit_testbench/S_check \
sim:/cla_32_bit_testbench/P_check \
sim:/cla_32_bit_testbench/G_check \
sim:/cla_32_bit_testbench/Cout_check
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla_32_bit.do
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_16_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (9) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (9) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(39)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 39
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v failed with 2 errors.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v failed with 2 errors.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 2 failed with 4 errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v failed with 2 errors.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v failed with 2 errors.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 2 failed with 4 errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v failed with 2 errors.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v failed with 2 errors.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 2 failed with 4 errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v failed with 3 errors.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v failed with 3 errors.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 2 failed with 6 errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v failed with 6 errors.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v failed with 3 errors.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 2 failed with 9 errors.
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# End time: 15:13:28 on Oct 06,2021, Elapsed time: 0:30:32
# Errors: 0, Warnings: 167
# vsim work.cla_32_bit_testbench 
# Start time: 15:13:28 on Oct 06,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_16_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
do ripple_32bit_wave.do
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/clk'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 3
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/slow_clk'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 4
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/A'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 5
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/B'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 6
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/Cin'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 7
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/Cout'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/expected_Cout'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/Cout_check'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 10
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/S'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 11
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/expected_S'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/S_check'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 13
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(39)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 39
do ripple_32bit_wave.do
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/clk'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 3
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/slow_clk'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 4
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/A'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 5
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/B'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 6
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/Cin'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 7
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/Cout'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/expected_Cout'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/Cout_check'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 10
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/S'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 11
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/expected_S'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/ripple_carry_adder_32_bit_testbench/S_check'.
# Executing ONERROR command at macro ./ripple_32bit_wave.do line 13
do cla_32_bit.do
run -all
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
# Break key hit
# Simulation stop requested.
vsim work.cla_32_bit_testbench
# End time: 15:15:14 on Oct 06,2021, Elapsed time: 0:01:46
# Errors: 0, Warnings: 82
# vsim work.cla_32_bit_testbench 
# Start time: 15:15:14 on Oct 06,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_16_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
do cla_32_bit.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(39)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 39
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla_32_bit.do
quit -sim
# End time: 15:26:33 on Oct 06,2021, Elapsed time: 0:11:19
# Errors: 0, Warnings: 81
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.ripple_carry_adder_32_bit_testbench
# vsim work.ripple_carry_adder_32_bit_testbench 
# Start time: 15:26:40 on Oct 06,2021
# Loading work.ripple_carry_adder_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.ripple_carry_adder_32_bit
# Loading work.ripple_carry_adder_1_bit
# WARNING: No extended dataflow license exists
do ripple_32bit_wave.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit_testbench.v(45)
#    Time: 200 us  Iteration: 0  Instance: /ripple_carry_adder_32_bit_testbench
# Break in Module ripple_carry_adder_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/rca/ripple_carry_adder_32_bit_testbench.v line 45
quit -sim
# End time: 15:26:58 on Oct 06,2021, Elapsed time: 0:00:18
# Errors: 0, Warnings: 2
vsim work.cla_32_bit_testbench
# vsim work.cla_32_bit_testbench 
# Start time: 15:27:08 on Oct 06,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_16_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'A'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'B'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (8) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'S'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'P'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'G'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v Line: 29
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_16_bit.v(29): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
do cla_32_bit.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(39)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 39
# End time: 15:27:27 on Oct 06,2021, Elapsed time: 0:00:19
# Errors: 0, Warnings: 81
