[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BitRanges/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 59
LIB: work
FILE: ${SURELOG_DIR}/tests/BitRanges/dut.sv
n<> u<58> t<Top_level_rule> c<1> l<1:1> el<7:1>
  n<> u<1> t<Null_rule> p<58> s<57> l<1:1>
  n<> u<57> t<Source_text> p<58> c<56> l<1:1> el<6:10>
    n<> u<56> t<Description> p<57> c<55> l<1:1> el<6:10>
      n<> u<55> t<Module_declaration> p<56> c<53> l<1:1> el<6:10>
        n<> u<53> t<Module_ansi_header> p<55> c<2> s<54> l<1:1> el<5:3>
          n<module> u<2> t<Module_keyword> p<53> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<53> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<53> s<5> l<1:12> el<1:12>
          n<> u<5> t<Parameter_port_list> p<53> s<52> l<1:12> el<2:2>
          n<> u<52> t<Port_declaration_list> p<53> c<33> l<2:2> el<5:2>
            n<> u<33> t<Ansi_port_declaration> p<52> c<21> s<51> l<3:3> el<3:40>
              n<> u<21> t<Net_port_header> p<33> c<6> s<22> l<3:3> el<3:19>
                n<> u<6> t<PortDir_Out> p<21> s<20> l<3:3> el<3:9>
                n<> u<20> t<Net_port_type> p<21> c<19> l<3:10> el<3:19>
                  n<> u<19> t<Data_type_or_implicit> p<20> c<18> l<3:10> el<3:19>
                    n<> u<18> t<Data_type> p<19> c<7> l<3:10> el<3:19>
                      n<> u<7> t<IntVec_TypeBit> p<18> s<17> l<3:10> el<3:13>
                      n<> u<17> t<Packed_dimension> p<18> c<16> l<3:14> el<3:19>
                        n<> u<16> t<Constant_range> p<17> c<11> l<3:15> el<3:18>
                          n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<3:15> el<3:16>
                            n<> u<10> t<Constant_primary> p<11> c<9> l<3:15> el<3:16>
                              n<> u<9> t<Primary_literal> p<10> c<8> l<3:15> el<3:16>
                                n<6> u<8> t<INT_CONST> p<9> l<3:15> el<3:16>
                          n<> u<15> t<Constant_expression> p<16> c<14> l<3:17> el<3:18>
                            n<> u<14> t<Constant_primary> p<15> c<13> l<3:17> el<3:18>
                              n<> u<13> t<Primary_literal> p<14> c<12> l<3:17> el<3:18>
                                n<0> u<12> t<INT_CONST> p<13> l<3:17> el<3:18>
              n<dmi_req_ram> u<22> t<STRING_CONST> p<33> s<32> l<3:21> el<3:32>
              n<> u<32> t<Unpacked_dimension> p<33> c<31> l<3:33> el<3:40>
                n<> u<31> t<Constant_range> p<32> c<26> l<3:34> el<3:39>
                  n<> u<26> t<Constant_expression> p<31> c<25> s<30> l<3:34> el<3:36>
                    n<> u<25> t<Constant_primary> p<26> c<24> l<3:34> el<3:36>
                      n<> u<24> t<Primary_literal> p<25> c<23> l<3:34> el<3:36>
                        n<23> u<23> t<INT_CONST> p<24> l<3:34> el<3:36>
                  n<> u<30> t<Constant_expression> p<31> c<29> l<3:37> el<3:39>
                    n<> u<29> t<Constant_primary> p<30> c<28> l<3:37> el<3:39>
                      n<> u<28> t<Primary_literal> p<29> c<27> l<3:37> el<3:39>
                        n<24> u<27> t<INT_CONST> p<28> l<3:37> el<3:39>
            n<> u<51> t<Ansi_port_declaration> p<52> c<49> l<4:3> el<4:33>
              n<> u<49> t<Net_port_header> p<51> c<34> s<50> l<4:3> el<4:19>
                n<> u<34> t<PortDir_Out> p<49> s<48> l<4:3> el<4:9>
                n<> u<48> t<Net_port_type> p<49> c<47> l<4:10> el<4:19>
                  n<> u<47> t<Data_type_or_implicit> p<48> c<46> l<4:10> el<4:19>
                    n<> u<46> t<Data_type> p<47> c<35> l<4:10> el<4:19>
                      n<> u<35> t<IntVec_TypeBit> p<46> s<45> l<4:10> el<4:13>
                      n<> u<45> t<Packed_dimension> p<46> c<44> l<4:14> el<4:19>
                        n<> u<44> t<Constant_range> p<45> c<39> l<4:15> el<4:18>
                          n<> u<39> t<Constant_expression> p<44> c<38> s<43> l<4:15> el<4:16>
                            n<> u<38> t<Constant_primary> p<39> c<37> l<4:15> el<4:16>
                              n<> u<37> t<Primary_literal> p<38> c<36> l<4:15> el<4:16>
                                n<6> u<36> t<INT_CONST> p<37> l<4:15> el<4:16>
                          n<> u<43> t<Constant_expression> p<44> c<42> l<4:17> el<4:18>
                            n<> u<42> t<Constant_primary> p<43> c<41> l<4:17> el<4:18>
                              n<> u<41> t<Primary_literal> p<42> c<40> l<4:17> el<4:18>
                                n<0> u<40> t<INT_CONST> p<41> l<4:17> el<4:18>
              n<dmi_req_addr> u<50> t<STRING_CONST> p<51> l<4:21> el<4:33>
        n<> u<54> t<ENDMODULE> p<55> l<6:1> el<6:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BitRanges/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BitRanges/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayNet                                               1
ArrayTypespec                                          3
BitTypespec                                            4
BitVar                                                 1
Constant                                               6
Design                                                 1
Identifier                                             1
Module                                                 1
ModuleTypespec                                         1
Port                                                   2
Range                                                  3
RefTypespec                                            7
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BitRanges/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/BitRanges/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitRanges/dut.sv, line:1:1, endln:6:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitRanges/dut.sv, line:1:1, endln:6:10
    |vpiName:work@top
  |vpiVariables:
  \_BitVar: (work@top.dmi_req_addr), line:4:21, endln:4:33
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitRanges/dut.sv, line:1:1, endln:6:10
    |vpiTypespec:
    \_RefTypespec: (work@top.dmi_req_addr), line:4:10, endln:4:13
      |vpiParent:
      \_BitVar: (work@top.dmi_req_addr), line:4:21, endln:4:33
      |vpiFullName:work@top.dmi_req_addr
      |vpiActual:
      \_BitTypespec: 
    |vpiName:dmi_req_addr
    |vpiFullName:work@top.dmi_req_addr
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitRanges/dut.sv, line:1:1, endln:6:10
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitRanges/dut.sv, line:1:1, endln:6:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:3:33, endln:3:40
      |vpiParent:
      \_ArrayTypespec: 
      |vpiLeftRange:
      \_Constant: , line:3:34, endln:3:36
        |vpiParent:
        \_Range: , line:3:33, endln:3:40
        |vpiDecompile:23
        |vpiSize:64
        |UINT:23
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:37, endln:3:39
        |vpiParent:
        \_Range: , line:3:33, endln:3:40
        |vpiDecompile:24
        |vpiSize:64
        |UINT:24
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:3:10, endln:3:13
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@top
      |vpiActual:
      \_BitTypespec: 
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitRanges/dut.sv, line:1:1, endln:6:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:3:33, endln:3:40
      |vpiParent:
      \_ArrayTypespec: 
      |vpiLeftRange:
      \_Constant: , line:3:34, endln:3:36
        |vpiParent:
        \_Range: , line:3:33, endln:3:40
        |vpiDecompile:23
        |vpiSize:64
        |UINT:23
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:37, endln:3:39
        |vpiParent:
        \_Range: , line:3:33, endln:3:40
        |vpiDecompile:24
        |vpiSize:64
        |UINT:24
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:3:10, endln:3:19
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@top
      |vpiActual:
      \_ArrayTypespec: 
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiImportTypespec:
  \_ArrayNet: (work@top.dmi_req_ram), line:3:21, endln:3:32
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitRanges/dut.sv, line:1:1, endln:6:10
    |vpiTypespec:
    \_RefTypespec: (work@top.dmi_req_ram), line:3:10, endln:3:13
      |vpiParent:
      \_ArrayNet: (work@top.dmi_req_ram), line:3:21, endln:3:32
      |vpiFullName:work@top.dmi_req_ram
      |vpiActual:
      \_ArrayTypespec: 
    |vpiName:dmi_req_ram
    |vpiFullName:work@top.dmi_req_ram
  |vpiImportTypespec:
  \_BitVar: (work@top.dmi_req_addr), line:4:21, endln:4:33
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiDefName:work@top
  |vpiArrayNet:
  \_ArrayNet: (work@top.dmi_req_ram), line:3:21, endln:3:32
  |vpiPort:
  \_Port: (dmi_req_ram), line:3:21, endln:3:32
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitRanges/dut.sv, line:1:1, endln:6:10
    |vpiName:dmi_req_ram
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.dmi_req_ram), line:3:10, endln:3:13
      |vpiParent:
      \_Port: (dmi_req_ram), line:3:21, endln:3:32
      |vpiFullName:work@top.dmi_req_ram
      |vpiActual:
      \_ArrayTypespec: 
  |vpiPort:
  \_Port: (dmi_req_addr), line:4:21, endln:4:33
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitRanges/dut.sv, line:1:1, endln:6:10
    |vpiName:dmi_req_addr
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.dmi_req_addr), line:4:10, endln:4:13
      |vpiParent:
      \_Port: (dmi_req_addr), line:4:21, endln:4:33
      |vpiFullName:work@top.dmi_req_addr
      |vpiActual:
      \_BitTypespec: 
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitRanges/dut.sv, line:1:1, endln:6:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
