
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP5 for linux64 - Apr 23, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
# set your TOPLEVEL here
set TOPLEVEL "Convnet_top"
Convnet_top
# change your timing constraint here
set TEST_CYCLE 3.94
3.94
source -echo -verbose 0_readfile.tcl 
set TOP_DIR $TOPLEVEL
Convnet_top
set RPT_DIR report
report
set NET_DIR netlist
netlist
sh rm -rf ./$TOP_DIR
sh rm -rf ./$RPT_DIR
sh rm -rf ./$NET_DIR
sh mkdir ./$TOP_DIR
sh mkdir ./$RPT_DIR
sh mkdir ./$NET_DIR
# define a lib path here
define_design_lib $TOPLEVEL -path ./$TOPLEVEL
1
# Read Design File (add your files here)
set HDL_DIR "../hdl"
../hdl
analyze -library $TOPLEVEL -format verilog "$HDL_DIR/Convnet_top.v"
Running PRESTO HDLC
Compiling source file ../hdl/Convnet_top.v
Warning:  ../hdl/Convnet_top.v:163: the undeclared symbol 'busy_un' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Loading db file '/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/usr/cadtool/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/usr/cadtool/SAED32_EDK/synthesis/cur/libraries/syn/dw_foundation.sldb'
1
analyze -library $TOPLEVEL -format verilog "$HDL_DIR/control.v"
Running PRESTO HDLC
Compiling source file ../hdl/control.v
Presto compilation completed successfully.
1
analyze -library $TOPLEVEL -format verilog "$HDL_DIR/unshuffle.v"
Running PRESTO HDLC
Compiling source file ../hdl/unshuffle.v
Presto compilation completed successfully.
1
analyze -library $TOPLEVEL -format verilog "$HDL_DIR/conv_ctrl.v"
Running PRESTO HDLC
Compiling source file ../hdl/conv_ctrl.v
Presto compilation completed successfully.
1
analyze -library $TOPLEVEL -format verilog "$HDL_DIR/mul.v"
Running PRESTO HDLC
Compiling source file ../hdl/mul.v
Presto compilation completed successfully.
1
# elaborate your design
elaborate $TOPLEVEL -architecture verilog -library $TOPLEVEL
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ss0p95v125c'
  Loading link library 'saed32io_wb_ss0p95v125c_2p25v'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine Convnet_top line 229 in file
		'../hdl/Convnet_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      busy_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      valid_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sram_wen_a0_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sram_wen_a1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sram_wen_a2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sram_wen_a3_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sram_wen_b0_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sram_wen_b1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sram_wen_b2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sram_wen_b3_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| unshuffle_en_d1_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Convnet_top line 267 in file
		'../hdl/Convnet_top.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|   sram_raddr_a0_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|   sram_raddr_a1_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|   sram_raddr_a2_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|   sram_raddr_a3_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|  sram_wordmask_a_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|   sram_waddr_a_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|   sram_wdata_a_reg    | Flip-flop |  192  |  Y  | N  | N  | N  | N  | N  | N  |
|   sram_raddr_b0_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|   sram_raddr_b1_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|   sram_raddr_b2_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|   sram_raddr_b3_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|  sram_wordmask_b_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|   sram_waddr_b_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|   sram_wdata_b_reg    | Flip-flop |  192  |  Y  | N  | N  | N  | N  | N  | N  |
| sram_raddr_weight_reg | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|  sram_raddr_bias_reg  | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (Convnet_top)
Elaborated 1 design.
Current design is now 'Convnet_top'.
Information: Building the design 'control'. (HDL-193)

Statistics for case statements in always block at line 31 in file
	'../hdl/control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            32            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 60 in file
	'../hdl/control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            67            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine control line 20 in file
		'../hdl/control.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|      valid_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (control)
Information: Building the design 'unshuffle' instantiated from design 'Convnet_top' with
	the parameters "CH_NUM=4,ACT_PER_ADDR=4,BW_PER_ACT=12". (HDL-193)

Statistics for case statements in always block at line 120 in file
	'../hdl/unshuffle.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           123            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine unshuffle_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12 line 36 in file
		'../hdl/unshuffle.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      start_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|      valid_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|     cnt_row_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|     cnt_col_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (unshuffle_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12)
Information: Building the design 'conv_ctrl' instantiated from design 'Convnet_top' with
	the parameters "CH_NUM=4,ACT_PER_ADDR=4,BW_PER_ACT=12,WEIGHT_PER_ADDR=9,BIAS_PER_ADDR=1,BW_PER_PARAM=8". (HDL-193)

Statistics for case statements in always block at line 206 in file
	'../hdl/conv_ctrl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           207            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 271 in file
	'../hdl/conv_ctrl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           285            |    auto/auto     |
|           374            |    auto/auto     |
|           463            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 581 in file
	'../hdl/conv_ctrl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           587            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 623 in file
	'../hdl/conv_ctrl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           661            |    auto/auto     |
|           718            |    auto/auto     |
|           727            |    auto/auto     |
|           783            |    auto/auto     |
|           831            |    auto/auto     |
|           840            |    auto/auto     |
|           899            |    auto/auto     |
|           947            |    auto/auto     |
|           956            |    auto/auto     |
|           1012           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1151 in file
	'../hdl/conv_ctrl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1153           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8 line 156 in file
		'../hdl/conv_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       q1_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       q2_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8 line 161 in file
		'../hdl/conv_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8 line 172 in file
		'../hdl/conv_ctrl.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|        cnt_reg         | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
| sram_wordmask_b_d1_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  sram_waddr_b_d1_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|       weight_reg       | Flip-flop |  864  |  Y  | N  | N  | N  | N  | N  | N  |
|        bias_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    cnt_read_col_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    cnt_read_row_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    cnt_read_ch_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  cnt_compute_col_reg   | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  cnt_compute_row_reg   | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   cnt_compute_ch_reg   | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     cnt_ofmap_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|       valid1_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       valid2_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|       valid3_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|   sram_wen_a0_d1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|   sram_wen_a1_d1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|   sram_wen_a2_d1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|   sram_wen_a3_d1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
| sram_wordmask_a_d1_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | Y  | N  |
|  sram_waddr_a_d1_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|   sram_wen_b0_d1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sram_wen_b1_d1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sram_wen_b2_d1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sram_wen_b3_d1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==================================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8)
Information: Building the design 'mul' instantiated from design 'conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8' with
	the parameters "CH_NUM=4,ACT_PER_ADDR=4,BW_PER_ACT=12,WEIGHT_PER_ADDR=9,BIAS_PER_ADDR=1,BW_PER_PARAM=8". (HDL-193)
Warning:  ../hdl/mul.v:197: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:251: signed to unsigned part selection occurs. (VER-318)
Warning:  ../hdl/mul.v:258: signed to unsigned part selection occurs. (VER-318)
Warning:  ../hdl/mul.v:259: signed to unsigned part selection occurs. (VER-318)
Warning:  ../hdl/mul.v:260: signed to unsigned part selection occurs. (VER-318)
Warning:  ../hdl/mul.v:261: signed to unsigned part selection occurs. (VER-318)
Warning:  ../hdl/mul.v:262: signed to unsigned part selection occurs. (VER-318)
Warning:  ../hdl/mul.v:266: signed to unsigned part selection occurs. (VER-318)
Warning:  ../hdl/mul.v:276: signed to unsigned part selection occurs. (VER-318)
Warning:  ../hdl/mul.v:279: signed to unsigned part selection occurs. (VER-318)
Warning:  ../hdl/mul.v:282: signed to unsigned part selection occurs. (VER-318)
Warning:  ../hdl/mul.v:285: signed to unsigned part selection occurs. (VER-318)
Warning:  ../hdl/mul.v:290: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:295: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:298: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:303: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:306: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:315: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:316: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:317: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:318: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:319: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:320: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:321: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:322: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:323: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:324: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:325: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:326: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:327: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:328: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:329: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:330: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:331: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:332: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:333: unsigned to signed assignment occurs. (VER-318)
Warning:  ../hdl/mul.v:334: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8 line 141 in file
		'../hdl/mul.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| psum0_mul_store_reg | Flip-flop |  26   |  Y  | N  | N  | N  | Y  | N  | N  |
| psum1_mul_store_reg | Flip-flop |  26   |  Y  | N  | N  | N  | Y  | N  | N  |
| psum2_mul_store_reg | Flip-flop |  26   |  Y  | N  | N  | N  | Y  | N  | N  |
| psum3_mul_store_reg | Flip-flop |  26   |  Y  | N  | N  | N  | Y  | N  | N  |
|  psum00_mul_9_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|  psum01_mul_9_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|  psum02_mul_9_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|  psum03_mul_9_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|  psum10_mul_9_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|  psum11_mul_9_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|  psum12_mul_9_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|  psum13_mul_9_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|  psum20_mul_9_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|  psum21_mul_9_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|  psum22_mul_9_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|  psum23_mul_9_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|  psum30_mul_9_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|  psum31_mul_9_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|  psum32_mul_9_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|  psum33_mul_9_reg   | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|   refresh_nx_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8)
1
# Solve Multiple Instance
set uniquify_naming_style "%s_mydesign_%d"
%s_mydesign_%d
uniquify
1
# link the design
current_design $TOPLEVEL
Current design is 'Convnet_top'.
{Convnet_top}
link

  Linking design 'Convnet_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (5 designs)               /home/u107/u107061234/ICLAB/EE4292_HW5/part3/syn/Convnet_top.db, etc
  saed32hvt_ss0p95v125c (library) /usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library) /usr/cadtool/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library) /usr/cadtool/SAED32_EDK/synthesis/cur/libraries/syn/dw_foundation.sldb

1
1
source -echo -verbose 1_setting.tcl 
# Setting Design and I/O Environment
set_operating_conditions -library saed32hvt_ss0p95v125c ss0p95v125c
Using operating conditions 'ss0p95v125c' found in library 'saed32hvt_ss0p95v125c'.
1
# Setting wireload model
set auto_wire_load_selection area_reselect
area_reselect
set_wire_load_mode enclosed
1
set_wire_load_selection_group predcaps
1
# Setting Timing Constraints
###  ceate your clock here
create_clock -name clk -period $TEST_CYCLE [get_ports clk]
1
###  set clock constrain
set_ideal_network [get_ports clk]
1
set_dont_touch_network [all_clocks]
1
# I/O delay should depend on the real enironment. Here only shows an example of setting
set_input_delay 1 -clock clk [remove_from_collection [all_inputs] [get_ports clk]]
1
set_output_delay [expr $TEST_CYCLE*0.5] -clock clk [all_outputs]
1
set_fix_hold [get_clocks clk]
1
# Setting DRC Constraint
# Defensive setting: smallest fanout_load 0.041 and WLM max fanout # 20 => 0.041*20 = 0.82
# max_transition and max_capacitance are given in the cell library
set_max_fanout 0.82 $TOPLEVEL
1
# Area Constraint
set_max_area 0
1
1
source -echo -verbose 2_compile.tcl 
# this cell's verilog will cause ncverilog to hang 
set_dont_use [format "%s%s" saed32hvt_ss0p95v125c {/SDFFNASRX1*}]
1
# before synthesis settings
set case_analysis_with_logic_constants true
true
set_fix_multiple_port_nets -feedthroughs -outputs -constants -buffer_constants
1
####check design####
check_design > ./$RPT_DIR/check_design.log
check_timing > ./$RPT_DIR/check_timing.log
set_clock_gating_style -max_fanout 10

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 3
Minimum bank bitwidth for enhanced clock gating: 6
Maximum fanout: 10
Setup time for clock gate: 0.000000
Hold time for clock gate: 0.000000
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
1
# Synthesis all design (using : compile_ultra)
# you can add "-gate_clock" to do gated-clock
# you can add "-incremental" for higher performance
compile_ultra -gate_clock -exact_map -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.5 |     *     |
| Licensed DW Building Blocks        | G-2012.06-DWBB_201206.4 |     *     |
============================================================================


Information: There are 101 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Convnet_top'

  Loading target library 'saed32io_wb_ss0p95v125c_2p25v'
Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Loaded alib file './alib-52/saed32io_wb_ss0p95v125c_2p25v.db.alib' (placeholder)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8'
Information: Added key list 'DesignWare' to design 'conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8'. (DDB-72)
 Implement Synthetic for 'conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8'.
Information: Added key list 'DesignWare' to design 'conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_RSOP_711'. (DDB-72)
  Processing 'mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8'
 Implement Synthetic for 'mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8'.
Information: Added key list 'DesignWare' to design 'mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8'. (DDB-72)
  Processing 'Convnet_top'
  Processing 'unshuffle_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12'
Information: Added key list 'DesignWare' to design 'unshuffle_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12'. (DDB-72)
 Implement Synthetic for 'unshuffle_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12'.
  Processing 'control'
  Processing 'SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_0'
Warning: No negative phase latch in library for Cell latch. The clock phase would be changed. (OPT-1231)
  Processing 'SNPS_CLOCK_GATE_HIGH_unshuffle_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_mydesign_0'
Warning: No negative phase latch in library for Cell latch. The clock phase would be changed. (OPT-1231)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_unshuffle_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design unshuffle_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_DW_mult_uns_J3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design unshuffle_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_DW01_inc_J3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design unshuffle_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_DW01_inc_J3_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_RSOP_710, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_RSOP_711, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_RSOP_712, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_RSOP_713, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_716J1_126_8562_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_715J1_125_8562_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_714J1_124_4500_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DW_mult_uns_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DW_mult_uns_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DW01_inc_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DW01_inc_J1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_589J2_144_2824_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_588J2_143_5733_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_587J2_142_5733_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_586J2_141_5733_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_585J2_140_5733_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_584J2_139_5733_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_583J2_138_5733_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_582J2_137_5733_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_581J2_136_5733_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_580J2_135_5733_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_579J2_134_5733_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_578J2_133_5733_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_577J2_132_5733_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_576J2_131_5733_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_575J2_130_5733_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_574J2_129_5733_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_573J2_128_5733_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_572J2_127_9730_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_571J2_126_9730_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_570J2_125_9730_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_569J2_124_9730_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_681J1_127_4030_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_680J1_130_765_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_679J1_129_765_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_760J1_134_401_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_715J1_144_2216_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_mydesign_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_unshuffle_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_mydesign_1, since there are no registers. (PWR-806)
Information: Performing clock-gating on design Convnet_top. (PWR-730)
Information: Performing clock-gating on design mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8. (PWR-730)
Information: Performing clock-gating on design conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8. (PWR-730)
Information: Performing clock-gating on design control. (PWR-730)
Information: Performing clock-gating on design unshuffle_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12. (PWR-730)
Information: In design 'Convnet_top', the register 'conv_ctrl/mul/psum01_mul_9_reg[22]' is removed because it is merged to 'conv_ctrl/mul/psum01_mul_9_reg[23]'. (OPT-1215)
Information: In design 'Convnet_top', the register 'conv_ctrl/mul/psum11_mul_9_reg[22]' is removed because it is merged to 'conv_ctrl/mul/psum11_mul_9_reg[23]'. (OPT-1215)
Information: In design 'Convnet_top', the register 'conv_ctrl/mul/psum21_mul_9_reg[22]' is removed because it is merged to 'conv_ctrl/mul/psum21_mul_9_reg[23]'. (OPT-1215)
Information: In design 'Convnet_top', the register 'conv_ctrl/mul/psum31_mul_9_reg[22]' is removed because it is merged to 'conv_ctrl/mul/psum31_mul_9_reg[23]'. (OPT-1215)
Information: In design 'Convnet_top', the register 'conv_ctrl/mul/psum02_mul_9_reg[22]' is removed because it is merged to 'conv_ctrl/mul/psum02_mul_9_reg[23]'. (OPT-1215)
Information: In design 'Convnet_top', the register 'conv_ctrl/mul/psum12_mul_9_reg[22]' is removed because it is merged to 'conv_ctrl/mul/psum12_mul_9_reg[23]'. (OPT-1215)
Information: In design 'Convnet_top', the register 'conv_ctrl/mul/psum22_mul_9_reg[22]' is removed because it is merged to 'conv_ctrl/mul/psum22_mul_9_reg[23]'. (OPT-1215)
Information: In design 'Convnet_top', the register 'conv_ctrl/mul/psum32_mul_9_reg[22]' is removed because it is merged to 'conv_ctrl/mul/psum32_mul_9_reg[23]'. (OPT-1215)
Information: In design 'Convnet_top', the register 'conv_ctrl/mul/psum03_mul_9_reg[22]' is removed because it is merged to 'conv_ctrl/mul/psum03_mul_9_reg[23]'. (OPT-1215)
Information: In design 'Convnet_top', the register 'conv_ctrl/mul/psum13_mul_9_reg[22]' is removed because it is merged to 'conv_ctrl/mul/psum13_mul_9_reg[23]'. (OPT-1215)
Information: In design 'Convnet_top', the register 'conv_ctrl/mul/psum23_mul_9_reg[22]' is removed because it is merged to 'conv_ctrl/mul/psum23_mul_9_reg[23]'. (OPT-1215)
Information: In design 'Convnet_top', the register 'conv_ctrl/mul/psum33_mul_9_reg[22]' is removed because it is merged to 'conv_ctrl/mul/psum33_mul_9_reg[23]'. (OPT-1215)
Information: In design 'Convnet_top', the register 'conv_ctrl/mul/psum00_mul_9_reg[22]' is removed because it is merged to 'conv_ctrl/mul/psum00_mul_9_reg[23]'. (OPT-1215)
Information: In design 'Convnet_top', the register 'conv_ctrl/mul/psum10_mul_9_reg[22]' is removed because it is merged to 'conv_ctrl/mul/psum10_mul_9_reg[23]'. (OPT-1215)
Information: In design 'Convnet_top', the register 'conv_ctrl/mul/psum20_mul_9_reg[22]' is removed because it is merged to 'conv_ctrl/mul/psum20_mul_9_reg[23]'. (OPT-1215)
Information: In design 'Convnet_top', the register 'conv_ctrl/mul/psum30_mul_9_reg[22]' is removed because it is merged to 'conv_ctrl/mul/psum30_mul_9_reg[23]'. (OPT-1215)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
  Mapping Optimization (Phase 1)
Information: The register 'sram_raddr_b3_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'sram_raddr_b1_reg[5]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:05:00  163290.8      0.74     363.5   34809.9                           3217325056.0000      0.00  
    0:05:04  163187.4      0.91     398.7   35782.1                           3215140352.0000      0.00  

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'mul_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8_DP_OP_586J2_141_5733_2'

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Delay Optimization
  ----------------------------
    0:05:39  157088.9      0.96     416.7   32995.8                           2597617152.0000      0.00  
    0:07:42  158199.6      0.41     202.1   30253.0                           2639245824.0000      0.00  
    0:07:42  158199.6      0.41     202.1   30253.0                           2639245824.0000      0.00  
    0:07:42  158199.6      0.41     202.1   30253.0                           2639245824.0000      0.00  

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%
    0:07:59  156569.2      0.48     228.7   29552.2                           2612964352.0000      0.00  
    0:08:04  152367.2      1.36     386.5   40662.8                           2538451968.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:08:35  152178.1      1.36     389.3   40588.8                           2521030656.0000      0.00  
    0:08:46  151400.9      1.36     384.8   39752.4                           2500283648.0000      0.00  
    0:08:51  150805.0      1.31     376.4   38980.1                           2486550016.0000      0.00  
    0:08:52  150724.7      1.31     376.4   38895.1                           2485484288.0000      0.00  
    0:09:01  150741.2      0.77     287.1   35778.2                           2485265664.0000      0.00  
    0:09:01  150741.2      0.77     287.1   35778.2                           2485265664.0000      0.00  
    0:09:10  150438.5      0.76     262.2   32839.3                           2449244928.0000      0.00  
    0:09:10  150438.5      0.76     262.2   32839.3                           2449244928.0000      0.00  
    0:17:34  154620.4      0.32     121.9   27787.1                           2653911040.0000      0.00  
    0:17:34  154620.4      0.32     121.9   27787.1                           2653911040.0000      0.00  
    0:17:34  154622.5      0.32     121.8   27787.1                           2653989632.0000      0.00  
    0:17:34  154622.5      0.32     121.8   27787.1                           2653989632.0000      0.00  
    0:18:52  154984.4      0.29     116.5   26861.4                           2664574464.0000      0.00  
    0:18:52  154984.4      0.29     116.5   26861.4                           2664574464.0000      0.00  
    0:21:43  155414.9      0.17      27.1   25307.0                           2720292864.0000      0.00  
    0:21:43  155414.9      0.17      27.1   25307.0                           2720292864.0000      0.00  
    0:22:44  155605.8      0.16      26.3   24738.7                           2729722880.0000      0.00  
    0:22:44  155605.8      0.16      26.3   24738.7                           2729722880.0000      0.00  
    0:23:12  155542.0      0.15      24.2   24432.5                           2727729408.0000      0.00  
    0:23:12  155542.0      0.15      24.2   24432.5                           2727729408.0000      0.00  
    0:23:42  155637.3      0.15      24.0   24206.6                           2730884864.0000      0.00  
    0:23:42  155637.3      0.15      24.0   24206.6                           2730884864.0000      0.00  
    0:26:55  156157.5      0.09      13.5   22382.1                           2790565888.0000      0.00  
    0:26:55  156157.5      0.09      13.5   22382.1                           2790565888.0000      0.00  
    0:27:37  156255.4      0.09      13.3   22316.9                           2794952704.0000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:27:37  156255.4      0.09      13.3   22316.9                           2794952704.0000      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:28:21  160107.4      0.25      59.4   13991.3 conv_ctrl/net258906       2883151360.0000      0.00  
    0:28:31  160386.2      0.23      57.0   13869.5 conv_ctrl/mul/psum30_mul_9_reg[18]/D 2895016960.0000      0.00  
    0:28:38  160538.2      0.09      18.2   13864.0 conv_ctrl/mul/psum20_mul_9_reg[19]/D 2910793728.0000      0.00  
    0:28:41  160610.6      0.08      17.0   13860.2 conv_ctrl/mul/psum20_mul_9_reg[19]/D 2916427008.0000      0.00  
    0:28:45  160726.5      0.07      15.8   13853.0 conv_ctrl/mul/psum03_mul_9_reg[18]/D 2928767744.0000      0.00  
    0:28:48  160840.4      0.07      15.1   13849.7 conv_ctrl/mul/psum31_mul_9_reg[16]/D 2943032064.0000      0.00  
    0:28:52  160951.7      0.07      14.7   13841.2 conv_ctrl/mul/psum30_mul_9_reg[19]/D 2956872448.0000      0.00  
    0:28:55  161020.0      0.06      14.2   13836.0 conv_ctrl/mul/psum31_mul_9_reg[20]/D 2964859648.0000      0.00  
    0:28:58  161078.0      0.06      13.9   13827.0 conv_ctrl/mul/psum31_mul_9_reg[20]/D 2969544448.0000      0.00  
    0:29:01  161151.4      0.06      13.0   13820.2 conv_ctrl/mul/psum03_mul_9_reg[18]/D 2977204224.0000      0.00  
    0:29:04  161243.4      0.06      12.7   13809.3 conv_ctrl/mul/psum20_mul_9_reg[19]/D 2985144576.0000      0.00  
    0:29:07  161303.4      0.06      12.3   13801.6 conv_ctrl/mul/psum01_mul_9_reg[18]/D 2990068736.0000      0.00  
    0:29:10  161369.0      0.05      11.1   13794.6 conv_ctrl/mul/psum01_mul_9_reg[18]/D 2997222912.0000      0.00  
    0:29:14  161518.9      0.05      10.6   13783.6 conv_ctrl/mul/psum00_mul_9_reg[21]/D 3013747968.0000      0.00  
    0:29:17  161607.6      0.05      10.4   13778.9 conv_ctrl/mul/psum03_mul_9_reg[18]/D 3024980992.0000      0.00  
    0:29:20  161740.5      0.05       9.9   13771.6 conv_ctrl/mul/psum10_mul_9_reg[21]/D 3041173504.0000      0.00  
    0:29:24  161816.8      0.05       9.5   13762.7 conv_ctrl/mul/psum33_mul_9_reg[18]/D 3047672576.0000      0.00  
    0:29:27  161844.7      0.04       9.3   13756.0 conv_ctrl/mul/psum11_mul_9_reg[19]/D 3050974720.0000      0.00  
    0:29:29  161884.6      0.05       9.3   13753.9 conv_ctrl/mul/psum33_mul_9_reg[20]/D 3055834880.0000      0.00  
    0:29:32  161935.7      0.04       9.1   13746.8 conv_ctrl/mul/psum11_mul_9_reg[19]/D 3059223040.0000      0.00  
    0:29:35  161992.4      0.05       9.0   13740.5 conv_ctrl/mul/psum22_mul_9_reg[17]/D 3064471552.0000      0.00  
    0:29:38  162075.0      0.04       8.4   13733.4 conv_ctrl/mul/psum12_mul_9_reg[18]/D 3073299968.0000      0.00  
    0:29:41  162116.9      0.04       7.8   13727.5 conv_ctrl/mul/psum12_mul_9_reg[20]/D 3078470912.0000      0.00  
    0:29:45  162185.3      0.04       7.6   13722.8 conv_ctrl/mul/psum33_mul_9_reg[20]/D 3086586880.0000      0.00  
    0:29:47  162225.2      0.03       7.0   13719.1 conv_ctrl/mul/psum12_mul_9_reg[19]/D 3089342720.0000      0.00  
    0:29:50  162255.7      0.03       6.7   13714.9 conv_ctrl/mul/psum11_mul_9_reg[16]/D 3092764416.0000      0.00  
    0:29:53  162309.8      0.04       6.6   13708.4 conv_ctrl/mul/psum21_mul_9_reg[17]/D 3096749056.0000      0.00  
    0:29:56  162356.3      0.03       6.0   13703.0 conv_ctrl/mul/psum20_mul_9_reg[18]/D 3102750976.0000      0.00  
    0:30:00  162459.8      0.06       6.5   13675.6 conv_ctrl/mul/net260726   3107625984.0000      0.00  
    0:30:03  162821.7      0.04       7.1   13566.9 conv_ctrl/mul/psum03_mul_9_reg[16]/D 3125902336.0000      0.00  
    0:30:06  162823.7      0.03       5.9   13561.8 conv_ctrl/mul/psum11_mul_9_reg[16]/D 3125370112.0000      0.00  
    0:30:09  162829.0      0.03       5.8   13559.0 conv_ctrl/mul/psum02_mul_9_reg[15]/D 3124190464.0000      0.00  
    0:30:12  162799.8      0.03       4.1   13556.0 conv_ctrl/mul/psum11_mul_9_reg[16]/D 3120190976.0000      0.00  
    0:30:14  163073.0      0.07       6.2   13514.0 conv_ctrl/mul/net263387   3143342080.0000      0.00  
    0:30:22  163450.7      0.04       5.1   13427.8 conv_ctrl/mul/psum31_mul_9_reg[21]/D 3179400704.0000      0.00  
    0:30:24  163425.0      0.03       4.3   13415.6                           3175235840.0000      0.00  
    0:31:25  163247.6      0.04       3.1   13458.0                           3152755712.0000      0.00  

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:31:25  163247.6      0.04       3.1   13458.0                           3152755712.0000      0.00  
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
    0:32:30  157651.1      0.13      38.3   12985.1 conv_ctrl/mul/psum22_mul_9_reg[19]/D 2786488064.0000      0.00  
    0:32:30  157651.1      0.13      38.3   12985.1                           2786488064.0000      0.00  
    0:32:51  157824.7      0.13      35.9   13058.5                           2794861312.0000      0.00  
    0:32:51  157824.7      0.13      35.9   13058.5                           2794861312.0000      0.00  
    0:33:06  155926.0      0.13      16.7   12992.4                           2567908352.0000      0.00  
    0:33:06  155926.0      0.13      16.7   12992.4                           2567908352.0000      0.00  
    0:33:30  156131.6      0.10      13.6   13021.1                           2574328576.0000      0.00  
    0:33:31  156131.6      0.10      13.6   13021.1                           2574328576.0000      0.00  
    0:33:31  156131.6      0.10      13.6   13021.1                           2574328576.0000      0.00  
    0:33:31  156131.6      0.10      13.6   13021.1                           2574328576.0000      0.00  
    0:33:35  156131.6      0.10      13.6   13021.1                           2574328576.0000      0.00  
    0:33:35  156131.6      0.10      13.6   13021.1                           2574328576.0000      0.00  
    0:36:24  156731.9      0.00       0.0   13203.6                           2651422976.0000      0.00  
    0:36:24  156731.9      0.00       0.0   13203.6                           2651422976.0000      0.00  
    0:36:25  156731.9      0.00       0.0   13203.6                           2651422976.0000      0.00  
    0:36:25  156731.9      0.00       0.0   13203.6                           2651422976.0000      0.00  
    0:36:31  156731.9      0.00       0.0   13203.6                           2651422976.0000      0.00  
    0:36:31  156731.9      0.00       0.0   13203.6                           2651422976.0000      0.00  
    0:36:32  156731.9      0.00       0.0   13203.6                           2651422976.0000      0.00  
    0:36:32  156731.9      0.00       0.0   13203.6                           2651422976.0000      0.00  
    0:36:39  156731.9      0.00       0.0   13203.6                           2651422976.0000      0.00  
    0:36:39  156731.9      0.00       0.0   13203.6                           2651422976.0000      0.00  
    0:36:40  156731.9      0.00       0.0   13203.6                           2651422976.0000      0.00  
    0:36:41  156722.5      0.00       0.0   13199.0                           2651218688.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:36:45  156722.5      0.00       0.0   13199.0                           2651218688.0000      0.00  
    0:36:58  154341.4      0.13      13.6   13117.6                           2420872704.0000      0.00  
    0:37:04  154507.9      0.04       3.9   13130.3                           2426428672.0000      0.00  
    0:37:04  154507.9      0.04       3.9   13130.3                           2426428672.0000      0.00  
    0:37:11  154313.9      0.04       3.9   13116.1                           2384414720.0000      0.00  
    0:37:18  154211.8      0.04       3.9   13126.4                           2382667264.0000      0.00  
    0:37:21  153959.7      0.04       3.9   13161.2                           2378120448.0000      0.00  
    0:37:27  153859.0      0.04       3.9   13175.3                           2376028160.0000      0.00  
    0:37:35  153813.3      0.04       3.9   13093.9 conv_ctrl/mul/net232368   2356662016.0000      0.00  
    0:37:42  154078.9      0.04       4.0   13008.2 conv_ctrl/mul/net257158   2366434560.0000      0.00  
    0:37:46  154295.9      0.03       3.7   12958.8 conv_ctrl/mul/psum33_mul_9_reg[17]/D 2373679360.0000      0.00  
    0:37:49  154372.1      0.03       3.4   12960.8 conv_ctrl/mul/psum23_mul_9_reg[15]/D 2377783808.0000      0.00  
    0:37:53  154469.0      0.19       9.3   12964.6 conv_ctrl/mul/net240445   2379934720.0000      0.00  
    0:37:55  154711.7      0.08       6.5   12808.6 conv_ctrl/mul/psum23_mul_9_reg[20]/D 2384922624.0000      0.00  
    0:37:59  154753.1      0.04       3.5   12773.9 conv_ctrl/mul/net247937   2387293184.0000      0.00  
    0:38:01  155235.7      0.11      10.4   12660.5                           2428063488.0000      0.00  
    0:39:53  155313.5      0.00       0.0   12776.6                           2463491840.0000      0.00  
    0:39:53  155313.5      0.00       0.0   12776.6                           2463491840.0000      0.00  
    0:39:53  155313.5      0.00       0.0   12776.6                           2463491840.0000      0.00  
    0:39:53  155313.5      0.00       0.0   12776.6                           2463491840.0000      0.00  
    0:39:55  155313.5      0.00       0.0   12776.6                           2463491840.0000      0.00  
    0:40:10  154593.8      0.00       0.0   12754.7                           2357167872.0000      0.00  
Loading db file '/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/usr/cadtool/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'Convnet_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'conv_ctrl/clk_gate_cnt_ofmap_reg/net28208': 1248 load(s), 1 driver(s)
  Loading target library 'saed32io_wb_ss0p95v125c_2p25v'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#compile_ultra -incremental -exact_map -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
# remove dummy ports
remove_unconnected_ports [get_cells -hierarchical *]
1
remove_unconnected_ports [get_cells -hierarchical *] -blast_buses
Removing port 'sram_raddr_b1[5]' from design 'conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8'
Removing port 'sram_raddr_b3[5]' from design 'conv_ctrl_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12_WEIGHT_PER_ADDR9_BIAS_PER_ADDR1_BW_PER_PARAM8'
Removing port 'sram_waddr_a[5]' from design 'unshuffle_CH_NUM4_ACT_PER_ADDR4_BW_PER_ACT12'
1
1
source -echo -verbose 3_report.tcl 
###-----------------------------Naming Rules----------------------------
set bus_inference_style {%s[%d]}
%s[%d]
set bus_naming_style {%s[%d]}
%s[%d]
set hdlout_internal_busses true
true
change_names -rules verilog -hierarchy
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _} -max_length 255 -type cell
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _[]} -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
define_name_rules name_rule -case_insensitive
1
change_names -hierarchy -rules name_rule
1
###--------------------------Netlist-related------------------------------------
write -format ddc     -hierarchy -output ./netlist/${TOPLEVEL}_syn.ddc
Writing ddc file './netlist/Convnet_top_syn.ddc'.
1
write -format verilog -hierarchy -output ./netlist/${TOPLEVEL}_syn.v
Writing verilog file '/home/u107/u107061234/ICLAB/EE4292_HW5/part3/syn/netlist/Convnet_top_syn.v'.
1
write_sdf -version 1.0  -context verilog ./netlist/${TOPLEVEL}_syn.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/u107/u107061234/ICLAB/EE4292_HW5/part3/syn/netlist/Convnet_top_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'Convnet_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
write_sdc ./netlist/${TOPLEVEL}_syn.sdc
1
write_saif -output ./netlist/${TOPLEVEL}_syn.saif 
Information: Writing backward SAIF information to file './netlist/Convnet_top_syn.saif'. (PWR-458)
1
###---------------------------Syntheis result reports----------------------------
# ===== Timing report =====
report_timing -delay min -max_paths 4 > ./report/report_hold_${TOPLEVEL}.out
report_timing -delay max -max_paths 4 > ./report/report_setup_${TOPLEVEL}.out
report_timing -path full -delay max -max_paths 1 -nworst 1 -significant_digits 4 > ./report/report_time_${TOPLEVEL}.out
# ===== Area report =====
report_area -hier  > ./report/report_area_${TOPLEVEL}.out
# ===== Power report =====
report_power -hier > ./report/report_power_${TOPLEVEL}.out
# ===== violations =====
report_constraint -all_violators > ./report/report_violation_${TOPLEVEL}.out
exit

Memory usage for this session 430 Mbytes.
Memory usage for this session including child processes 520 Mbytes.
CPU usage for this session 2455 seconds ( 0.68 hours ).
Elapsed time for this session 2468 seconds ( 0.69 hours ).

Thank you...
