
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1610889                       # Simulator instruction rate (inst/s)
host_mem_usage                              201516232                       # Number of bytes of host memory used
host_op_rate                                  1829869                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3538.38                       # Real time elapsed on the host
host_tick_rate                              302641724                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5699933352                       # Number of instructions simulated
sim_ops                                    6474765856                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   41                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   49                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       913737                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1827445                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                135669185                       # Number of branches fetched
system.switch_cpus0.committedInsts          908185929                       # Number of instructions committed
system.switch_cpus0.committedOps           1011760027                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              2568011224                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles        2568011224                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    261265422                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    255788849                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts    115809598                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls           11000126                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    865634823                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           865634823                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1372547130                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    799983045                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          214589822                       # Number of load instructions
system.switch_cpus0.num_mem_refs            301208835                       # number of memory refs
system.switch_cpus0.num_store_insts          86619013                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses     90658401                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts            90658401                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads    118536213                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes     71776243                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        615151744     60.80%     60.80% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        35602732      3.52%     64.32% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv           684530      0.07%     64.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       11380746      1.12%     65.51% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        7530354      0.74%     66.26% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        3098352      0.31%     66.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      10268569      1.01%     67.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc     12356022      1.22%     68.80% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        1728494      0.17%     68.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc      12065146      1.19%     70.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     70.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     70.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     70.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu          684544      0.07%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       214589822     21.21%     91.44% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       86619013      8.56%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1011760068                       # Class of executed instruction
system.switch_cpus1.Branches                162342520                       # Number of branches fetched
system.switch_cpus1.committedInsts          869503565                       # Number of instructions committed
system.switch_cpus1.committedOps           1007112660                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles        2568011241                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    285751374                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    279410706                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts    123559347                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls           28587300                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    845128907                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           845128907                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1401212672                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    727756172                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          188955671                       # Number of load instructions
system.switch_cpus1.num_mem_refs            329116623                       # number of memory refs
system.switch_cpus1.num_store_insts         140160952                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses    117935878                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts           117935878                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads    146939334                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes     86404451                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        580981241     57.69%     57.69% # Class of executed instruction
system.switch_cpus1.op_class::IntMult        30082610      2.99%     60.67% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       13177688      1.31%     61.98% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        8718629      0.87%     62.85% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        3587500      0.36%     63.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      11888930      1.18%     64.39% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc     14306205      1.42%     65.81% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        2001464      0.20%     66.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc      12409720      1.23%     67.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     67.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     67.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     67.24% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu          792563      0.08%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc          49536      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       188955671     18.76%     86.08% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      140160952     13.92%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1007112709                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           50                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5787859                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          223                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11575719                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            225                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             886676                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       457445                       # Transaction distribution
system.membus.trans_dist::CleanEvict           456256                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27068                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27068                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        886676                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1371358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1369831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2741189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2741189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     87821312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     87690880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    175512192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               175512192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            913744                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  913744    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              913744                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3172930100                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3168166901                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8670763792                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.data     28275456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data     30241536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          58516992                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     29304320                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       29304320                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       220902                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       236262                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             457164                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       228940                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            228940                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.data     26404421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     28240402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             54644822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      27365203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            27365203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      27365203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data     26404421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     28240402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            82010025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    457880.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples    441686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples    472268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000841437582                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        25627                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        25627                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1871538                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            432586                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     457164                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    228940                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   914328                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  457880                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   374                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            59324                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            54709                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            52594                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            56296                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            52692                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            51230                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            55983                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            58080                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            58428                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            59678                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           57966                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           58312                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           60689                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           59740                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           61221                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           57012                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            30044                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            28629                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            27774                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            29750                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            26944                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            25994                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            28972                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            29736                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            30144                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            29292                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           26532                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           26646                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           28742                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           27424                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           32230                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           29006                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.05                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 18863008270                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                4569770000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            35999645770                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20638.90                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39388.90                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  520190                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 207456                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                56.92                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.31                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               914328                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              457880                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 452904                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 453403                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   4077                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   3570                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 23613                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 23710                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 25638                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 25659                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 25667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 25663                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 25659                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 25660                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 25660                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 25651                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 25650                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 25659                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 25666                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 25675                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 25653                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 25627                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 25627                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 25627                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   100                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       644167                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   136.293899                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   127.411024                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    76.354921                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        49185      7.64%      7.64% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       568609     88.27%     95.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         9524      1.48%     97.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         5042      0.78%     98.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         4498      0.70%     98.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         3741      0.58%     99.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         3558      0.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       644167                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        25627                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     35.662153                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    33.904246                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    11.277834                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            36      0.14%      0.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          232      0.91%      1.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          829      3.23%      4.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         1827      7.13%     11.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         3009     11.74%     23.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         3751     14.64%     37.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         3684     14.38%     52.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         3379     13.19%     65.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         2782     10.86%     76.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         2126      8.30%     84.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         1529      5.97%     90.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         1003      3.91%     94.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          608      2.37%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          353      1.38%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          224      0.87%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          104      0.41%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           68      0.27%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           44      0.17%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           21      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            7      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            4      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-115            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        25627                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        25627                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.866274                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.856825                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.566458                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1920      7.49%      7.49% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              88      0.34%      7.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           23323     91.01%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              92      0.36%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             203      0.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        25627                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              58493056                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  23936                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               29302976                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               58516992                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            29304320                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       54.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       27.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    54.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    27.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.64                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070855550057                       # Total gap between requests
system.mem_ctrls0.avgGap                   1560777.30                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data     28267904                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data     30225152                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     29302976                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 26397368.326295003295                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 28225101.870384592563                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 27363947.837398298085                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data       441804                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data       472524                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       457880                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  16367016142                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  19632629628                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24716402744602                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     37045.88                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     41548.43                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  53980088.11                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   53.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2324391300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1235443275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         3377548440                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1200683520                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    250171149210                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    200537072640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      543378956865                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       507.422640                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 518771009471                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 516331358253                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2274961080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1209170490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         3148083120                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1189340460                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    244487433540                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    205323359520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      542165016690                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       506.289028                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 531269028599                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 503833339125                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.data     28230272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data     30211968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          58442240                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     29248640                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       29248640                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       220549                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       236031                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             456580                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       228505                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            228505                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.data     26362227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     28212790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             54575017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      27313207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            27313207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      27313207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     26362227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     28212790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            81888224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    457010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples    440973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples    471823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000930106292                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        25582                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        25582                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1869425                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            431747                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     456580                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    228505                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   913160                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  457010                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   364                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            58500                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            54049                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            52667                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            56009                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            52622                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            51244                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            56721                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            57768                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            58247                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            59523                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           58521                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           58536                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           60731                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           60239                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           60211                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           57208                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            29682                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            28314                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            27440                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            30006                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            26964                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            26000                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            28942                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            29534                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            30464                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            29034                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           26518                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           27231                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           28948                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           27508                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           30952                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           29450                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 18925467246                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                4563980000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            36040392246                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20733.51                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39483.51                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  519684                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 207234                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                56.93                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.35                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               913160                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              457010                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 452437                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 452908                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   3969                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   3482                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 23558                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 23635                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 25609                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 25625                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 25611                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 25606                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 25605                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 25608                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 25610                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 25609                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 25608                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 25609                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 25625                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 25640                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 25614                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 25583                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 25582                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 25582                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    76                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       642865                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   136.367841                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   127.450457                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    76.398539                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        49219      7.66%      7.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       566961     88.19%     95.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         9826      1.53%     97.38% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         4957      0.77%     98.15% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         4645      0.72%     98.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         3750      0.58%     99.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         3503      0.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       642865                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        25582                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     35.680869                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    33.951911                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    11.162658                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            27      0.11%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          223      0.87%      0.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19          849      3.32%      4.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         1807      7.06%     11.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         2921     11.42%     22.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         3610     14.11%     36.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         3835     14.99%     51.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         3477     13.59%     65.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         2814     11.00%     76.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         2079      8.13%     84.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         1530      5.98%     90.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          959      3.75%     94.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          657      2.57%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          332      1.30%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          224      0.88%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          114      0.45%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           60      0.23%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           28      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           14      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87           12      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        25582                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        25582                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.863615                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.854058                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.569584                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1952      7.63%      7.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              69      0.27%      7.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           23284     91.02%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              70      0.27%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             207      0.81%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        25582                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              58418944                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  23296                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               29247168                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               58442240                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            29248640                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       54.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       27.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    54.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    27.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.64                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070855734371                       # Total gap between requests
system.mem_ctrls1.avgGap                   1563099.08                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data     28222272                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data     30196672                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     29247168                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 26354755.873972203583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 28198506.440814260393                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 27311832.748442500830                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data       441098                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data       472062                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       457010                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  16417962717                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  19622429529                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24709526819133                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     37220.67                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     41567.48                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  54067803.37                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   53.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          2323748700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1235101725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         3378762240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1201148100                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    250433507100                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    200316139680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      543421076025                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       507.461972                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 518196751481                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 516905616243                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2266307400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1204570950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         3138601200                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1184324040                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    243069385260                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    206519640960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      541915498290                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       506.056021                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 534383518661                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 500718849063                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   2000204364                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    908185971                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2908390335                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   2000204364                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    908185971                       # number of overall hits
system.cpu0.icache.overall_hits::total     2908390335                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          874                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           874                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          874                       # number of overall misses
system.cpu0.icache.overall_misses::total          874                       # number of overall misses
system.cpu0.icache.demand_accesses::.cpu0.inst   2000205238                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    908185971                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2908391209                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   2000205238                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    908185971                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2908391209                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          250                       # number of writebacks
system.cpu0.icache.writebacks::total              250                       # number of writebacks
system.cpu0.icache.replacements                   250                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   2000204364                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    908185971                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2908390335                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          874                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          874                       # number of ReadReq misses
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    908185971                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2908391209                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.933965                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2908391209                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              874                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         3327678.728833                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   623.933965                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999894                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses     113427258025                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses    113427258025                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    633374898                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    287712738                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       921087636                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    633374898                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    287712738                       # number of overall hits
system.cpu0.dcache.overall_hits::total      921087636                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6166974                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      2661822                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       8828796                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6166974                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      2661822                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8828796                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  63824557581                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  63824557581                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  63824557581                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  63824557581                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    639541872                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    290374560                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    929916432                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    639541872                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    290374560                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    929916432                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.009643                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.009167                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009494                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.009643                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.009167                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009494                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 23977.770708                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7229.134933                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 23977.770708                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7229.134933                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3350440                       # number of writebacks
system.cpu0.dcache.writebacks::total          3350440                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      2661822                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2661822                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2661822                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2661822                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  61604598867                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  61604598867                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  61604598867                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  61604598867                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.009167                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002862                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.009167                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002862                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 23143.771021                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23143.771021                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 23143.771021                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23143.771021                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8828643                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    453489019                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    207262928                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      660751947                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5828617                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2614180                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8442797                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  62020992966                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  62020992966                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    209877108                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    669194744                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.012690                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.012456                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012616                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 23724.836456                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  7346.024424                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2614180                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2614180                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  59840767680                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  59840767680                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.012456                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003906                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 22890.836775                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22890.836775                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    179885879                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     80449810                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     260335689                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       338357                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        47642                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       385999                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1803564615                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1803564615                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     80497452                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    260721688                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.001877                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000592                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001481                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 37856.610029                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4672.459294                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        47642                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        47642                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1763831187                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1763831187                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000592                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000183                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 37022.610029                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37022.610029                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     13495618                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data      6161111                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     19656729                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           73                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data           31                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          104                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data       339438                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       339438                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data      6161142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     19656833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 10949.612903                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  3263.826923                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data       313584                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       313584                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10115.612903                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10115.612903                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     13495691                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data      6161142                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     19656833                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data      6161142                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     19656833                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          969230097                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8828899                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           109.779271                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   136.732006                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   119.267305                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.534109                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.465888                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      31024192035                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     31024192035                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1922448244                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    869503615                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2791951859                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1922448244                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    869503615                       # number of overall hits
system.cpu1.icache.overall_hits::total     2791951859                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          865                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           865                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          865                       # number of overall misses
system.cpu1.icache.overall_misses::total          865                       # number of overall misses
system.cpu1.icache.demand_accesses::.cpu1.inst   1922449109                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    869503615                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2791952724                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1922449109                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    869503615                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2791952724                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          241                       # number of writebacks
system.cpu1.icache.writebacks::total              241                       # number of writebacks
system.cpu1.icache.replacements                   241                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1922448244                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    869503615                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2791951859                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          865                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          865                       # number of ReadReq misses
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1922449109                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    869503615                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2791952724                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.943785                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2791952724                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              865                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         3227691.010405                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   623.943785                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999910                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses     108886157101                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses    108886157101                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    690207920                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    313434187                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1003642107                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    690207920                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    313434187                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1003642107                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7003022                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3125970                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10128992                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7003022                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3125970                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10128992                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  73485407583                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  73485407583                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  73485407583                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  73485407583                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    697210942                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    316560157                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1013771099                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    697210942                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    316560157                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1013771099                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.010044                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.009875                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009991                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.010044                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.009875                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009991                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 23508.033533                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7254.957609                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 23508.033533                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7254.957609                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5810527                       # number of writebacks
system.cpu1.dcache.writebacks::total          5810527                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      3125970                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3125970                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      3125970                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3125970                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  70878348603                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  70878348603                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  70878348603                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  70878348603                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.009875                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003084                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.009875                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003084                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 22674.033533                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22674.033533                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 22674.033533                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22674.033533                       # average overall mshr miss latency
system.cpu1.dcache.replacements              10128868                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    395853068                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    180428944                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      576282012                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6556261                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3103589                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9659850                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  72260652729                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  72260652729                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    402409329                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    183532533                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    585941862                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.016293                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.016910                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016486                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 23282.932350                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7480.514990                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      3103589                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      3103589                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  69672259503                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  69672259503                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.016910                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005297                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 22448.932350                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22448.932350                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    294354852                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    133005243                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     427360095                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       446761                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        22381                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       469142                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1224754854                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1224754854                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    294801613                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    133027624                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    427829237                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.001515                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000168                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001097                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 54722.972789                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  2610.627175                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        22381                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        22381                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1206089100                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1206089100                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000168                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 53888.972789                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 53888.972789                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     15390145                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data      7133291                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     22523436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           95                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           37                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       411579                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       411579                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     15390240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data      7133328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     22523568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 11123.756757                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  3118.022727                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           37                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           37                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       380721                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       380721                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10289.756757                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10289.756757                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     15390240                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data      7133328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     22523568                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     15390240                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data      7133328                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     22523568                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1058818235                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         10129124                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           104.532064                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   139.722537                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   116.276782                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.545791                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.454206                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      33892312644                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     33892312644                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data      2220402                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      2653714                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4874116                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data      2220402                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      2653714                       # number of overall hits
system.l2.overall_hits::total                 4874116                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.data       441451                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data       472293                       # number of demand (read+write) misses
system.l2.demand_misses::total                 913744                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.data       441451                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data       472293                       # number of overall misses
system.l2.overall_misses::total                913744                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.data  38821438992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  43647711090                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      82469150082                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  38821438992                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  43647711090                       # number of overall miss cycles
system.l2.overall_miss_latency::total     82469150082                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.data      2661853                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      3126007                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5787860                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      2661853                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      3126007                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5787860                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.165843                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.151085                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.157873                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.165843                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.151085                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.157873                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.data 87940.539249                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 92416.595397                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90254.108461                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 87940.539249                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 92416.595397                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90254.108461                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              457445                       # number of writebacks
system.l2.writebacks::total                    457445                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.data       441451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data       472293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            913744                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data       441451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data       472293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           913744                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  35044243249                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data  39606838894                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  74651082143                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  35044243249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data  39606838894                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  74651082143                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.165843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.151085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.157873                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.165843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.151085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.157873                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 79384.219877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 83860.736649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81698.027175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 79384.219877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 83860.736649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81698.027175                       # average overall mshr miss latency
system.l2.replacements                         913796                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2649695                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2649695                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2649695                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2649695                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          130                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           130                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus0.data        32250                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data        10705                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 42955                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data        15392                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data        11676                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27068                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data   1420991301                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data   1083689592                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2504680893                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        47642                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data        22381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.323076                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.521693                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.386559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 92320.120907                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 92813.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92532.913145                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data        15392                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data        11676                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27068                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data   1289118648                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data    983848595                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2272967243                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.323076                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.521693                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.386559                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 83752.510915                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 84262.469596                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83972.485703                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      2188152                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      2643009                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4831161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data       426059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data       460617                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          886676                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  37400447691                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  42564021498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  79964469189                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      2614211                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      3103626                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5717837                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.162978                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.148413                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.155072                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 87782.320503                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 92406.536229                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90184.542256                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data       426059                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data       460617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       886676                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  33755124601                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  38622990299                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  72378114900                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.162978                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.148413                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.155072                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 79226.409021                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 83850.553277                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81628.593646                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    24333477                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    946564                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.707165                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.634665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     1646.959698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     2185.550975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 13897.589703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data 15032.264960                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.050261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.066698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.424121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.458748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          828                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        24083                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 186124500                       # Number of tag accesses
system.l2.tags.data_accesses                186124500                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5717836                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3107140                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3594515                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            70023                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           70023                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5717837                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      7985557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      9378021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17363578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    456858880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    623148032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1080006912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          913796                       # Total snoops (count)
system.tol2bus.snoopTraffic                  58552960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6701656                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000041                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006475                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6701381    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    273      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6701656                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9246766083                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        6517916371                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5550225996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
