<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<title>MEN - VME4L API - vme4l-tsi148.h File Reference</title>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<meta name="Language" content="en, english">
<meta name="Copyright" content="All material copyright MEN Mikro Elektronik GmbH">
<link href="men_stylesheet.css" rel="stylesheet" type="text/css">
</head>
<body>

<div class="left_to_right" style="padding-top: 6px; background-color: #F0F0F0; height: 110px; border-bottom: 2px solid #D1D1D2;">
	<!-- Titel -->
	<img src="menlogo.gif" alt="MEN" style="float: left; height: 103px; width: 155px; margin: 0px;">
	<h1 style="margin: 0px; padding-top: 35px; padding-bottom: 0px;">VME4L API &nbsp; </h1>
	<h3>vme4l-tsi148.h File Reference</h3>
</div>

<div class="left_to_right">
<!-- Hauptteil -->
	<div class="main">
<!-- Generated by Doxygen 1.3.2 -->
<div class="qindex"><a class="qindex" href="index.html">Main&nbsp;Page</a> | <a class="qindex" href="modules.html">Modules</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>vme4l-tsi148.h File Reference</h1>Header File for Tundra TSI148 VME bridge driver (A17/A19/ A20...). Can be used to adjust timing and in-/outbound windows.  
<a href="#_details">More...</a>
<p>

<p>
<a href="vme4l-tsi148_8h-source.html">Go to the source code of this file.</a><table border=0 cellpadding=0 cellspacing=0>
<tr><td></td></tr>
<tr><td colspan=2><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l-tsi148_8h.html#a0">TSI148_VMCTRL</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Init value for VME Master Control Register. </em> <a href="#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l-tsi148_8h.html#a1">TSI148_VCTRL</a>&nbsp;&nbsp;&nbsp;( TSI148_VCTRL_GTO_2048US )</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Init value for VMEbus Control Register. </em> <a href="#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l-tsi148_8h.html#a2">TSI148_BLT_DCTL</a>&nbsp;&nbsp;&nbsp;( TSI148_DCTL_VBKS_4096 | TSI148_DCTL_PBKS_4096 )</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Init value for DMA Control Register (incl. </em> <a href="#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l-tsi148_8h.html#a3">TSI148_VMEFL</a>&nbsp;&nbsp;&nbsp;0x02000f00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Init value for VMEbus Filter Register NOTE: [VME4] VMEbus Write During Wrap-around RMW work-around is not implemented due to the lower performance. </em> <a href="#a3"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l-tsi148_8h.html#a4">TSI148_PCIXCAP</a>&nbsp;&nbsp;&nbsp;0x007c0007</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Init value for PCI-X Capabilities Register. </em> <a href="#a4"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA16D16.html#a0">TSI148_MA16D16_END</a>&nbsp;&nbsp;&nbsp;(0x0000FFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__MA16D16.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA16D16.html#a1">TSI148_MA16D16_MINSIZE</a>&nbsp;&nbsp;&nbsp;(0x00010000)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Minimal Window Size (&gt;= TSI148 minimal window size!). </em> <a href="group__TSI148__MA16D16.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA16D16.html#a2">TSI148_MA16D16_OTAT</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__MA16D16.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA16D16.html#a3">TSI148_MA16D16_OTBS</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation 2eSST Broadcast Select. </em> <a href="group__TSI148__MA16D16.html#a3"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA16D32.html#a0">TSI148_MA16D32_END</a>&nbsp;&nbsp;&nbsp;(0x0000FFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__MA16D32.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA16D32.html#a1">TSI148_MA16D32_MINSIZE</a>&nbsp;&nbsp;&nbsp;(0x00010000)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Minimal Window Size (&gt;= TSI148 minimal window size!). </em> <a href="group__TSI148__MA16D32.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA16D32.html#a2">TSI148_MA16D32_OTAT</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__MA16D32.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA16D32.html#a3">TSI148_MA16D32_OTBS</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation 2eSST Broadcast Select. </em> <a href="group__TSI148__MA16D32.html#a3"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA24D16.html#a0">TSI148_MA24D16_END</a>&nbsp;&nbsp;&nbsp;(0x00FFFFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__MA24D16.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA24D16.html#a1">TSI148_MA24D16_MINSIZE</a>&nbsp;&nbsp;&nbsp;(0x01000000)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Minimal Window Size (&gt;= TSI148 minimal window size!). </em> <a href="group__TSI148__MA24D16.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA24D16.html#a2">TSI148_MA24D16_OTAT</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__MA24D16.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA24D16.html#a3">TSI148_MA24D16_OTBS</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation 2eSST Broadcast Select. </em> <a href="group__TSI148__MA24D16.html#a3"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA24D32.html#a0">TSI148_MA24D32_END</a>&nbsp;&nbsp;&nbsp;(0x00FFFFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__MA24D32.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA24D32.html#a1">TSI148_MA24D32_MINSIZE</a>&nbsp;&nbsp;&nbsp;(0x01000000)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Minimal Window Size (&gt;= TSI148 minimal window size!). </em> <a href="group__TSI148__MA24D32.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA24D32.html#a2">TSI148_MA24D32_OTAT</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__MA24D32.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA24D32.html#a3">TSI148_MA24D32_OTBS</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation 2eSST Broadcast Select. </em> <a href="group__TSI148__MA24D32.html#a3"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA32D32.html#a0">TSI148_MA32D32_END</a>&nbsp;&nbsp;&nbsp;(0xFFFFFFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__MA32D32.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA32D32.html#a1">TSI148_MA32D32_MINSIZE</a>&nbsp;&nbsp;&nbsp;(0x08000000)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Minimal Window Size (&gt;= TSI148 minimal window size!). </em> <a href="group__TSI148__MA32D32.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA32D32.html#a2">TSI148_MA32D32_OTAT</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__MA32D32.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA32D32.html#a3">TSI148_MA32D32_OTBS</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation 2eSST Broadcast Select. </em> <a href="group__TSI148__MA32D32.html#a3"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA64D32.html#a0">TSI148_MA64D32_END</a>&nbsp;&nbsp;&nbsp;(0xFFFFFFFFFFFFFFFFULL)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__MA64D32.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA64D32.html#a1">TSI148_MA64D32_MINSIZE</a>&nbsp;&nbsp;&nbsp;(0x08000000)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Minimal Window Size (&gt;= TSI148 minimal window size!). </em> <a href="group__TSI148__MA64D32.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA64D32.html#a2">TSI148_MA64D32_OTAT</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__MA64D32.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA64D32.html#a3">TSI148_MA64D32_OTBS</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation 2eSST Broadcast Select. </em> <a href="group__TSI148__MA64D32.html#a3"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST0.html#a0">TSI148_MST0_END</a>&nbsp;&nbsp;&nbsp;(0x0000FFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__MST0.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST0.html#a1">TSI148_MST0_MINSIZE</a>&nbsp;&nbsp;&nbsp;(0x00010000)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Minimal Window Size (&gt;= TSI148 minimal window size!). </em> <a href="group__TSI148__MST0.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST0.html#a2">TSI148_MST0_OTAT</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__MST0.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST0.html#a3">TSI148_MST0_OTBS</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation 2eSST Broadcast Select. </em> <a href="group__TSI148__MST0.html#a3"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST1.html#a0">TSI148_MST1_END</a>&nbsp;&nbsp;&nbsp;(0x0000FFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__MST1.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST1.html#a1">TSI148_MST1_MINSIZE</a>&nbsp;&nbsp;&nbsp;(0x00010000)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Minimal Window Size (&gt;= TSI148 minimal window size!). </em> <a href="group__TSI148__MST1.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST1.html#a2">TSI148_MST1_OTAT</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__MST1.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST1.html#a3">TSI148_MST1_OTBS</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation 2eSST Broadcast Select. </em> <a href="group__TSI148__MST1.html#a3"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST2.html#a0">TSI148_MST2_END</a>&nbsp;&nbsp;&nbsp;(0x0000FFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__MST2.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST2.html#a1">TSI148_MST2_MINSIZE</a>&nbsp;&nbsp;&nbsp;(0x00010000)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Minimal Window Size (&gt;= TSI148 minimal window size!). </em> <a href="group__TSI148__MST2.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST2.html#a2">TSI148_MST2_OTAT</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__MST2.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST2.html#a3">TSI148_MST2_OTBS</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation 2eSST Broadcast Select. </em> <a href="group__TSI148__MST2.html#a3"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST3.html#a0">TSI148_MST3_END</a>&nbsp;&nbsp;&nbsp;(0x0000FFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__MST3.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST3.html#a1">TSI148_MST3_MINSIZE</a>&nbsp;&nbsp;&nbsp;(0x00010000)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Minimal Window Size (&gt;= TSI148 minimal window size!). </em> <a href="group__TSI148__MST3.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST3.html#a2">TSI148_MST3_OTAT</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__MST3.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST3.html#a3">TSI148_MST3_OTBS</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation 2eSST Broadcast Select. </em> <a href="group__TSI148__MST3.html#a3"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST4.html#a0">TSI148_MST4_END</a>&nbsp;&nbsp;&nbsp;(0x0000FFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__MST4.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST4.html#a1">TSI148_MST4_MINSIZE</a>&nbsp;&nbsp;&nbsp;(0x00010000)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Minimal Window Size (&gt;= TSI148 minimal window size!). </em> <a href="group__TSI148__MST4.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST4.html#a2">TSI148_MST4_OTAT</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__MST4.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST4.html#a3">TSI148_MST4_OTBS</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation 2eSST Broadcast Select. </em> <a href="group__TSI148__MST4.html#a3"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST5.html#a0">TSI148_MST5_END</a>&nbsp;&nbsp;&nbsp;(0x0000FFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__MST5.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST5.html#a1">TSI148_MST5_MINSIZE</a>&nbsp;&nbsp;&nbsp;(0x00010000)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Minimal Window Size (&gt;= TSI148 minimal window size!). </em> <a href="group__TSI148__MST5.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST5.html#a2">TSI148_MST5_OTAT</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__MST5.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST5.html#a3">TSI148_MST5_OTBS</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation 2eSST Broadcast Select. </em> <a href="group__TSI148__MST5.html#a3"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST6.html#a0">TSI148_MST6_END</a>&nbsp;&nbsp;&nbsp;(0x0000FFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__MST6.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST6.html#a1">TSI148_MST6_MINSIZE</a>&nbsp;&nbsp;&nbsp;(0x00010000)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Minimal Window Size (&gt;= TSI148 minimal window size!). </em> <a href="group__TSI148__MST6.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST6.html#a2">TSI148_MST6_OTAT</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__MST6.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST6.html#a3">TSI148_MST6_OTBS</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation 2eSST Broadcast Select. </em> <a href="group__TSI148__MST6.html#a3"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST7.html#a0">TSI148_MST7_END</a>&nbsp;&nbsp;&nbsp;(0x0000FFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__MST7.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST7.html#a1">TSI148_MST7_MINSIZE</a>&nbsp;&nbsp;&nbsp;(0x00010000)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Minimal Window Size (&gt;= TSI148 minimal window size!). </em> <a href="group__TSI148__MST7.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST7.html#a2">TSI148_MST7_OTAT</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__MST7.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MST7.html#a3">TSI148_MST7_OTBS</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation 2eSST Broadcast Select. </em> <a href="group__TSI148__MST7.html#a3"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV0.html#a0">TSI148_SLV0_END</a>&nbsp;&nbsp;&nbsp;(0x0000FFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__SLV0.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV0.html#a1">TSI148_SLV0_ITAT</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__SLV0.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV0.html#a2">TSI148_SLV0_TARGET</a>&nbsp;&nbsp;&nbsp;TSI148_SLVX_REGS</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Target Memory (kernel memory, TSI148 regs or another PCI device). </em> <a href="group__TSI148__SLV0.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV1.html#a0">TSI148_SLV1_END</a>&nbsp;&nbsp;&nbsp;(0x0000FFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__SLV1.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV1.html#a1">TSI148_SLV1_ITAT</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__SLV1.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV1.html#a2">TSI148_SLV1_TARGET</a>&nbsp;&nbsp;&nbsp;TSI148_SLVX_UNSHAREDKERNMEM</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Target Memory (kernel memory, TSI148 regs or another PCI device). </em> <a href="group__TSI148__SLV1.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV2.html#a0">TSI148_SLV2_END</a>&nbsp;&nbsp;&nbsp;(0x0000FFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__SLV2.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV2.html#a1">TSI148_SLV2_ITAT</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__SLV2.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV2.html#a2">TSI148_SLV2_TARGET</a>&nbsp;&nbsp;&nbsp;TSI148_SLVX_UNSHAREDKERNMEM</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Target Memory (kernel memory, TSI148 regs or another PCI device). </em> <a href="group__TSI148__SLV2.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV3.html#a0">TSI148_SLV3_END</a>&nbsp;&nbsp;&nbsp;(0x00FFFFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__SLV3.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV3.html#a1">TSI148_SLV3_ITAT</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__SLV3.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV3.html#a2">TSI148_SLV3_TARGET</a>&nbsp;&nbsp;&nbsp;TSI148_SLVX_UNSHAREDKERNMEM</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Target Memory (kernel memory, TSI148 regs or another PCI device). </em> <a href="group__TSI148__SLV3.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV4.html#a0">TSI148_SLV4_END</a>&nbsp;&nbsp;&nbsp;(0xFFFFFFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__SLV4.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV4.html#a1">TSI148_SLV4_ITAT</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__SLV4.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV4.html#a2">TSI148_SLV4_TARGET</a>&nbsp;&nbsp;&nbsp;TSI148_SLVX_UNSHAREDKERNMEM</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Target Memory (kernel memory, TSI148 regs or another PCI device). </em> <a href="group__TSI148__SLV4.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV5.html#a0">TSI148_SLV5_END</a>&nbsp;&nbsp;&nbsp;(0xFFFFFFFFFFFFFFFFULL)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__SLV5.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV5.html#a1">TSI148_SLV5_ITAT</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__SLV5.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV5.html#a2">TSI148_SLV5_TARGET</a>&nbsp;&nbsp;&nbsp;TSI148_SLVX_UNSHAREDKERNMEM</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Target Memory (kernel memory, TSI148 regs or another PCI device). </em> <a href="group__TSI148__SLV5.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV6.html#a0">TSI148_SLV6_END</a>&nbsp;&nbsp;&nbsp;(0x0000FFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__SLV6.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV6.html#a1">TSI148_SLV6_ITAT</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__SLV6.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV6.html#a2">TSI148_SLV6_TARGET</a>&nbsp;&nbsp;&nbsp;TSI148_SLVX_UNSHAREDKERNMEM</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Target Memory (kernel memory, TSI148 regs or another PCI device). </em> <a href="group__TSI148__SLV6.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV7.html#a0">TSI148_SLV7_END</a>&nbsp;&nbsp;&nbsp;(0x0000FFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__SLV7.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV7.html#a1">TSI148_SLV7_ITAT</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__SLV7.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__SLV7.html#a2">TSI148_SLV7_TARGET</a>&nbsp;&nbsp;&nbsp;TSI148_SLVX_UNSHAREDKERNMEM</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Target Memory (kernel memory, TSI148 regs or another PCI device). </em> <a href="group__TSI148__SLV7.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA24D16BLT.html#a0">TSI148_MA24D16BLT_END</a>&nbsp;&nbsp;&nbsp;(0x00FFFFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__MA24D16BLT.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA24D16BLT.html#a1">TSI148_MA24D16BLT_DXAT</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__MA24D16BLT.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA24D16BLT.html#a2">TSI148_MA24D16BLT_DXBS</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">2eSST Broadcast Select </em> <a href="group__TSI148__MA24D16BLT.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA24D32BLT.html#a0">TSI148_MA24D32BLT_END</a>&nbsp;&nbsp;&nbsp;(0x00FFFFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__MA24D32BLT.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA24D32BLT.html#a1">TSI148_MA24D32BLT_DXAT</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__MA24D32BLT.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA24D32BLT.html#a2">TSI148_MA24D32BLT_DXBS</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">2eSST Broadcast Select </em> <a href="group__TSI148__MA24D32BLT.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA32D32BLT.html#a0">TSI148_MA32D32BLT_END</a>&nbsp;&nbsp;&nbsp;(0xFFFFFFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__MA32D32BLT.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA32D32BLT.html#a1">TSI148_MA32D32BLT_DXAT</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__MA32D32BLT.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA32D32BLT.html#a2">TSI148_MA32D32BLT_DXBS</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">2eSST Broadcast Select </em> <a href="group__TSI148__MA32D32BLT.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA32D64BLT.html#a0">TSI148_MA32D64BLT_END</a>&nbsp;&nbsp;&nbsp;(0xFFFFFFFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__MA32D64BLT.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA32D64BLT.html#a1">TSI148_MA32D64BLT_DXAT</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__MA32D64BLT.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA32D64BLT.html#a2">TSI148_MA32D64BLT_DXBS</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">2eSST Broadcast Select </em> <a href="group__TSI148__MA32D64BLT.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA642EVME.html#a0">TSI148_MA642EVME_END</a>&nbsp;&nbsp;&nbsp;(0xFFFFFFFFFFFFFFFFULL)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__MA642EVME.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA642EVME.html#a1">TSI148_MA642EVME_DXAT</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__MA642EVME.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA642EVME.html#a2">TSI148_MA642EVME_DXBS</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">2eSST Broadcast Select </em> <a href="group__TSI148__MA642EVME.html#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA642ESST.html#a0">TSI148_MA642ESST_END</a>&nbsp;&nbsp;&nbsp;(0xFFFFFFFFFFFFFFFFULL)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of Addr Space. </em> <a href="group__TSI148__MA642ESST.html#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA642ESST.html#a1">TSI148_MA642ESST_DXAT</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation Attribute. </em> <a href="group__TSI148__MA642ESST.html#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__TSI148__MA642ESST.html#a2">TSI148_MA642ESST_DXBS</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Translation 2eSST Broadcast Select. </em> <a href="group__TSI148__MA642ESST.html#a2"></a><em><br><br></td></tr>
<tr><td colspan=2><br><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>const uint32_t&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="vme4l-tsi148_8h.html#a103">G_IrqPriority</a> []</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Table that maintains priority of VME interrupts (starting with highest priority). </em> <a href="#a103"></a><em><br><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Header File for Tundra TSI148 VME bridge driver (A17/A19/ A20...). Can be used to adjust timing and in-/outbound windows. 
<p>
<dl compact><dt><b>Author:</b></dt><dd>Ralf Trübenbach <dl compact><dt><b>Date</b></dt><dd>2009/07/09 10:43:33 </dd></dl>
<dl compact><dt><b>Revision</b></dt><dd>1.4 </dd></dl>
</dd></dl>
<p>
Switches: - Requires: - tsi148.h<hr><h2>Define Documentation</h2>
<a name="a2" doxytag="vme4l-tsi148.h::TSI148_BLT_DCTL"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define TSI148_BLT_DCTL&nbsp;&nbsp;&nbsp;( TSI148_DCTL_VBKS_4096 | TSI148_DCTL_PBKS_4096 )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Init value for DMA Control Register (incl. 
<p>
block size &amp; back-off timer)     </td>
  </tr>
</table>
<a name="a4" doxytag="vme4l-tsi148.h::TSI148_PCIXCAP"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define TSI148_PCIXCAP&nbsp;&nbsp;&nbsp;0x007c0007
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Init value for PCI-X Capabilities Register. 
<p>
    </td>
  </tr>
</table>
<a name="a1" doxytag="vme4l-tsi148.h::TSI148_VCTRL"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define TSI148_VCTRL&nbsp;&nbsp;&nbsp;( TSI148_VCTRL_GTO_2048US )
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Init value for VMEbus Control Register. 
<p>
    </td>
  </tr>
</table>
<a name="a0" doxytag="vme4l-tsi148.h::TSI148_VMCTRL"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define TSI148_VMCTRL
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre>( TSI148_VMCTRL_VTON_512US | TSI148_VMCTRL_VREL_RWD \
                        | TSI148_VMCTRL_FAIR | TSI148_VMCTRL_VREQL_3 )
</pre></div>Init value for VME Master Control Register. 
<p>
    </td>
  </tr>
</table>
<a name="a3" doxytag="vme4l-tsi148.h::TSI148_VMEFL"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define TSI148_VMEFL&nbsp;&nbsp;&nbsp;0x02000f00
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Init value for VMEbus Filter Register NOTE: [VME4] VMEbus Write During Wrap-around RMW work-around is not implemented due to the lower performance. 
<p>
If you really need to use wrap-around RMW cycles you have to set VMEFL[ACKD] to slow (0)     </td>
  </tr>
</table>
<hr><h2>Variable Documentation</h2>
<a name="a103" doxytag="vme4l-tsi148.h::G_IrqPriority"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> const uint32_t <a class="el" href="vme4l-tsi148_8h.html#a103">G_IrqPriority</a>[]<code> [static]</code>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Initial value:</b><div class="fragment"><pre> {
    TSI148_INTEX_ACFL,
    TSI148_INTEX_SYSFL,
    TSI148_INTEX_VERR,
    TSI148_INTEX_PERR,
    TSI148_INTEX_DMA1,
    TSI148_INTEX_DMA0,
    TSI148_INTEX_LM3,
    TSI148_INTEX_LM2,
    TSI148_INTEX_LM1,
    TSI148_INTEX_LM0,
    TSI148_INTEX_MB3,
    TSI148_INTEX_MB2,
    TSI148_INTEX_MB1,
    TSI148_INTEX_MB0,
    TSI148_INTEX_IRQ7,
    TSI148_INTEX_IRQ6,
    TSI148_INTEX_IRQ5,
    TSI148_INTEX_IRQ4,
    TSI148_INTEX_IRQ3,
    TSI148_INTEX_IRQ2,
    TSI148_INTEX_IRQ1,
    TSI148_INTEX_VIE,
    TSI148_INTEX_IACK
}
</pre></div>Table that maintains priority of VME interrupts (starting with highest priority). 
<p>
    </td>
  </tr>
</table>

	</div>
</div>

<div class="footer">
<!-- Footer -->
	<p class="footer">
	Generated for VME4L API using <a href="http://www.doxygen.org">doxygen</a>.<br>
	Copyright &copy; 2019 <a href="http://www.men.de">MEN Mikro Elektronik GmbH</a>. All Rights Reserved.
	</p>
</div>

</body>
</html>

