$comment
	File created using the following command:
		vcd file mejia_fulladder.msim.vcd -direction
$end
$date
	Sun Sep 13 16:33:10 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module mejia_fulladder_vhd_vec_tst $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # Cin $end
$var wire 1 $ Cout $end
$var wire 1 % S $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_A $end
$var wire 1 0 ww_B $end
$var wire 1 1 ww_Cin $end
$var wire 1 2 ww_S $end
$var wire 1 3 ww_Cout $end
$var wire 1 4 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 5 \A~input_o\ $end
$var wire 1 6 \Cin~input_o\ $end
$var wire 1 7 \B~input_o\ $end
$var wire 1 8 \S~0_combout\ $end
$var wire 1 9 \Cout~0_combout\ $end
$var wire 1 : \ALT_INV_A~input_o\ $end
$var wire 1 ; \ALT_INV_B~input_o\ $end
$var wire 1 < \ALT_INV_Cin~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
0/
00
01
02
03
x4
05
06
07
08
09
1:
1;
1<
$end
#1000
1#
11
16
0<
18
12
1%
#2000
0#
1"
01
10
17
06
1<
0;
#3000
1#
11
16
0<
08
19
13
02
1$
0%
#4000
0#
0"
1!
01
00
1/
15
07
06
1<
1;
0:
18
09
03
12
0$
1%
#5000
1#
11
16
0<
08
19
13
02
1$
0%
#6000
0#
1"
01
10
17
06
1<
0;
#7000
1#
11
16
0<
18
12
1%
#8000
0#
0"
0!
01
00
0/
05
07
06
1<
1;
1:
08
09
03
02
0$
0%
#9000
1#
11
16
0<
18
12
1%
#10000
