#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Feb 17 08:47:03 2026
# Process ID: 6645
# Current directory: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_10_synth_1
# Command line: vivado -log BD_bidirec_0_10.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BD_bidirec_0_10.tcl
# Log file: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_10_synth_1/BD_bidirec_0_10.vds
# Journal file: /home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_10_synth_1/vivado.jou
# Running On: FabianCh, OS: Linux, CPU Frequency: 1996.208 MHz, CPU Physical cores: 12, Host memory: 12542 MB
#-----------------------------------------------------------
source BD_bidirec_0_10.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1247.230 ; gain = 0.023 ; free physical = 1393 ; free virtual = 15168
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: BD_bidirec_0_10
Command: synth_design -top BD_bidirec_0_10 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7106
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:01:52 . Memory (MB): peak = 1699.625 ; gain = 380.707 ; free physical = 386 ; free virtual = 9937
Synthesis current peak Physical Memory [PSS] (MB): peak = 896.010; parent = 753.004; children = 143.405
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2563.551; parent = 1699.625; children = 863.926
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_0_10' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/ip/BD_bidirec_0_10/synth/BD_bidirec_0_10.v:53]
INFO: [Synth 8-6157] synthesizing module 'bidirec' [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/bidir.v:26]
INFO: [Synth 8-6155] done synthesizing module 'bidirec' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/bidir.v:26]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_0_10' (0#1) [/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/ip/BD_bidirec_0_10/synth/BD_bidirec_0_10.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:02:07 . Memory (MB): peak = 1764.594 ; gain = 445.676 ; free physical = 1488 ; free virtual = 10633
Synthesis current peak Physical Memory [PSS] (MB): peak = 962.017; parent = 753.004; children = 230.815
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2765.512; parent = 1764.594; children = 1000.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:02:08 . Memory (MB): peak = 1782.406 ; gain = 463.488 ; free physical = 1273 ; free virtual = 10432
Synthesis current peak Physical Memory [PSS] (MB): peak = 962.017; parent = 753.004; children = 230.815
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2783.324; parent = 1782.406; children = 1000.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:02:08 . Memory (MB): peak = 1790.410 ; gain = 471.492 ; free physical = 1337 ; free virtual = 10497
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Synthesis current peak Physical Memory [PSS] (MB): peak = 962.017; parent = 753.004; children = 230.815
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2791.328; parent = 1790.410; children = 1000.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:02:09 . Memory (MB): peak = 1799.316 ; gain = 480.398 ; free physical = 1226 ; free virtual = 10392
Synthesis current peak Physical Memory [PSS] (MB): peak = 962.017; parent = 753.004; children = 230.815
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2800.234; parent = 1799.316; children = 1000.918
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:02:15 . Memory (MB): peak = 1924.566 ; gain = 605.648 ; free physical = 196 ; free virtual = 9128
Synthesis current peak Physical Memory [PSS] (MB): peak = 1005.169; parent = 877.647; children = 230.815
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2925.484; parent = 1924.566; children = 1000.918
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:02:15 . Memory (MB): peak = 1924.566 ; gain = 605.648 ; free physical = 332 ; free virtual = 9264
Synthesis current peak Physical Memory [PSS] (MB): peak = 1008.219; parent = 880.673; children = 230.815
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2925.484; parent = 1924.566; children = 1000.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:02:15 . Memory (MB): peak = 1924.566 ; gain = 605.648 ; free physical = 338 ; free virtual = 9271
Synthesis current peak Physical Memory [PSS] (MB): peak = 1008.452; parent = 880.906; children = 230.815
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2925.484; parent = 1924.566; children = 1000.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'i_0' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:02:22 . Memory (MB): peak = 1924.566 ; gain = 605.648 ; free physical = 252 ; free virtual = 9285
Synthesis current peak Physical Memory [PSS] (MB): peak = 1008.596; parent = 881.050; children = 230.815
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2925.484; parent = 1924.566; children = 1000.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:02:22 . Memory (MB): peak = 1924.566 ; gain = 605.648 ; free physical = 252 ; free virtual = 9285
Synthesis current peak Physical Memory [PSS] (MB): peak = 1008.596; parent = 881.050; children = 230.815
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2925.484; parent = 1924.566; children = 1000.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:02:22 . Memory (MB): peak = 1924.566 ; gain = 605.648 ; free physical = 250 ; free virtual = 9284
Synthesis current peak Physical Memory [PSS] (MB): peak = 1008.596; parent = 881.092; children = 230.815
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2925.484; parent = 1924.566; children = 1000.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:02:22 . Memory (MB): peak = 1924.566 ; gain = 605.648 ; free physical = 235 ; free virtual = 9270
Synthesis current peak Physical Memory [PSS] (MB): peak = 1008.596; parent = 881.113; children = 230.815
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2925.484; parent = 1924.566; children = 1000.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:02:22 . Memory (MB): peak = 1924.566 ; gain = 605.648 ; free physical = 216 ; free virtual = 9252
Synthesis current peak Physical Memory [PSS] (MB): peak = 1008.596; parent = 881.113; children = 230.815
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2925.484; parent = 1924.566; children = 1000.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:02:22 . Memory (MB): peak = 1924.566 ; gain = 605.648 ; free physical = 215 ; free virtual = 9251
Synthesis current peak Physical Memory [PSS] (MB): peak = 1008.600; parent = 881.143; children = 230.815
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2925.484; parent = 1924.566; children = 1000.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:02:22 . Memory (MB): peak = 1924.566 ; gain = 605.648 ; free physical = 242 ; free virtual = 9281
Synthesis current peak Physical Memory [PSS] (MB): peak = 1008.640; parent = 881.201; children = 230.815
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2925.484; parent = 1924.566; children = 1000.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:02:23 . Memory (MB): peak = 1924.566 ; gain = 605.648 ; free physical = 249 ; free virtual = 9291
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:02:23 . Memory (MB): peak = 1924.574 ; gain = 605.648 ; free physical = 232 ; free virtual = 9280
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1927.535 ; gain = 0.000 ; free physical = 967 ; free virtual = 10047
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.098 ; gain = 0.000 ; free physical = 419 ; free virtual = 9536
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1584676a
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:02:31 . Memory (MB): peak = 2014.098 ; gain = 699.148 ; free physical = 1966 ; free virtual = 11150
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_10_synth_1/BD_bidirec_0_10.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:52 . Memory (MB): peak = 2315.180 ; gain = 301.082 ; free physical = 134 ; free virtual = 7494
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.runs/BD_bidirec_0_10_synth_1/BD_bidirec_0_10.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BD_bidirec_0_10_utilization_synth.rpt -pb BD_bidirec_0_10_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 08:51:06 2026...
