HelpInfo,C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.7\Synplify\bin\mbin\assistant
Implementation;Synthesis;RootName:M2S010_USB_vcp
Implementation;Synthesis|| CL240 ||@W:XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. ||M2S010_USB_vcp.srr(40);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\7\SoC\M2S010_USB_vcp\synthesis\M2S010_USB_vcp.srr'/linenumber/40||M2S010_USB_vcp_OSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\7\SoC\M2S010_USB_vcp\component\work\M2S010_USB_vcp\OSC_0\M2S010_USB_vcp_OSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:XTLOSC_CCC is not assigned a value (floating) -- simulation mismatch possible. ||M2S010_USB_vcp.srr(41);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\7\SoC\M2S010_USB_vcp\synthesis\M2S010_USB_vcp.srr'/linenumber/41||M2S010_USB_vcp_OSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\7\SoC\M2S010_USB_vcp\component\work\M2S010_USB_vcp\OSC_0\M2S010_USB_vcp_OSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. ||M2S010_USB_vcp.srr(42);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\7\SoC\M2S010_USB_vcp\synthesis\M2S010_USB_vcp.srr'/linenumber/42||M2S010_USB_vcp_OSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\7\SoC\M2S010_USB_vcp\component\work\M2S010_USB_vcp\OSC_0\M2S010_USB_vcp_OSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. ||M2S010_USB_vcp.srr(43);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\7\SoC\M2S010_USB_vcp\synthesis\M2S010_USB_vcp.srr'/linenumber/43||M2S010_USB_vcp_OSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\7\SoC\M2S010_USB_vcp\component\work\M2S010_USB_vcp\OSC_0\M2S010_USB_vcp_OSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:RCOSC_25_50MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. ||M2S010_USB_vcp.srr(44);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\7\SoC\M2S010_USB_vcp\synthesis\M2S010_USB_vcp.srr'/linenumber/44||M2S010_USB_vcp_OSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\7\SoC\M2S010_USB_vcp\component\work\M2S010_USB_vcp\OSC_0\M2S010_USB_vcp_OSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CL159 ||@W:Input XTL is unused||M2S010_USB_vcp.srr(58);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\7\SoC\M2S010_USB_vcp\synthesis\M2S010_USB_vcp.srr'/linenumber/58||M2S010_USB_vcp_OSC_0_OSC.vhd(10);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\7\SoC\M2S010_USB_vcp\component\work\M2S010_USB_vcp\OSC_0\M2S010_USB_vcp_OSC_0_OSC.vhd'/linenumber/10
Implementation;Synthesis|| MT530 ||@W:Found inferred clock M2S010_USB_vcp_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 0 sequential elements including M2S010_USB_vcp_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||M2S010_USB_vcp.srr(134);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\7\SoC\M2S010_USB_vcp\synthesis\M2S010_USB_vcp.srr'/linenumber/134||m2s010_usb_vcp_mss.vhd(717);liberoaction://cross_probe/hdl/file/'e:\projects\actel\actelkit\refdes\7\soc\m2s010_usb_vcp\component\work\m2s010_usb_vcp_mss\m2s010_usb_vcp_mss.vhd'/linenumber/717
Implementation;Synthesis|| MT420 ||@W:Found inferred clock M2S010_USB_vcp_OSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:OSC_0.N_RCOSC_25_50MHZ_CLKOUT"||M2S010_USB_vcp.srr(252);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\7\SoC\M2S010_USB_vcp\synthesis\M2S010_USB_vcp.srr'/linenumber/252||null;null
Implementation;Synthesis|| MT320 ||@N: Timing report estimates place and route data. Please look at the place and route timing report for final timing.||M2S010_USB_vcp.srr(267);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\7\SoC\M2S010_USB_vcp\synthesis\M2S010_USB_vcp.srr'/linenumber/267||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints cover only FF-to-FF paths associated with the clock.||M2S010_USB_vcp.srr(269);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\7\SoC\M2S010_USB_vcp\synthesis\M2S010_USB_vcp.srr'/linenumber/269||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||M2S010_USB_vcp.srr(284);liberoaction://cross_probe/hdl/file/'E:\Projects\Actel\ActelKit\RefDes\7\SoC\M2S010_USB_vcp\synthesis\M2S010_USB_vcp.srr'/linenumber/284||null;null
Implementation;Place and Route;RootName:M2S010_USB_vcp
Implementation;Place and Route||(null)||Please refer to the log file for details about 3 Info(s)||M2S010_USB_vcp_layout_log.log;liberoaction://open_report/file/M2S010_USB_vcp_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||M2S010_USB_vcp_generateBitstream.log;liberoaction://open_report/file/M2S010_USB_vcp_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:M2S010_USB_vcp
