{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525314718777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525314718777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 19:31:58 2018 " "Processing started: Wed May 02 19:31:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525314718777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525314718777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part1 -c Part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part1 -c Part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525314718777 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525314719574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1525314719574 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TestTFF.v " "Can't analyze file -- file TestTFF.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1525314751604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testtff.sv 2 2 " "Found 2 design units, including 2 entities, in source file testtff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestTFF " "Found entity 1: TestTFF" {  } { { "TestTFF.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part1/TestTFF.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525314751620 ""} { "Info" "ISGN_ENTITY_NAME" "2 TestTFF_testbench " "Found entity 2: TestTFF_testbench" {  } { { "TestTFF.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part1/TestTFF.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525314751620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525314751620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file sixteen_bit_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sixteen_Bit_Counter " "Found entity 1: Sixteen_Bit_Counter" {  } { { "Sixteen_Bit_Counter.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part1/Sixteen_Bit_Counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525314751620 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sixteen_Bit_Counter_testbench " "Found entity 2: Sixteen_Bit_Counter_testbench" {  } { { "Sixteen_Bit_Counter.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part1/Sixteen_Bit_Counter.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525314751620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525314751620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.sv 1 1 " "Found 1 design units, including 1 entities, in source file part1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part1 " "Found entity 1: Part1" {  } { { "Part1.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part1/Part1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525314751620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525314751620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexhexi.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexhexi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexHEXI " "Found entity 1: HexHEXI" {  } { { "HexHEXI.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part1/HexHEXI.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525314751620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525314751620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part1 " "Elaborating entity \"Part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525314751807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sixteen_Bit_Counter Sixteen_Bit_Counter:C1 " "Elaborating entity \"Sixteen_Bit_Counter\" for hierarchy \"Sixteen_Bit_Counter:C1\"" {  } { { "Part1.sv" "C1" { Text "C:/UWT/TCES330/labs/HW3/Part1/Part1.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525314751838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestTFF Sixteen_Bit_Counter:C1\|TestTFF:T1 " "Elaborating entity \"TestTFF\" for hierarchy \"Sixteen_Bit_Counter:C1\|TestTFF:T1\"" {  } { { "Sixteen_Bit_Counter.sv" "T1" { Text "C:/UWT/TCES330/labs/HW3/Part1/Sixteen_Bit_Counter.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525314751870 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "QN TestTFF.sv(22) " "Verilog HDL or VHDL warning at TestTFF.sv(22): object \"QN\" assigned a value but never read" {  } { { "TestTFF.sv" "" { Text "C:/UWT/TCES330/labs/HW3/Part1/TestTFF.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525314751870 "|Part1|Sixteen_Bit_Counter:C1|TestTFF:T1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexHEXI HexHEXI:H0 " "Elaborating entity \"HexHEXI\" for hierarchy \"HexHEXI:H0\"" {  } { { "Part1.sv" "H0" { Text "C:/UWT/TCES330/labs/HW3/Part1/Part1.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525314751885 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525314753120 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525314753995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525314753995 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525314754135 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525314754135 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525314754135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525314754135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "669 " "Peak virtual memory: 669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525314754182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 19:32:34 2018 " "Processing ended: Wed May 02 19:32:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525314754182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525314754182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525314754182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525314754182 ""}
