// Seed: 52502354
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  uwire id_6 = 1 == id_1;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    inout supply1 id_2
    , id_11,
    input wand id_3,
    input supply0 id_4,
    input wand id_5,
    input wor id_6,
    output wire id_7,
    output tri1 id_8,
    input wire id_9
);
  wire id_12;
  module_0(
      id_11, id_11, id_11, id_12, id_12
  );
endmodule
