var searchData=
[
  ['sai1_5fbaseaddr_0',['SAI1_BASEADDR',['../group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gaa69720584d66201ced57413f952068ed',1,'SAI1_BASEADDR:&#160;stm32f407xx.h'],['../group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gaa69720584d66201ced57413f952068ed',1,'SAI1_BASEADDR:&#160;stm32f407xx.h']]],
  ['sdio_5fbaseaddr_1',['SDIO_BASEADDR',['../group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga03ddceeb17b3c18fd16655a97a180b43',1,'SDIO_BASEADDR:&#160;stm32f407xx.h'],['../group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga03ddceeb17b3c18fd16655a97a180b43',1,'SDIO_BASEADDR:&#160;stm32f407xx.h']]],
  ['sections_20in_20reference_20manual_2',['Key Sections in Reference Manual',['../index.html#autotoc_md54',1,'']]],
  ['segmentation_3',['Memory Segmentation',['../group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html',1,'']]],
  ['select_20the_20source_20input_4',['- Write GPIO port code to select the source input',['../group___g_p_i_o___driver___a_p_is.html#autotoc_md71',1,'']]],
  ['set_5',['SET',['../group___m_i_s_c_e_l_l_a_n_e_o_u_s___m_a_c_r_o_s.html#ga59da1d65e87a723efe808dbabb4fc205',1,'SET:&#160;stm32f407xx.h'],['../group___m_i_s_c_e_l_l_a_n_e_o_u_s___m_a_c_r_o_s.html#ga59da1d65e87a723efe808dbabb4fc205',1,'SET:&#160;stm32f407xx.h']]],
  ['setup_6',['Project Setup',['../index.html#autotoc_md35',1,'']]],
  ['size_20configuration_20macros_7',['SPI Frame Size Configuration Macros',['../group___s_p_i___f_r_a_m_e___s_i_z_e___m_a_c_r_o_s.html',1,'']]],
  ['source_20input_8',['- Write GPIO port code to select the source input',['../group___g_p_i_o___driver___a_p_is.html#autotoc_md71',1,'']]],
  ['specifications_9',['Hardware Specifications',['../index.html#autotoc_md4',1,'']]],
  ['speed_20macros_10',['SPI Clock Speed Macros',['../group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s.html',1,'']]],
  ['speed_20options_11',['GPIO Speed Options',['../group___g_p_i_o___s_p_e_e_d_s.html',1,'']]],
  ['spi_20api_20prototypes_12',['SPI API Prototypes',['../group___s_p_i___a_p_i___p_r_o_t_o_t_y_p_e_s.html',1,'']]],
  ['spi_20bit_20order_20configuration_20macros_13',['SPI Bit Order Configuration Macros',['../group___s_p_i___b_i_t___o_r_d_e_r___m_a_c_r_o_s.html',1,'']]],
  ['spi_20clock_20speed_20macros_14',['SPI Clock Speed Macros',['../group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s.html',1,'']]],
  ['spi_20configuration_20macros_15',['SPI Configuration Macros',['../group___s_p_i___c_o_n_f_i_g___m_a_c_r_o_s.html',1,'']]],
  ['spi_20configuration_20structure_20definition_16',['SPI Configuration Structure definition',['../group___s_p_i___config___struct.html',1,'']]],
  ['spi_20cpha_20configuration_20macros_17',['SPI CPHA Configuration Macros',['../group___s_p_i___c_p_h_a___m_a_c_r_o_s.html',1,'']]],
  ['spi_20cpol_20configuration_20macros_18',['SPI CPOL Configuration Macros',['../group___s_p_i___c_p_o_l___m_a_c_r_o_s.html',1,'']]],
  ['spi_20crc_20configuration_20macros_19',['SPI CRC Configuration Macros',['../group___s_p_i___c_r_c___m_a_c_r_o_s.html',1,'']]],
  ['spi_20device_20bus_20mode_20macros_20',['SPI Device Bus Mode Macros',['../group___s_p_i___b_u_s___m_o_d_e___m_a_c_r_o_s.html',1,'']]],
  ['spi_20device_20mode_20macros_21',['SPI Device Mode Macros',['../group___s_p_i___d_e_v_i_c_e___m_o_d_e___m_a_c_r_o_s.html',1,'']]],
  ['spi_20driver_22',['SPI Driver',['../group___s_p_i___d_r_i_v_e_r___d_e_v_e_l_o_p_e_m_n_t.html',1,'']]],
  ['spi_20frame_20size_20configuration_20macros_23',['SPI Frame Size Configuration Macros',['../group___s_p_i___f_r_a_m_e___s_i_z_e___m_a_c_r_o_s.html',1,'']]],
  ['spi_20handle_20structure_20definition_24',['SPI Handle Structure definition',['../group___s_p_i___handle___struct.html',1,'']]],
  ['spi_20peripheral_20definitions_25',['SPI Peripheral Definitions',['../group___s_p_i___instances.html',1,'']]],
  ['spi_20register_20bit_20position_26',['SPI Register Bit Position',['../group___s_p_i___b_i_t___p_o_s_i_t_i_o_n___m_a_c_r_o_s.html',1,'']]],
  ['spi_20ssm_20configuration_20macros_27',['SPI SSM Configuration Macros',['../group___s_p_i___s_s_m___m_a_c_r_o_s.html',1,'']]],
  ['spi_20ssoe_20configuration_20macros_28',['SPI SSOE Configuration Macros',['../group___s_p_i___s_s_o_e___m_a_c_r_o_s.html',1,'']]],
  ['spi_20status_20flag_20macros_29',['SPI Status Flag Macros',['../group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s.html',1,'']]],
  ['spi1_30',['SPI1',['../group___s_p_i___instances.html#gad483be344a28ac800be8f03654a9612f',1,'stm32f407xx.h']]],
  ['spi1_5fbaseaddr_31',['SPI1_BASEADDR',['../group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga64992f19fed3a459eb91f519c06b3427',1,'SPI1_BASEADDR:&#160;stm32f407xx.h'],['../group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga64992f19fed3a459eb91f519c06b3427',1,'SPI1_BASEADDR:&#160;stm32f407xx.h']]],
  ['spi1_5fpclk_5fdi_32',['SPI1_PCLK_DI',['../group___a_p_b2___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#ga5d981b8f6a68cd77963d57d42693d170',1,'stm32f407xx.h']]],
  ['spi1_5fpclk_5fen_33',['SPI1_PCLK_EN',['../group___a_p_b2___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#gae72a543f0dff6747a7b65968b1dcbb28',1,'stm32f407xx.h']]],
  ['spi2_34',['SPI2',['../group___s_p_i___instances.html#gaf2c3d8ce359dcfbb2261e07ed42af72b',1,'stm32f407xx.h']]],
  ['spi2_5fi2s2_5fbaseaddr_35',['SPI2_I2S2_BASEADDR',['../group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga61411691cf3cec7ccbef113325919e32',1,'SPI2_I2S2_BASEADDR:&#160;stm32f407xx.h'],['../group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga61411691cf3cec7ccbef113325919e32',1,'SPI2_I2S2_BASEADDR:&#160;stm32f407xx.h']]],
  ['spi2_5fpclk_5fdi_36',['SPI2_PCLK_DI',['../group___a_p_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#ga8155a469b85817f3e6d37e4ff09f727f',1,'stm32f407xx.h']]],
  ['spi2_5fpclk_5fen_37',['SPI2_PCLK_EN',['../group___a_p_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#ga76e0d058783c88190b860bfaecec1d87',1,'stm32f407xx.h']]],
  ['spi3_38',['SPI3',['../group___s_p_i___instances.html#gab2339cbf25502bf562b19208b1b257fc',1,'stm32f407xx.h']]],
  ['spi3_5fi2s3_5fbaseaddr_39',['SPI3_I2S3_BASEADDR',['../group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga9944b802b73578b7cd1533bfc981c46f',1,'SPI3_I2S3_BASEADDR:&#160;stm32f407xx.h'],['../group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga9944b802b73578b7cd1533bfc981c46f',1,'SPI3_I2S3_BASEADDR:&#160;stm32f407xx.h']]],
  ['spi3_5fpclk_5fdi_40',['SPI3_PCLK_DI',['../group___a_p_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#gad4de3e58530324cb9a9a1c32504b8c26',1,'stm32f407xx.h']]],
  ['spi3_5fpclk_5fen_41',['SPI3_PCLK_EN',['../group___a_p_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#gaf9dcb6773cab8a79434d8ce7cc900342',1,'stm32f407xx.h']]],
  ['spi4_5fbaseaddr_42',['SPI4_BASEADDR',['../group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga8370319e63d6c3a62ce4f0539ebe2b68',1,'SPI4_BASEADDR:&#160;stm32f407xx.h'],['../group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga8370319e63d6c3a62ce4f0539ebe2b68',1,'SPI4_BASEADDR:&#160;stm32f407xx.h']]],
  ['spi5_5fbaseaddr_43',['SPI5_BASEADDR',['../group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga1a4823a832056630f2cee362ae6d5c92',1,'SPI5_BASEADDR:&#160;stm32f407xx.h'],['../group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga1a4823a832056630f2cee362ae6d5c92',1,'SPI5_BASEADDR:&#160;stm32f407xx.h']]],
  ['spi6_5fbaseaddr_44',['SPI6_BASEADDR',['../group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga76cd09b7448169e85f4dbf0c5be65888',1,'SPI6_BASEADDR:&#160;stm32f407xx.h'],['../group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#ga76cd09b7448169e85f4dbf0c5be65888',1,'SPI6_BASEADDR:&#160;stm32f407xx.h']]],
  ['spi_5fbit_5forder_45',['SPI_BIT_ORDER',['../struct_s_p_ix___config__t.html#a36304b6c78174800ccd32eb837da0754',1,'SPIx_Config_t']]],
  ['spi_5fbit_5forder_5flsb_5ffirst_46',['SPI_BIT_ORDER_LSB_FIRST',['../group___s_p_i___b_i_t___o_r_d_e_r___m_a_c_r_o_s.html#gadf5efb25feb17a826e16ff6fe764374f',1,'stm32f407xx_spi.h']]],
  ['spi_5fbit_5forder_5fmsb_5ffirst_47',['SPI_BIT_ORDER_MSB_FIRST',['../group___s_p_i___b_i_t___o_r_d_e_r___m_a_c_r_o_s.html#gaa554398df986c0edc87b7f9fac7edbd9',1,'stm32f407xx_spi.h']]],
  ['spi_5fbus_5fmode_48',['SPI_BUS_MODE',['../struct_s_p_ix___config__t.html#a0d54bb16c7b59c8894f9c27f2061c232',1,'SPIx_Config_t']]],
  ['spi_5fbus_5fmode_5ffull_5fduplex_49',['SPI_BUS_MODE_FULL_DUPLEX',['../group___s_p_i___b_u_s___m_o_d_e___m_a_c_r_o_s.html#gaaee1a51a51147bb752571735e6895d00',1,'stm32f407xx_spi.h']]],
  ['spi_5fbus_5fmode_5fhalf_5fduplex_50',['SPI_BUS_MODE_HALF_DUPLEX',['../group___s_p_i___b_u_s___m_o_d_e___m_a_c_r_o_s.html#ga1997337ed2896a4722b16affed5ec968',1,'stm32f407xx_spi.h']]],
  ['spi_5fbus_5fmode_5fsimplex_5frx_51',['SPI_BUS_MODE_SIMPLEX_RX',['../group___s_p_i___b_u_s___m_o_d_e___m_a_c_r_o_s.html#ga86c645f38e8da84614a462968ddf0554',1,'stm32f407xx_spi.h']]],
  ['spi_5fclock_5fspeed_52',['SPI_CLOCK_SPEED',['../struct_s_p_ix___config__t.html#a192d86623e71d56bbbbf99b8efffd298',1,'SPIx_Config_t']]],
  ['spi_5fclock_5fspeed_5fby_5f128_53',['SPI_CLOCK_SPEED_BY_128',['../group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s.html#ga9cd7b629cdb40774a27e341fd9d59a7c',1,'stm32f407xx_spi.h']]],
  ['spi_5fclock_5fspeed_5fby_5f16_54',['SPI_CLOCK_SPEED_BY_16',['../group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s.html#ga015e6a575d941354ce9a24726c426759',1,'stm32f407xx_spi.h']]],
  ['spi_5fclock_5fspeed_5fby_5f2_55',['SPI_CLOCK_SPEED_BY_2',['../group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s.html#ga23a6efab7ad15dd53fd90f71fbd7af5e',1,'stm32f407xx_spi.h']]],
  ['spi_5fclock_5fspeed_5fby_5f256_56',['SPI_CLOCK_SPEED_BY_256',['../group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s.html#ga7300e386366948b5092d05bd7e88e937',1,'stm32f407xx_spi.h']]],
  ['spi_5fclock_5fspeed_5fby_5f32_57',['SPI_CLOCK_SPEED_BY_32',['../group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s.html#ga37ad9df99bdd5fae1ea883c6396f0786',1,'stm32f407xx_spi.h']]],
  ['spi_5fclock_5fspeed_5fby_5f4_58',['SPI_CLOCK_SPEED_BY_4',['../group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s.html#ga7b07f212e61df5c75eb7f36bc2a78340',1,'stm32f407xx_spi.h']]],
  ['spi_5fclock_5fspeed_5fby_5f64_59',['SPI_CLOCK_SPEED_BY_64',['../group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s.html#ga9c109a355c89cb4e41cf12bd486bf16e',1,'stm32f407xx_spi.h']]],
  ['spi_5fclock_5fspeed_5fby_5f8_60',['SPI_CLOCK_SPEED_BY_8',['../group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s.html#gab0d1870a0095790106ccb4d1f04b7d3e',1,'stm32f407xx_spi.h']]],
  ['spi_5fconfig_61',['SPI_CONFIG',['../struct_s_p_ix___handle__t.html#ad8dfc166a5c690bfebcc6e855132e805',1,'SPIx_Handle_t']]],
  ['spi_5fcpha_62',['SPI_CPHA',['../struct_s_p_ix___config__t.html#aa1c544b092454a095481cce8672dd4d5',1,'SPIx_Config_t']]],
  ['spi_5fcpha_5ffirst_5fedge_63',['SPI_CPHA_FIRST_EDGE',['../group___s_p_i___c_p_h_a___m_a_c_r_o_s.html#ga1ecd4ff3f83f43eac188be8d1c2c1e3f',1,'stm32f407xx_spi.h']]],
  ['spi_5fcpha_5fsecond_5fedge_64',['SPI_CPHA_SECOND_EDGE',['../group___s_p_i___c_p_h_a___m_a_c_r_o_s.html#ga1cd9990424875bbc316c6b14033fb2dd',1,'stm32f407xx_spi.h']]],
  ['spi_5fcpol_65',['SPI_CPOL',['../struct_s_p_ix___config__t.html#a908cc1f30a9b3d2603b9c904fa16087b',1,'SPIx_Config_t']]],
  ['spi_5fcpol_5fhigh_66',['SPI_CPOL_HIGH',['../group___s_p_i___c_p_o_l___m_a_c_r_o_s.html#gaf5161f1e7fb512ef0e58612267db52d6',1,'stm32f407xx_spi.h']]],
  ['spi_5fcpol_5flow_67',['SPI_CPOL_LOW',['../group___s_p_i___c_p_o_l___m_a_c_r_o_s.html#ga83a0541021071c7e33997d3affc0c8d4',1,'stm32f407xx_spi.h']]],
  ['spi_5fcr1_5fbidimode_5fpos_68',['SPI_CR1_BIDIMODE_Pos',['../group___s_p_i___c_r1___b_i_t___p_o_s_i_t_i_o_n_s.html#gab07c9facbfdb0a7d5d89b1fd6a3ef711',1,'stm32f407xx_spi.h']]],
  ['spi_5fcr1_5fbidioe_5fpos_69',['SPI_CR1_BIDIOE_Pos',['../group___s_p_i___c_r1___b_i_t___p_o_s_i_t_i_o_n_s.html#ga2975c27caad9e31aad719d78d591ac1d',1,'stm32f407xx_spi.h']]],
  ['spi_5fcr1_5fbit_5fpositions_70',['SPI_CR1_BIT_POSITIONS',['../group___s_p_i___c_r1___b_i_t___p_o_s_i_t_i_o_n_s.html',1,'']]],
  ['spi_5fcr1_5fbr_5fpos_71',['SPI_CR1_BR_Pos',['../group___s_p_i___c_r1___b_i_t___p_o_s_i_t_i_o_n_s.html#gac6a71c219a81b476e66c3579d72120b9',1,'stm32f407xx_spi.h']]],
  ['spi_5fcr1_5fcpha_5fpos_72',['SPI_CR1_CPHA_Pos',['../group___s_p_i___c_r1___b_i_t___p_o_s_i_t_i_o_n_s.html#ga2f1d2c5a9e481ca06d0e29332f6f948a',1,'stm32f407xx_spi.h']]],
  ['spi_5fcr1_5fcpol_5fpos_73',['SPI_CR1_CPOL_Pos',['../group___s_p_i___c_r1___b_i_t___p_o_s_i_t_i_o_n_s.html#gadd3274c0dce6293370773c5050f9c4be',1,'stm32f407xx_spi.h']]],
  ['spi_5fcr1_5fcrcen_5fpos_74',['SPI_CR1_CRCEN_Pos',['../group___s_p_i___c_r1___b_i_t___p_o_s_i_t_i_o_n_s.html#ga54cb3022c5e3d98cd81a7ff1cb087fac',1,'stm32f407xx_spi.h']]],
  ['spi_5fcr1_5fcrcnext_5fpos_75',['SPI_CR1_CRCNEXT_Pos',['../group___s_p_i___c_r1___b_i_t___p_o_s_i_t_i_o_n_s.html#ga4280bd0e8bcc3a268fa3a17b684499d7',1,'stm32f407xx_spi.h']]],
  ['spi_5fcr1_5fdff_5fpos_76',['SPI_CR1_DFF_Pos',['../group___s_p_i___c_r1___b_i_t___p_o_s_i_t_i_o_n_s.html#ga5290662db14690d4bcf30ed9e4694462',1,'stm32f407xx_spi.h']]],
  ['spi_5fcr1_5flsbfirst_5fpos_77',['SPI_CR1_LSBFIRST_Pos',['../group___s_p_i___c_r1___b_i_t___p_o_s_i_t_i_o_n_s.html#ga982b564879d1dc60a3be787409df0c27',1,'stm32f407xx_spi.h']]],
  ['spi_5fcr1_5fmstr_5fpos_78',['SPI_CR1_MSTR_Pos',['../group___s_p_i___c_r1___b_i_t___p_o_s_i_t_i_o_n_s.html#ga27567886a2c76d088e01ad16851cdb71',1,'stm32f407xx_spi.h']]],
  ['spi_5fcr1_5frxonly_5fpos_79',['SPI_CR1_RXONLY_Pos',['../group___s_p_i___c_r1___b_i_t___p_o_s_i_t_i_o_n_s.html#gadd702fae4dcca65f3b43b2e02f67ee7b',1,'stm32f407xx_spi.h']]],
  ['spi_5fcr1_5fspe_5fpos_80',['SPI_CR1_SPE_Pos',['../group___s_p_i___c_r1___b_i_t___p_o_s_i_t_i_o_n_s.html#ga3f5515b536f82c1d91a64bd534030284',1,'stm32f407xx_spi.h']]],
  ['spi_5fcr1_5fssi_5fpos_81',['SPI_CR1_SSI_Pos',['../group___s_p_i___c_r1___b_i_t___p_o_s_i_t_i_o_n_s.html#gad99cf4909aa9307e01f61645451a9d0e',1,'stm32f407xx_spi.h']]],
  ['spi_5fcr1_5fssm_5fpos_82',['SPI_CR1_SSM_Pos',['../group___s_p_i___c_r1___b_i_t___p_o_s_i_t_i_o_n_s.html#gab2909290fab17ee930afc335811f574c',1,'stm32f407xx_spi.h']]],
  ['spi_5fcr2_5fbit_5fpositions_83',['SPI_CR2_BIT_POSITIONS',['../group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s.html',1,'']]],
  ['spi_5fcr2_5ferrie_5fpos_84',['SPI_CR2_ERRIE_Pos',['../group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s.html#ga632cdba8557df9c3bbd2561b93f4e0f7',1,'stm32f407xx_spi.h']]],
  ['spi_5fcr2_5ffrf_5fpos_85',['SPI_CR2_FRF_Pos',['../group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s.html#gaa192ac1c1066c8867a6fec7de630d222',1,'stm32f407xx_spi.h']]],
  ['spi_5fcr2_5frxdmaen_5fpos_86',['SPI_CR2_RXDMAEN_Pos',['../group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s.html#ga3079c4eebd0aef7bd22817bb99f21021',1,'stm32f407xx_spi.h']]],
  ['spi_5fcr2_5frxneie_5fpos_87',['SPI_CR2_RXNEIE_Pos',['../group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s.html#gaf2e1e16fa6007b96880333d0321c5971',1,'stm32f407xx_spi.h']]],
  ['spi_5fcr2_5fssoe_5fpos_88',['SPI_CR2_SSOE_Pos',['../group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s.html#gaa0d0f5f51a5804e1a204bf1643516896',1,'stm32f407xx_spi.h']]],
  ['spi_5fcr2_5ftxdmaen_5fpos_89',['SPI_CR2_TXDMAEN_Pos',['../group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s.html#ga24ae89d7e48296566cd18fb7495a2c81',1,'stm32f407xx_spi.h']]],
  ['spi_5fcr2_5ftxeie_5fpos_90',['SPI_CR2_TXEIE_Pos',['../group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s.html#ga01e9b00dc195c10d1baefd0687ab9262',1,'stm32f407xx_spi.h']]],
  ['spi_5fcrc_5fdisable_91',['SPI_CRC_DISABLE',['../group___s_p_i___c_r_c___m_a_c_r_o_s.html#ga5a5ce38ae6641a08f7513162fef4899e',1,'stm32f407xx_spi.h']]],
  ['spi_5fcrc_5fen_92',['SPI_CRC_EN',['../struct_s_p_ix___config__t.html#a207736f784d8a45e51344760a1e2163f',1,'SPIx_Config_t']]],
  ['spi_5fcrc_5fenable_93',['SPI_CRC_ENABLE',['../group___s_p_i___c_r_c___m_a_c_r_o_s.html#gacf3839ccf80f04e1682eb8036894d962',1,'stm32f407xx_spi.h']]],
  ['spi_5fcrcpr_5fbit_5fpositions_94',['SPI_CRCPR_BIT_POSITIONS',['../group___s_p_i___c_r_c_p_r___b_i_t___p_o_s_i_t_i_o_n_s.html',1,'']]],
  ['spi_5fcrcpr_5fcrcpoly_5fpos_95',['SPI_CRCPR_CRCPOLY_Pos',['../group___s_p_i___c_r_c_p_r___b_i_t___p_o_s_i_t_i_o_n_s.html#ga0244eb48f4c5158b03dd4b26cc0d2eac',1,'stm32f407xx_spi.h']]],
  ['spi_5fdevice_5fmode_96',['SPI_DEVICE_MODE',['../struct_s_p_ix___config__t.html#a58ec8a46f301546f865e2e7477bf3d8f',1,'SPIx_Config_t']]],
  ['spi_5fdevice_5fmode_5fmaster_97',['SPI_DEVICE_MODE_MASTER',['../group___s_p_i___d_e_v_i_c_e___m_o_d_e___m_a_c_r_o_s.html#gae14503419450066f92b6fc8803f892ac',1,'stm32f407xx_spi.h']]],
  ['spi_5fdevice_5fmode_5fslave_98',['SPI_DEVICE_MODE_SLAVE',['../group___s_p_i___d_e_v_i_c_e___m_o_d_e___m_a_c_r_o_s.html#gaab62db7f593efc07b3e9316483477b15',1,'stm32f407xx_spi.h']]],
  ['spi_5fdr_5fbit_5fpositions_99',['SPI_DR_BIT_POSITIONS',['../group___s_p_i___d_r___b_i_t___p_o_s_i_t_i_o_n_s.html',1,'']]],
  ['spi_5fdr_5fdr_5fpos_100',['SPI_DR_DR_Pos',['../group___s_p_i___d_r___b_i_t___p_o_s_i_t_i_o_n_s.html#ga5b57ca6bca45cfdaed4a26fefc0da85f',1,'stm32f407xx_spi.h']]],
  ['spi_5fframe_5fsize_101',['SPI_FRAME_SIZE',['../struct_s_p_ix___config__t.html#a649f465ce3b2a3c787a6f5495770e1fa',1,'SPIx_Config_t']]],
  ['spi_5fframe_5fsize_5f16_5fbits_102',['SPI_FRAME_SIZE_16_BITS',['../group___s_p_i___f_r_a_m_e___s_i_z_e___m_a_c_r_o_s.html#ga0363c65d5eb8d597d36b630f06bd2aa7',1,'stm32f407xx_spi.h']]],
  ['spi_5fframe_5fsize_5f8_5fbits_103',['SPI_FRAME_SIZE_8_BITS',['../group___s_p_i___f_r_a_m_e___s_i_z_e___m_a_c_r_o_s.html#gaa61be39f5126f032df7554922238a6fb',1,'stm32f407xx_spi.h']]],
  ['spi_5frxcrcr_5fbit_5fpositions_104',['SPI_RXCRCR_BIT_POSITIONS',['../group___s_p_i___r_x_c_r_c_r___b_i_t___p_o_s_i_t_i_o_n_s.html',1,'']]],
  ['spi_5frxcrcr_5frxcrc_5fpos_105',['SPI_RXCRCR_RXCRC_Pos',['../group___s_p_i___r_x_c_r_c_r___b_i_t___p_o_s_i_t_i_o_n_s.html#ga2b80d92a2b51c4c61d5a646ac2b36129',1,'stm32f407xx_spi.h']]],
  ['spi_5fsr_5fbit_5fpositions_106',['SPI_SR_BIT_POSITIONS',['../group___s_p_i___s_r___b_i_t___p_o_s_i_t_i_o_n_s.html',1,'']]],
  ['spi_5fsr_5fbsy_5fpos_107',['SPI_SR_BSY_Pos',['../group___s_p_i___s_r___b_i_t___p_o_s_i_t_i_o_n_s.html#ga8313629719f8dc81536dd8faa824e6c8',1,'stm32f407xx_spi.h']]],
  ['spi_5fsr_5fchside_5fpos_108',['SPI_SR_CHSIDE_Pos',['../group___s_p_i___s_r___b_i_t___p_o_s_i_t_i_o_n_s.html#gae5b742da8b06539f6119d020885a6e0c',1,'stm32f407xx_spi.h']]],
  ['spi_5fsr_5fcrcerr_5fpos_109',['SPI_SR_CRCERR_Pos',['../group___s_p_i___s_r___b_i_t___p_o_s_i_t_i_o_n_s.html#ga411b6a4aa85d06e425050130f82db35c',1,'stm32f407xx_spi.h']]],
  ['spi_5fsr_5ffre_5fpos_110',['SPI_SR_FRE_Pos',['../group___s_p_i___s_r___b_i_t___p_o_s_i_t_i_o_n_s.html#gafb0e70677f5775a55044111eb83e1ba6',1,'stm32f407xx_spi.h']]],
  ['spi_5fsr_5fmodf_5fpos_111',['SPI_SR_MODF_Pos',['../group___s_p_i___s_r___b_i_t___p_o_s_i_t_i_o_n_s.html#gafb7ef73b03bbd542c54fc4e9c9124e73',1,'stm32f407xx_spi.h']]],
  ['spi_5fsr_5fovr_5fpos_112',['SPI_SR_OVR_Pos',['../group___s_p_i___s_r___b_i_t___p_o_s_i_t_i_o_n_s.html#ga6137ac3afbbc8b50c7a998368d2cb9be',1,'stm32f407xx_spi.h']]],
  ['spi_5fsr_5frxne_5fpos_113',['SPI_SR_RXNE_Pos',['../group___s_p_i___s_r___b_i_t___p_o_s_i_t_i_o_n_s.html#ga306a27b203d1275f848f2767d76c9e3b',1,'stm32f407xx_spi.h']]],
  ['spi_5fsr_5ftxe_5fpos_114',['SPI_SR_TXE_Pos',['../group___s_p_i___s_r___b_i_t___p_o_s_i_t_i_o_n_s.html#ga92e10388eb117c22b63994b491d9ec9d',1,'stm32f407xx_spi.h']]],
  ['spi_5fsr_5fudr_5fpos_115',['SPI_SR_UDR_Pos',['../group___s_p_i___s_r___b_i_t___p_o_s_i_t_i_o_n_s.html#ga93586e3966e74b1df8dbda75e68b26f0',1,'stm32f407xx_spi.h']]],
  ['spi_5fssm_5fsetting_116',['SPI_SSM_SETTING',['../struct_s_p_ix___config__t.html#a9d287666eb349733ac55fd6317aa7cc3',1,'SPIx_Config_t']]],
  ['spi_5fssm_5fsetting_5fdi_117',['SPI_SSM_SETTING_DI',['../group___s_p_i___s_s_m___m_a_c_r_o_s.html#ga5c7aa70ffa0b137245857a75597c4461',1,'stm32f407xx_spi.h']]],
  ['spi_5fssm_5fsetting_5fen_118',['SPI_SSM_SETTING_EN',['../group___s_p_i___s_s_m___m_a_c_r_o_s.html#ga797c7bb7f2b8f20e995507c69025fbcc',1,'stm32f407xx_spi.h']]],
  ['spi_5fssoe_119',['SPI_SSOE',['../struct_s_p_ix___config__t.html#a57dd078d1351d4a0a54b79ea5a2e08cb',1,'SPIx_Config_t']]],
  ['spi_5fssoe_5fdi_120',['SPI_SSOE_DI',['../group___s_p_i___s_s_o_e___m_a_c_r_o_s.html#ga77dcce5b050052771db706e43b88a3d5',1,'stm32f407xx_spi.h']]],
  ['spi_5fssoe_5fen_121',['SPI_SSOE_EN',['../group___s_p_i___s_s_o_e___m_a_c_r_o_s.html#ga1f4e36d4bd815d46a8c14312de591316',1,'stm32f407xx_spi.h']]],
  ['spi_5fstatus_5fflag_5fbsy_122',['SPI_STATUS_FLAG_BSY',['../group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s.html#ga891a0e21281996b5ea7421f13182d5b6',1,'stm32f407xx_spi.h']]],
  ['spi_5fstatus_5fflag_5fchside_123',['SPI_STATUS_FLAG_CHSIDE',['../group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s.html#ga3017bec8f75601f7195ec984a9fc0746',1,'stm32f407xx_spi.h']]],
  ['spi_5fstatus_5fflag_5fcrcerr_124',['SPI_STATUS_FLAG_CRCERR',['../group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s.html#ga9c8a4d37f13d0ad3bd10eb1aa1bc19b6',1,'stm32f407xx_spi.h']]],
  ['spi_5fstatus_5fflag_5ffre_125',['SPI_STATUS_FLAG_FRE',['../group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s.html#ga0db5fe5f162a4647007ae3242a45da97',1,'stm32f407xx_spi.h']]],
  ['spi_5fstatus_5fflag_5fmodf_126',['SPI_STATUS_FLAG_MODF',['../group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s.html#ga03bd0883899d8dcc406d3af27287a35e',1,'stm32f407xx_spi.h']]],
  ['spi_5fstatus_5fflag_5fovr_127',['SPI_STATUS_FLAG_OVR',['../group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s.html#ga56a2f9dc08aa73b82af59effc87d12c6',1,'stm32f407xx_spi.h']]],
  ['spi_5fstatus_5fflag_5frxne_128',['SPI_STATUS_FLAG_RXNE',['../group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s.html#gaa4bf84364251d2d1fb189fd72030656e',1,'stm32f407xx_spi.h']]],
  ['spi_5fstatus_5fflag_5ftxe_129',['SPI_STATUS_FLAG_TXE',['../group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s.html#ga13cea6befcaaeb6421eb7e801abb48fe',1,'stm32f407xx_spi.h']]],
  ['spi_5fstatus_5fflag_5fudr_130',['SPI_STATUS_FLAG_UDR',['../group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s.html#gacbba7922997b519488d93c6c3a0b8bfb',1,'stm32f407xx_spi.h']]],
  ['spi_5ftxcrcr_5fbit_5fpositions_131',['SPI_TXCRCR_BIT_POSITIONS',['../group___s_p_i___t_x_c_r_c_r___b_i_t___p_o_s_i_t_i_o_n_s.html',1,'']]],
  ['spi_5ftxcrcr_5ftxcrc_5fpos_132',['SPI_TXCRCR_TXCRC_Pos',['../group___s_p_i___t_x_c_r_c_r___b_i_t___p_o_s_i_t_i_o_n_s.html#ga0a0e6e24778c36e45838350d052916d1',1,'stm32f407xx_spi.h']]],
  ['spix_5fconfig_5ft_133',['SPIx_Config_t',['../struct_s_p_ix___config__t.html',1,'']]],
  ['spix_5fdeinit_134',['SPIx_DeInit',['../group___s_p_i___a_p_i___p_r_o_t_o_t_y_p_e_s.html#ga0864ea8e8f7aaf657d0ba57b60f4227e',1,'SPIx_DeInit(SPIx_RegDef_t *pSPIx):&#160;stm32f407xx_spi.c'],['../group___s_p_i___a_p_i___p_r_o_t_o_t_y_p_e_s.html#ga0864ea8e8f7aaf657d0ba57b60f4227e',1,'SPIx_DeInit(SPIx_RegDef_t *pSPIx):&#160;stm32f407xx_spi.c']]],
  ['spix_5fgetflagstatus_135',['SPIx_GetFlagStatus',['../group___s_p_i___a_p_i___p_r_o_t_o_t_y_p_e_s.html#ga28c21c2e8a6f53982ec6666fb0969123',1,'SPIx_GetFlagStatus(SPIx_RegDef_t *pSPIx, uint32_t FlagName):&#160;stm32f407xx_spi.c'],['../group___s_p_i___a_p_i___p_r_o_t_o_t_y_p_e_s.html#ga28c21c2e8a6f53982ec6666fb0969123',1,'SPIx_GetFlagStatus(SPIx_RegDef_t *pSPIx, uint32_t FlagName):&#160;stm32f407xx_spi.c']]],
  ['spix_5fhandle_5ft_136',['SPIx_Handle_t',['../struct_s_p_ix___handle__t.html',1,'']]],
  ['spix_5finit_137',['SPIx_Init',['../group___s_p_i___a_p_i___p_r_o_t_o_t_y_p_e_s.html#gab01fdd1c8bc842ad1e9017997c73722c',1,'SPIx_Init(SPIx_Handle_t *pSPI_Handle):&#160;stm32f407xx_spi.c'],['../group___s_p_i___a_p_i___p_r_o_t_o_t_y_p_e_s.html#gab01fdd1c8bc842ad1e9017997c73722c',1,'SPIx_Init(SPIx_Handle_t *pSPI_Handle):&#160;stm32f407xx_spi.c']]],
  ['spix_5fperi_5fcontrol_138',['SPIx_Peri_Control',['../group___s_p_i___a_p_i___p_r_o_t_o_t_y_p_e_s.html#ga66a55c39f2954c6fba416822612497cb',1,'SPIx_Peri_Control(SPIx_RegDef_t *pSPIx, uint8_t EN_DI):&#160;stm32f407xx_spi.c'],['../group___s_p_i___a_p_i___p_r_o_t_o_t_y_p_e_s.html#ga66a55c39f2954c6fba416822612497cb',1,'SPIx_Peri_Control(SPIx_RegDef_t *pSPIx, uint8_t EN_DI):&#160;stm32f407xx_spi.c']]],
  ['spix_5fregdef_5ft_139',['SPIx_RegDef_t',['../struct_s_p_ix___reg_def__t.html',1,'']]],
  ['spix_5fsenddata_5fblocking_140',['SPIx_SendData_Blocking',['../group___s_p_i___a_p_i___p_r_o_t_o_t_y_p_e_s.html#ga2f1a0a4006270d72092844c3e764d399',1,'SPIx_SendData_Blocking(SPIx_RegDef_t *pSPIx, uint8_t *pData, uint32_t Len):&#160;stm32f407xx_spi.c'],['../group___s_p_i___a_p_i___p_r_o_t_o_t_y_p_e_s.html#ga2f1a0a4006270d72092844c3e764d399',1,'SPIx_SendData_Blocking(SPIx_RegDef_t *pSPIx, uint8_t *pData, uint32_t Len):&#160;stm32f407xx_spi.c']]],
  ['sr_141',['SR',['../struct_s_p_ix___reg_def__t.html#a8beaebfb019b994f6de84acfde02c350',1,'SPIx_RegDef_t']]],
  ['sram_142',['SRAM',['../group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#gad1c97617b06af2b0d93bae9642145bda',1,'SRAM:&#160;stm32f407xx.h'],['../group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#gad1c97617b06af2b0d93bae9642145bda',1,'SRAM:&#160;stm32f407xx.h']]],
  ['sram1_5fbaseaddr_143',['SRAM1_BASEADDR',['../group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#gaec02cd8a7872b7816d2a838e6956f6a1',1,'SRAM1_BASEADDR:&#160;stm32f407xx.h'],['../group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#gaec02cd8a7872b7816d2a838e6956f6a1',1,'SRAM1_BASEADDR:&#160;stm32f407xx.h']]],
  ['sram2_5fbaseaddr_144',['SRAM2_BASEADDR',['../group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#gac14dea910dc75b8e90e51ea63eae373c',1,'SRAM2_BASEADDR:&#160;stm32f407xx.h'],['../group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#gac14dea910dc75b8e90e51ea63eae373c',1,'SRAM2_BASEADDR:&#160;stm32f407xx.h']]],
  ['sram3_5fbaseaddr_145',['SRAM3_BASEADDR',['../group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#gab2d5f7db23f1768ce663d861b9a94678',1,'SRAM3_BASEADDR:&#160;stm32f407xx.h'],['../group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#gab2d5f7db23f1768ce663d861b9a94678',1,'SRAM3_BASEADDR:&#160;stm32f407xx.h']]],
  ['sscgr_146',['SSCGR',['../struct_r_c_c___reg_def__t.html#a0addf6bf7447e8de71be463cbaa317f9',1,'RCC_RegDef_t']]],
  ['ssm_20configuration_20macros_147',['SPI SSM Configuration Macros',['../group___s_p_i___s_s_m___m_a_c_r_o_s.html',1,'']]],
  ['ssoe_20configuration_20macros_148',['SPI SSOE Configuration Macros',['../group___s_p_i___s_s_o_e___m_a_c_r_o_s.html',1,'']]],
  ['stack_149',['Technology Stack',['../index.html#autotoc_md14',1,'']]],
  ['started_150',['Getting Started',['../index.html#autotoc_md32',1,'']]],
  ['status_20flag_20macros_151',['SPI Status Flag Macros',['../group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s.html',1,'']]],
  ['stir_152',['STIR',['../struct_n_v_i_c___reg_def__t.html#ae5d28eb51c43c333293dbf312fbaede9',1,'NVIC_RegDef_t']]],
  ['stm_20clock_20enable_153',['Project 001: STM Clock Enable',['../index.html#autotoc_md19',1,'']]],
  ['stm32cubeide_154',['Using STM32CubeIDE',['../index.html#autotoc_md38',1,'']]],
  ['stm32f407_155',['IRQ Numbers for STM32F407',['../group___i_r_q___n_u_m_b_e_r___m_a_c_r_o_s.html',1,'']]],
  ['stm32f407_20bare_20metal_20driver_20development_156',['STM32F407 Bare-Metal Driver Development',['../index.html',1,'']]],
  ['stm32f407xx_20drivers_157',['Project 003: Testing STM32F407xx Drivers',['../index.html#autotoc_md23',1,'']]],
  ['stm32f407xx_2eh_158',['stm32f407xx.h',['../_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h.html',1,'(Global Namespace)'],['../_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h.html',1,'(Global Namespace)']]],
  ['stm32f407xx_5fgpio_2ec_159',['stm32f407xx_gpio.c',['../_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_src_2stm32f407xx__gpio_8c.html',1,'(Global Namespace)'],['../_s_t_m32_f4xx___d_r_i_v_e_r_s_2_src_2stm32f407xx__gpio_8c.html',1,'(Global Namespace)']]],
  ['stm32f407xx_5fgpio_2eh_160',['stm32f407xx_gpio.h',['../_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx__gpio_8h.html',1,'(Global Namespace)'],['../_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx__gpio_8h.html',1,'(Global Namespace)']]],
  ['stm32f407xx_5fspi_2ec_161',['stm32f407xx_spi.c',['../stm32f407xx__spi_8c.html',1,'']]],
  ['stm32f407xx_5fspi_2eh_162',['stm32f407xx_spi.h',['../stm32f407xx__spi_8h.html',1,'']]],
  ['structure_163',['Structure',['../group___g_p_i_o___handle___structure.html',1,'GPIO Handle Structure'],['../index.html#autotoc_md9',1,'Repository Structure']]],
  ['structure_20definition_164',['Structure definition',['../group___s_p_i___config___struct.html',1,'SPI Configuration Structure definition'],['../group___s_p_i___handle___struct.html',1,'SPI Handle Structure definition']]],
  ['summary_165',['GPIO Driver API Summary',['../_s_t_m32_f4xx___d_r_i_v_e_r_s_2_src_2stm32f407xx__gpio_8c.html#GPIO_API_Summary',1,'']]],
  ['support_166',['Support',['../index.html#autotoc_md66',1,'']]],
  ['swier_167',['SWIER',['../struct_e_x_t_i___reg_def__t.html#a16ad4d76008318d85367d7e10444c419',1,'EXTI_RegDef_t']]],
  ['syscalls_2ec_168',['syscalls.c',['../000___hello___world_2_src_2syscalls_8c.html',1,'(Global Namespace)'],['../001___s_t_m___c_l_o_c_k___e_n_a_b_l_e_2_src_2syscalls_8c.html',1,'(Global Namespace)'],['../002___user__button__interrupt_2_src_2syscalls_8c.html',1,'(Global Namespace)'],['../003___testing__stm32f407xx__drivers_2_src_2syscalls_8c.html',1,'(Global Namespace)']]],
  ['syscfg_169',['SYSCFG',['../group___s_y_s_c_f_g___r_e_g.html#ga3c833fe1c486cb62250ccbca32899cb8',1,'stm32f407xx.h']]],
  ['syscfg_20peripheral_20register_20definition_170',['SYSCFG Peripheral Register Definition',['../group___s_y_s_c_f_g___r_e_g.html',1,'']]],
  ['syscfg_5fbase_5faddress_171',['SYSCFG_BASE_ADDRESS',['../002___user__button__interrupt_2_src_2main_8c.html#a376f1fb8f4333e77cea42d5374aacc68',1,'main.c']]],
  ['syscfg_5fbaseaddr_172',['SYSCFG_BASEADDR',['../group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gad389e516cff9dd84a9b04685b391b8fe',1,'SYSCFG_BASEADDR:&#160;stm32f407xx.h'],['../group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gad389e516cff9dd84a9b04685b391b8fe',1,'SYSCFG_BASEADDR:&#160;stm32f407xx.h']]],
  ['syscfg_5fexticr1_173',['SYSCFG_EXTICR1',['../002___user__button__interrupt_2_src_2main_8c.html#a55e119f87c84a7b1b9ba01c2ec3a6b4f',1,'main.c']]],
  ['syscfg_5fpclk_5fdi_174',['SYSCFG_PCLK_DI',['../group___a_p_b2___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#ga11f49b5c109b1eacd48dc52c94acea3e',1,'stm32f407xx.h']]],
  ['syscfg_5fpclk_5fen_175',['SYSCFG_PCLK_EN',['../group___a_p_b2___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html#gaf4132dd5c45ad1cbdb0226b3f0108cf6',1,'stm32f407xx.h']]],
  ['syscfg_5fregdef_5ft_176',['SYSCFG_RegDef_t',['../struct_s_y_s_c_f_g___reg_def__t.html',1,'']]],
  ['sysmem_2ec_177',['sysmem.c',['../000___hello___world_2_src_2sysmem_8c.html',1,'(Global Namespace)'],['../001___s_t_m___c_l_o_c_k___e_n_a_b_l_e_2_src_2sysmem_8c.html',1,'(Global Namespace)'],['../002___user__button__interrupt_2_src_2sysmem_8c.html',1,'(Global Namespace)'],['../003___testing__stm32f407xx__drivers_2_src_2sysmem_8c.html',1,'(Global Namespace)']]],
  ['system_178',['System',['../index.html#autotoc_md28',1,'Clock System'],['../index.html#autotoc_md30',1,'Interrupt System']]]
];
