/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [19:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [22:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [2:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = in_data[30] ? celloutsig_0_1z : celloutsig_0_5z;
  assign celloutsig_0_16z = celloutsig_0_0z[0] ? in_data[56] : celloutsig_0_14z;
  assign celloutsig_1_5z = ~(celloutsig_1_4z[2] ^ celloutsig_1_0z);
  assign celloutsig_1_12z = ~(celloutsig_1_4z[0] ^ celloutsig_1_1z[2]);
  assign celloutsig_0_4z = ~(celloutsig_0_0z[1] ^ celloutsig_0_3z);
  assign celloutsig_0_5z = ~(in_data[18] ^ celloutsig_0_4z);
  assign celloutsig_0_1z = ~(in_data[62] ^ celloutsig_0_0z[6]);
  assign celloutsig_0_3z = ~(celloutsig_0_2z ^ in_data[35]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z ^ in_data[98]);
  assign celloutsig_1_18z = { celloutsig_1_6z[2:1], celloutsig_1_8z } & { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_0_10z = { celloutsig_0_6z[18:10], celloutsig_0_4z } & { celloutsig_0_0z[7:2], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_9z = ! { in_data[156:148], celloutsig_1_3z };
  assign celloutsig_0_7z = ! celloutsig_0_6z[13:8];
  assign celloutsig_0_2z = ! celloutsig_0_0z;
  assign celloutsig_0_29z = ! { celloutsig_0_10z[7:0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_20z };
  assign celloutsig_1_3z = ! in_data[181:170];
  assign celloutsig_1_7z = - { celloutsig_1_4z[2:1], celloutsig_1_6z };
  assign celloutsig_1_4z = - in_data[154:150];
  assign celloutsig_1_8z = celloutsig_1_6z[2:0] !== in_data[136:134];
  assign celloutsig_1_0z = in_data[133:130] !== in_data[144:141];
  assign celloutsig_0_6z = ~ in_data[47:25];
  assign celloutsig_0_14z = & { celloutsig_0_9z[8:2], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_22z = & { celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_23z = & { celloutsig_0_21z, celloutsig_0_6z[22:9] };
  assign celloutsig_0_0z = in_data[26:19] >> in_data[61:54];
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z } >> in_data[178:171];
  assign celloutsig_0_19z = { celloutsig_0_17z[14], celloutsig_0_18z } >> { celloutsig_0_17z[12:10], celloutsig_0_16z };
  assign celloutsig_0_30z = celloutsig_0_27z[5:3] >> celloutsig_0_21z[4:2];
  assign celloutsig_0_20z = in_data[82:78] >>> { celloutsig_0_17z[5], celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_1_19z = { celloutsig_1_6z[4:0], celloutsig_1_9z } ~^ { celloutsig_1_7z[4:0], celloutsig_1_8z };
  assign celloutsig_0_9z = { celloutsig_0_0z[5:0], celloutsig_0_8z } ~^ { celloutsig_0_6z[15:8], celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_7z } ~^ in_data[19:16];
  assign celloutsig_0_27z = { celloutsig_0_21z[6:2], celloutsig_0_18z } ~^ { in_data[87:84], celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_12z[2:0], celloutsig_0_3z, celloutsig_0_1z } ^ { celloutsig_0_10z[6:3], celloutsig_0_3z };
  assign celloutsig_0_17z = { celloutsig_0_6z[11:4], celloutsig_0_0z, celloutsig_0_12z } ^ { celloutsig_0_9z[8:1], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_18z = celloutsig_0_10z[9:7] ^ { celloutsig_0_0z[5:4], celloutsig_0_16z };
  assign celloutsig_0_21z = { celloutsig_0_12z[2:0], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_19z } ^ { celloutsig_0_0z[6:0], celloutsig_0_13z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_8z = 3'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_8z = { celloutsig_0_0z[4], celloutsig_0_1z, celloutsig_0_5z };
  assign { celloutsig_1_1z[2:1], celloutsig_1_1z[3] } = { celloutsig_1_0z, celloutsig_1_0z, in_data[154] } ^ { in_data[130:129], in_data[131] };
  assign celloutsig_1_1z[0] = 1'h0;
  assign { out_data[130:128], out_data[101:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
