
****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source get_cs_ip.tcl
# set_param xicom.use_bs_reader 1
# set_param project.singleFileAddWarning.threshold 0
# set_param chipscope.flow 0
# set part xc7v2000tflg1925-1
# set ip_vlnv xilinx.com:ip:xsdbm:2.0
# set ip_module_name dbg_hub_CV
# set params {{{PARAM_VALUE.C_BSCAN_MODE} {false} {PARAM_VALUE.C_BSCAN_MODE_WITH_CORE} {false} {PARAM_VALUE.C_CLK_INPUT_FREQ_HZ} {300000000} {PARAM_VALUE.C_ENABLE_CLK_DIVIDER} {false} {PARAM_VALUE.C_NUM_BSCAN_MASTER_PORTS} {0} {PARAM_VALUE.C_TWO_PRIM_MODE} {false} {PARAM_VALUE.C_USER_SCAN_CHAIN} {1} {PARAM_VALUE.C_USE_EXT_BSCAN} {false} {PARAM_VALUE.C_XSDB_NUM_SLAVES} {5}}}
# set output_xci /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/impl_1/.Xil/Vivado-56702-HyperSilicon/dbg_hub_CV.0/out/result.xci
# set output_dcp /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/impl_1/.Xil/Vivado-56702-HyperSilicon/dbg_hub_CV.0/out/result.dcp
# set output_dir /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/impl_1/.Xil/Vivado-56702-HyperSilicon/dbg_hub_CV.0/out
# set ip_repo_paths {
#   /home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback
#   /home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback_120
#   /home/wesleyguo/github/vivado/vivado/ip/dut/jack_120
#   /home/wesleyguo/github/vivado/vivado/ip/dut/jack
# }
# set ip_output_repo /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.cache/ip
# set ip_cache_permissions {read write}
# set oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
# set synth_opts {}
# set xdc_files {}
# source {/home/vivado/vivado201604/Vivado/2016.4/scripts/ip/ipxchipscope.tcl}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback_120'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wesleyguo/github/vivado/vivado/ip/dut/jack_120'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wesleyguo/github/vivado/vivado/ip/dut/jack'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vivado/vivado201604/Vivado/2016.4/data/ip'.
create_ip: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1651.438 ; gain = 535.750 ; free physical = 75871 ; free virtual = 184113
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dbg_hub_CV'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dbg_hub_CV'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dbg_hub_CV'...
synth_opts = 
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
INFO: [Coretcl 2-1485] Using cached IP synthesis design for IP /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/impl_1/.Xil/Vivado-56702-HyperSilicon/dbg_hub_CV.0/run/prj_ip_0.srcs/sources_1/ip/dbg_hub_CV/dbg_hub_CV.xci : /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.cache/ip/ffaea7dc0610055a/dbg_hub_CV.dcp
config_ip_cache: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1909.535 ; gain = 258.098 ; free physical = 75624 ; free virtual = 183884
Running: write_checkpoint -force dbg_hub_CV.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/impl_1/.Xil/Vivado-56702-HyperSilicon/dbg_hub_CV.0/run/dbg_hub_CV.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2673.566 ; gain = 764.031 ; free physical = 74976 ; free virtual = 183236
INFO: [#UNDEF] Time taken for copying files = 702
# set failed [catch {ipx::chipscope::gen_and_synth_ip $part $ip_vlnv $ip_module_name $params $output_xci $output_dcp $output_dir $ip_repo_paths $ip_output_repo $ip_cache_permissions $oopbus_ip_repo_paths $synth_opts $xdc_files} errMessage]
# if { $failed } {
#   puts "Caught exception:"
#   puts "$errMessage"
#   exit 1
# }
INFO: [Common 17-206] Exiting Vivado at Tue Jun 27 20:55:45 2017...
