/*
 * Copyright Altera Corporation (C) 2012,2014. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program.  If not, see <http://www.gnu.org/licenses/>.
 */

/dts-v1/;
/include/ "socfpga.dtsi"

/ {
	model = "Altera SOCFPGA Cyclone V";
	compatible = "altr,socfpga-cyclone5", "altr,socfpga";

	chosen {
		bootargs = "console=ttyS0,57600 hw_dispid=45";
	};

	memory {
		name = "memory";
		device_type = "memory";
		reg = <0x0 0x40000000>; /* 1 GB */
	};

	aliases {
		/* this allow the ethaddr uboot environmnet variable contents
		 * to be added to the gmac1 device tree blob.
		 */
       		 ethernet1 = &gmac1;
       		 ethernet0 = &gmac0;
	};

	soc {
		ulti_sdc_0: ulti_sdc@0xFF230000 {
			compatible = "EXOR,ulti_sdc-13.1", "EXOR,ulti_sdc-1.0", "exor,ulti_sdc-1.0", "sdhci-ultimmc";
			reg = < 0xFF230000 0x0000ffff >;
			interrupt-parent = <&intc>;
			interrupts = < 0 43 4 >;
		}; //end ulti_sdc@0x100030000 (ulti_sdc_0)

		clkmgr@ffd04000 {
			clocks {
				osc1 {
					clock-frequency = <25000000>;
				};
			};
		};

		dcan0: d_can@ffc00000 {
			status = "okay";
		};

		dwmmc0@ff704000 {
			num-slots = <1>;
			supports-highspeed;
			broken-cd;
			altr,dw-mshc-ciu-div = <3>;
			altr,dw-mshc-sdr-timing = <0 3>;

			slot@0 {
				cd-gpios = <&gpio1 18 0>;
				reg = <0>;
				bus-width = <4>;
			};
		};

		ethernet@ff702000 {
			phy-mode = "mii";
			phy-addr = <0x01>;
			status = "okay";
			reset0 = <&agpio0 0 0>;
			reset1 = <&agpio0 1 0>;
		};

		ethernet@ff700000 {
			phy-mode = "mii";
			phy-addr = <0x00>;
			status = "okay";
		};

		gpio@ff708000 {
			status = "okay";
		};

		gpio@ff709000 {
			status = "okay";
		};

		gpio@ff70a000 {
			status = "okay";
		};

		agpio0: gpio@0xff210010 {
		  compatible = "altr,pio-1.0";
		  reg = <0xff210010 0x10>;
		  interrupts = <0 44 4>;
		  width=<32>;
		  altr,interrupt_type = < 4 >;
		  #gpio-cells = <2>;
		  gpio-controller;
		  #interrupt-cells = <1>;
		  interrupt-controller;
		};		

		i2c0: i2c@ffc04000 {
			speed-mode = <0>;
			status = "okay";
		};

		serial0@ffc02000 {
			status = "okay";
		};

		sysmgr@ffd08000 {
			cpu1-start-addr = <0xffd080c4>;
		};

		usb1: usb@ffb40000 {
			status = "okay";
		};

		watchdog0: wd@ffd02000 {
			status = "okay";
		};

		leds {
			compatible = "gpio-leds";
			fpga0 {
				label = "fpga_led0";
				gpios = <&gpio0 0 1>;
			};

			fpga1 {
				label = "fpga_led1";
				gpios = <&gpio0 1 1>;
			};

			fpga2 {
				label = "fpga_led2";
				gpios = <&gpio0 2 1>;
			};

			fpga3 {
				label = "fpga_led3";
				gpios = <&gpio0 3 1>;
			};

			hps0 {
				label = "hps_led0";
				gpios = <&gpio1 15 1>;
			};

			hps1 {
				label = "hps_led1";
				gpios = <&gpio1 14 1>;
			};

			hps2 {
				label = "hps_led2";
				gpios = <&gpio1 13 1>;
			};

			hps3 {
				label = "hps_led3";
				gpios = <&gpio1 12 1>;
			};
		};
	};
};

&i2c0 {
	/*
	 * adjust the falling times to decrease the i2c frequency to 50Khz
	 * because the LCD module does not work at the standard 100Khz
	 */
	i2c-sda-falling-time-ns = <5000>;
	i2c-scl-falling-time-ns = <5000>;

	lcd: lcd@28 {
		compatible = "newhaven,nhd-0216k3z-nsw-bbw";
		reg = <0x28>;
		height = <2>;
		width = <16>;
		brightness = <8>;
	};

	eeprom@51 {
		compatible = "atmel,24c32";
		reg = <0x51>;
		pagesize = <32>;
	};

	rtc@68 {
		compatible = "st,m41t83";
		reg = <0x68>;
	};
};

&gmac1 {
	phy-mode = "mii";
	snps,phy-addr = <0x01>;
	rxd0-skew-ps = <0>;
	rxd0-skew-ps = <0>;
	rxd1-skew-ps = <0>;
	rxd2-skew-ps = <0>;
	rxd3-skew-ps = <0>;
	txen-skew-ps = <0>;
	txc-skew-ps = <2600>;
	rxdv-skew-ps = <0>;
	rxc-skew-ps = <2000>;
	max-frame-size = <3800>;
	status = "okay";
};

&qspi {
	status = "okay";
	flash0: n25q00@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "n25q00";
		reg = <0>;      /* chip select */
		spi-max-frequency = <100000000>;
		m25p,fast-read;
		page-size = <256>;
		block-size = <16>; /* 2^16, 64KB */
		read-delay = <4>;  /* delay value in read data capture register */
		tshsl-ns = <50>;
		tsd2d-ns = <50>;
		tchsh-ns = <4>;
		tslch-ns = <4>;

		partition@qspi-boot {
		/* 8MB for raw data. */
		label = "Flash 0 Raw Data";
		reg = <0x0 0x800000>;
		};

		partition@qspi-rootfs {
		/* 120MB for jffs2 data. */
		label = "Flash 0 jffs2 Filesystem";
		reg = <0x800000 0x7800000>;
		};
	};
};
