$date
	Sat Sep 24 22:36:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module adu_tb $end
$var wire 8 ! q [7:0] $end
$var reg 16 " a [15:0] $end
$var reg 1 # clk $end
$var reg 1 $ rh $end
$var reg 1 % rl $end
$var reg 1 & rst $end
$var reg 1 ' we $end
$scope module du $end
$var wire 16 ( a [15:0] $end
$var wire 1 # clk $end
$var wire 1 $ rh $end
$var wire 1 % rl $end
$var wire 1 & rst $end
$var wire 1 ' we $end
$var reg 8 ) q [7:0] $end
$var reg 16 * tmp [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
bz )
b0 (
0'
0&
0%
0$
0#
b0 "
bz !
$end
#10
1#
#20
0#
#30
1#
#40
0#
#50
b111101000001110 *
1#
1'
b111101000001110 "
b111101000001110 (
#60
0#
#70
1#
#80
0#
#90
1#
#100
0#
1%
0'
#110
b1110 !
b1110 )
1#
#120
0#
#130
1#
#140
0#
#150
b1111010 !
b1111010 )
1#
1$
0%
#160
0#
#170
1#
#180
0#
#190
1#
#200
0#
#210
b1001110 !
b1001110 )
b100111000100000 *
1#
1'
b100111000100000 "
b100111000100000 (
#220
0#
#230
1#
#240
0#
#250
1#
#260
0#
#270
1#
#280
0#
#290
1#
#300
0#
#310
1#
0'
#320
0#
#330
1#
#340
0#
#350
1#
#360
0#
#370
1#
#380
0#
#390
1#
#400
0#
#410
b100000 !
b100000 )
1#
1%
0$
#420
0#
#430
1#
#440
0#
#450
1#
#460
0#
#470
1#
#480
0#
#490
1#
#500
0#
#510
bz !
bz )
b0 *
1#
1&
#520
0#
#530
1#
#540
0#
#550
1#
#560
0#
0&
#570
b0 !
b0 )
1#
#580
0#
#590
1#
#600
0#
#610
1#
