
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tmp/build.tcl.YtReqZ
# exec rm -rf .Xil .gen .srcs
# set_param board.repoPaths /home/builder/.Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store
# xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
# xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:nexys4_ddr:1.1]
INFO: [xhubtcl 76-61] The object 'digilentinc.com:xilinx_board_store:nexys4_ddr:1.1' is already installed, to update use xhub::update command.
# set_part xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
# read_mem /tmp/tmp.5qBII0/data/black_square.mem
# read_mem /tmp/tmp.5qBII0/data/black_square_pal.mem
# read_mem /tmp/tmp.5qBII0/data/cos.mem
# read_mem /tmp/tmp.5qBII0/data/grey_square.mem
# read_mem /tmp/tmp.5qBII0/data/grey_square_pal.mem
# read_mem /tmp/tmp.5qBII0/data/log.mem
# read_mem /tmp/tmp.5qBII0/data/red_square.mem
# read_mem /tmp/tmp.5qBII0/data/red_square_pal.mem
# read_mem /tmp/tmp.5qBII0/data/sin.mem
# read_mem /tmp/tmp.5qBII0/data/track.mem
# read_verilog -sv /tmp/tmp.5qBII0/src/aggregate.sv
# read_verilog -sv /tmp/tmp.5qBII0/src/bitorder.sv
# read_verilog -sv /tmp/tmp.5qBII0/src/cksum.sv
# read_verilog -sv /tmp/tmp.5qBII0/src/clk_wiz_lab3.v
# read_verilog -sv /tmp/tmp.5qBII0/src/crc32.sv
# read_verilog -sv /tmp/tmp.5qBII0/src/divider.sv
# read_verilog -sv /tmp/tmp.5qBII0/src/ether.sv
# read_verilog -sv /tmp/tmp.5qBII0/src/firewall.sv
# read_verilog -sv /tmp/tmp.5qBII0/src/forward_view.sv
# read_verilog -sv /tmp/tmp.5qBII0/src/game.sv
# read_verilog -sv /tmp/tmp.5qBII0/src/iverilog_hack.svh
# read_verilog -sv /tmp/tmp.5qBII0/src/racer_view.sv
# read_verilog -sv /tmp/tmp.5qBII0/src/receive.sv
# read_verilog -sv /tmp/tmp.5qBII0/src/top_level.sv
# read_verilog -sv /tmp/tmp.5qBII0/src/track_view.sv
# read_verilog -sv /tmp/tmp.5qBII0/src/transmit.sv
# read_verilog -sv /tmp/tmp.5qBII0/src/transmit_old.sv
# read_verilog -sv /tmp/tmp.5qBII0/src/vga.sv
# read_verilog -sv /tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v
# read_verilog -sv /tmp/tmp.5qBII0/src/xilinx_true_dual_port_read_first_1_clock_ram.v
# read_verilog -sv /tmp/tmp.5qBII0/src/xilinx_true_dual_port_read_first_2_clock_ram.v
# read_xdc /tmp/tmp.5qBII0/xdc/top_level.xdc
# synth_design -top top_level -part xc7a100tcsg324-1
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 168539
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 2080 ; free virtual = 6890
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/tmp/tmp.5qBII0/src/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'divider' [/tmp/tmp.5qBII0/src/divider.sv:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/tmp/tmp.5qBII0/src/divider.sv:69]
INFO: [Synth 8-6157] synthesizing module 'vga' [/tmp/tmp.5qBII0/src/vga.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [/tmp/tmp.5qBII0/src/vga.sv:18]
INFO: [Synth 8-6157] synthesizing module 'track_view' [/tmp/tmp.5qBII0/src/track_view.sv:6]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 4 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: track.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'track.mem' is read successfully [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: black_square.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'black_square.mem' is read successfully [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized1' [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: black_square_pal.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'black_square_pal.mem' is read successfully [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized1' (0#1) [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized2' [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: grey_square.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'grey_square.mem' is read successfully [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized2' (0#1) [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized3' [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: grey_square_pal.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'grey_square_pal.mem' is read successfully [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized3' (0#1) [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized4' [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized4' (0#1) [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized5' [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized5' (0#1) [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized6' [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: red_square.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'red_square.mem' is read successfully [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized6' (0#1) [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized7' [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: red_square_pal.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'red_square_pal.mem' is read successfully [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized7' (0#1) [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'track_view' (0#1) [/tmp/tmp.5qBII0/src/track_view.sv:6]
INFO: [Synth 8-6157] synthesizing module 'racer_view' [/tmp/tmp.5qBII0/src/racer_view.sv:6]
WARNING: [Synth 8-324] index 2 out of range [/tmp/tmp.5qBII0/src/racer_view.sv:79]
WARNING: [Synth 8-324] index 2 out of range [/tmp/tmp.5qBII0/src/racer_view.sv:79]
WARNING: [Synth 8-324] index 3 out of range [/tmp/tmp.5qBII0/src/racer_view.sv:79]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized8' [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 11 - type: integer 
	Parameter RAM_DEPTH bound to: 360 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: cos.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'cos.mem' is read successfully [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized8' (0#1) [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized9' [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 11 - type: integer 
	Parameter RAM_DEPTH bound to: 360 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: sin.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'sin.mem' is read successfully [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized9' (0#1) [/tmp/tmp.5qBII0/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'racer_view' (0#1) [/tmp/tmp.5qBII0/src/racer_view.sv:6]
INFO: [Synth 8-6157] synthesizing module 'receive' [/tmp/tmp.5qBII0/src/receive.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ether' [/tmp/tmp.5qBII0/src/ether.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.5qBII0/src/ether.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'ether' (0#1) [/tmp/tmp.5qBII0/src/ether.sv:5]
INFO: [Synth 8-6157] synthesizing module 'bitorder' [/tmp/tmp.5qBII0/src/bitorder.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.5qBII0/src/bitorder.sv:31]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.5qBII0/src/bitorder.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'bitorder' (0#1) [/tmp/tmp.5qBII0/src/bitorder.sv:5]
INFO: [Synth 8-6157] synthesizing module 'firewall' [/tmp/tmp.5qBII0/src/firewall.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.5qBII0/src/firewall.sv:27]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.5qBII0/src/firewall.sv:62]
INFO: [Synth 8-6155] done synthesizing module 'firewall' (0#1) [/tmp/tmp.5qBII0/src/firewall.sv:5]
INFO: [Synth 8-6157] synthesizing module 'cksum' [/tmp/tmp.5qBII0/src/cksum.sv:5]
INFO: [Synth 8-6157] synthesizing module 'crc32' [/tmp/tmp.5qBII0/src/crc32.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'crc32' (0#1) [/tmp/tmp.5qBII0/src/crc32.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.5qBII0/src/cksum.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'cksum' (0#1) [/tmp/tmp.5qBII0/src/cksum.sv:5]
INFO: [Synth 8-6157] synthesizing module 'aggregate' [/tmp/tmp.5qBII0/src/aggregate.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.5qBII0/src/aggregate.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'aggregate' (0#1) [/tmp/tmp.5qBII0/src/aggregate.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'receive' (0#1) [/tmp/tmp.5qBII0/src/receive.sv:5]
WARNING: [Synth 8-689] width (2) of port connection 'axiod' does not match port width (32) of module 'receive' [/tmp/tmp.5qBII0/src/top_level.sv:93]
INFO: [Synth 8-6157] synthesizing module 'transmit' [/tmp/tmp.5qBII0/src/transmit.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.5qBII0/src/transmit.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'transmit' (0#1) [/tmp/tmp.5qBII0/src/transmit.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/tmp/tmp.5qBII0/src/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element player_addr_pipe_reg[1] was removed.  [/tmp/tmp.5qBII0/src/track_view.sv:49]
WARNING: [Synth 8-6014] Unused sequential element player_addr_pipe_reg[0] was removed.  [/tmp/tmp.5qBII0/src/track_view.sv:49]
WARNING: [Synth 8-6014] Unused sequential element opponent_addr_pipe_reg[1] was removed.  [/tmp/tmp.5qBII0/src/track_view.sv:55]
WARNING: [Synth 8-6014] Unused sequential element opponent_addr_pipe_reg[0] was removed.  [/tmp/tmp.5qBII0/src/track_view.sv:55]
WARNING: [Synth 8-6014] Unused sequential element sprite_addr_pipe_reg[1] was removed.  [/tmp/tmp.5qBII0/src/track_view.sv:58]
WARNING: [Synth 8-6014] Unused sequential element sprite_addr_pipe_reg[0] was removed.  [/tmp/tmp.5qBII0/src/track_view.sv:58]
WARNING: [Synth 8-3848] Net output_color[15] in module/entity track_view does not have driver. [/tmp/tmp.5qBII0/src/track_view.sv:29]
WARNING: [Synth 8-3848] Net output_color[14] in module/entity track_view does not have driver. [/tmp/tmp.5qBII0/src/track_view.sv:29]
WARNING: [Synth 8-3848] Net output_color[13] in module/entity track_view does not have driver. [/tmp/tmp.5qBII0/src/track_view.sv:29]
WARNING: [Synth 8-3848] Net output_color[12] in module/entity track_view does not have driver. [/tmp/tmp.5qBII0/src/track_view.sv:29]
WARNING: [Synth 8-3848] Net output_color[11] in module/entity track_view does not have driver. [/tmp/tmp.5qBII0/src/track_view.sv:29]
WARNING: [Synth 8-3848] Net output_color[10] in module/entity track_view does not have driver. [/tmp/tmp.5qBII0/src/track_view.sv:29]
WARNING: [Synth 8-3848] Net output_color[15] in module/entity racer_view does not have driver. [/tmp/tmp.5qBII0/src/racer_view.sv:45]
WARNING: [Synth 8-3848] Net output_color[14] in module/entity racer_view does not have driver. [/tmp/tmp.5qBII0/src/racer_view.sv:45]
WARNING: [Synth 8-3848] Net output_color[13] in module/entity racer_view does not have driver. [/tmp/tmp.5qBII0/src/racer_view.sv:45]
WARNING: [Synth 8-3848] Net output_color[12] in module/entity racer_view does not have driver. [/tmp/tmp.5qBII0/src/racer_view.sv:45]
WARNING: [Synth 8-3848] Net output_color[11] in module/entity racer_view does not have driver. [/tmp/tmp.5qBII0/src/racer_view.sv:45]
WARNING: [Synth 8-3848] Net output_color[10] in module/entity racer_view does not have driver. [/tmp/tmp.5qBII0/src/racer_view.sv:45]
WARNING: [Synth 8-6014] Unused sequential element preamble_reg was removed.  [/tmp/tmp.5qBII0/src/ether.sv:34]
WARNING: [Synth 8-6014] Unused sequential element SFD_reg was removed.  [/tmp/tmp.5qBII0/src/ether.sv:35]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/tmp/tmp.5qBII0/src/ether.sv:36]
WARNING: [Synth 8-87] always_comb on 'axiov_reg' did not result in combinational logic [/tmp/tmp.5qBII0/src/bitorder.sv:28]
WARNING: [Synth 8-87] always_comb on 'axiod_reg' did not result in combinational logic [/tmp/tmp.5qBII0/src/bitorder.sv:29]
WARNING: [Synth 8-6014] Unused sequential element destination_reg was removed.  [/tmp/tmp.5qBII0/src/firewall.sv:57]
WARNING: [Synth 8-87] always_comb on 'axiov_reg' did not result in combinational logic [/tmp/tmp.5qBII0/src/firewall.sv:29]
WARNING: [Synth 8-87] always_comb on 'axiod_reg' did not result in combinational logic [/tmp/tmp.5qBII0/src/firewall.sv:36]
WARNING: [Synth 8-6014] Unused sequential element kill_check_reg was removed.  [/tmp/tmp.5qBII0/src/cksum.sv:36]
WARNING: [Synth 8-6014] Unused sequential element done_check_reg was removed.  [/tmp/tmp.5qBII0/src/cksum.sv:37]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/tmp/tmp.5qBII0/src/transmit.sv:59]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[6] was removed.  [/tmp/tmp.5qBII0/src/top_level.sv:110]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[6] was removed.  [/tmp/tmp.5qBII0/src/top_level.sv:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'blank_pipe_reg' and it is trimmed from '7' to '6' bits. [/tmp/tmp.5qBII0/src/top_level.sv:109]
WARNING: [Synth 8-3848] Net clk_65mhz in module/entity top_level does not have driver. [/tmp/tmp.5qBII0/src/top_level.sv:47]
WARNING: [Synth 8-3848] Net an in module/entity top_level does not have driver. [/tmp/tmp.5qBII0/src/top_level.sv:21]
WARNING: [Synth 8-3848] Net caa in module/entity top_level does not have driver. [/tmp/tmp.5qBII0/src/top_level.sv:22]
WARNING: [Synth 8-3848] Net cab in module/entity top_level does not have driver. [/tmp/tmp.5qBII0/src/top_level.sv:22]
WARNING: [Synth 8-3848] Net cac in module/entity top_level does not have driver. [/tmp/tmp.5qBII0/src/top_level.sv:22]
WARNING: [Synth 8-3848] Net cad in module/entity top_level does not have driver. [/tmp/tmp.5qBII0/src/top_level.sv:22]
WARNING: [Synth 8-3848] Net cae in module/entity top_level does not have driver. [/tmp/tmp.5qBII0/src/top_level.sv:22]
WARNING: [Synth 8-3848] Net caf in module/entity top_level does not have driver. [/tmp/tmp.5qBII0/src/top_level.sv:22]
WARNING: [Synth 8-3848] Net cag in module/entity top_level does not have driver. [/tmp/tmp.5qBII0/src/top_level.sv:22]
WARNING: [Synth 8-7129] Port player_x[1] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port player_x[0] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port player_y[1] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port player_y[0] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port opponent_x[1] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port opponent_x[0] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port opponent_y[1] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port opponent_y[0] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port caa in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port cab in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port cac in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port cad in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port cae in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port caf in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port cag in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 3173 ; free virtual = 7984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 3173 ; free virtual = 7984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 3173 ; free virtual = 7984
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 3165 ; free virtual = 7975
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.5qBII0/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'ja[0]'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[1]'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[2]'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[3]'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[4]'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[5]'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[6]'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[7]'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[0]'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[1]'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[2]'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jbclk'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jblock'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_mdc'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_mdio'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxerr'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_intn'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:250]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:250]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/tmp/tmp.5qBII0/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.5qBII0/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 3074 ; free virtual = 7885
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 3074 ; free virtual = 7885
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 3153 ; free virtual = 7964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 3153 ; free virtual = 7964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 3153 ; free virtual = 7964
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transmit'
WARNING: [Synth 8-327] inferring latch for variable 'axiod_reg' [/tmp/tmp.5qBII0/src/bitorder.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'axiov_reg' [/tmp/tmp.5qBII0/src/bitorder.sv:28]
WARNING: [Synth 8-327] inferring latch for variable 'axiod_reg' [/tmp/tmp.5qBII0/src/firewall.sv:36]
WARNING: [Synth 8-327] inferring latch for variable 'axiov_reg' [/tmp/tmp.5qBII0/src/firewall.sv:29]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                               00
                 iSTATE0 |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transmit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 3142 ; free virtual = 7954
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'racer_viewer/i2_type' (xilinx_single_port_ram_read_first__parameterized4) to 'racer_viewer/i3_type'
INFO: [Synth 8-223] decloning instance 'racer_viewer/i2_type' (xilinx_single_port_ram_read_first__parameterized4) to 'racer_viewer/i4_type'
INFO: [Synth 8-223] decloning instance 'racer_viewer/i2_type' (xilinx_single_port_ram_read_first__parameterized4) to 'racer_viewer/i5_type'
INFO: [Synth 8-223] decloning instance 'racer_viewer/i2_type' (xilinx_single_port_ram_read_first__parameterized4) to 'racer_viewer/i6_type'
INFO: [Synth 8-223] decloning instance 'racer_viewer/i2_type' (xilinx_single_port_ram_read_first__parameterized4) to 'racer_viewer/i7_type'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 9     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 5     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 5     
	   3 Input    5 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
+---Registers : 
	              512 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               22 Bit    Registers := 4     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 40    
	               11 Bit    Registers := 11    
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 34    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 14    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 36    
+---RAMs : 
	               8K Bit	(1024 X 8 bit)          RAMs := 15    
	               3K Bit	(256 X 12 bit)          RAMs := 20    
	               3K Bit	(360 X 11 bit)          RAMs := 2     
	             1024 Bit	(256 X 4 bit)          RAMs := 2     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 1     
	   5 Input   64 Bit        Muxes := 1     
	   5 Input   48 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 2     
	   7 Input   33 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 5     
	   5 Input    8 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 4     
	   6 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 18    
	   5 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 35    
	   7 Input    1 Bit        Muxes := 16    
	   5 Input    1 Bit        Muxes := 50    
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'delta_x_pipe_reg[1]' and it is trimmed from '22' to '21' bits. [/tmp/tmp.5qBII0/src/racer_view.sv:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'delta_x_pipe_reg[0]' and it is trimmed from '22' to '21' bits. [/tmp/tmp.5qBII0/src/racer_view.sv:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'delta_y_pipe_reg[1]' and it is trimmed from '22' to '21' bits. [/tmp/tmp.5qBII0/src/racer_view.sv:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'delta_y_pipe_reg[0]' and it is trimmed from '22' to '21' bits. [/tmp/tmp.5qBII0/src/racer_view.sv:52]
DSP Report: Generating DSP loc_x2, operation Mode is: A''*B2.
DSP Report: register cosine/output_register.douta_reg_reg is absorbed into DSP loc_x2.
DSP Report: register delta_x_pipe_reg[0] is absorbed into DSP loc_x2.
DSP Report: register delta_x_pipe_reg[1] is absorbed into DSP loc_x2.
DSP Report: operator loc_x2 is absorbed into DSP loc_x2.
DSP Report: Generating DSP loc_x1, operation Mode is: C-A''*B2.
DSP Report: register sine/output_register.douta_reg_reg is absorbed into DSP loc_x1.
DSP Report: register delta_y_pipe_reg[0] is absorbed into DSP loc_x1.
DSP Report: register delta_y_pipe_reg[1] is absorbed into DSP loc_x1.
DSP Report: operator loc_x1 is absorbed into DSP loc_x1.
DSP Report: operator loc_x2 is absorbed into DSP loc_x1.
DSP Report: Generating DSP loc_y2, operation Mode is: A''*B2.
DSP Report: register sine/output_register.douta_reg_reg is absorbed into DSP loc_y2.
DSP Report: register delta_x_pipe_reg[0] is absorbed into DSP loc_y2.
DSP Report: register delta_x_pipe_reg[1] is absorbed into DSP loc_y2.
DSP Report: operator loc_y2 is absorbed into DSP loc_y2.
DSP Report: Generating DSP loc_y1, operation Mode is: C+A''*B2.
DSP Report: register cosine/output_register.douta_reg_reg is absorbed into DSP loc_y1.
DSP Report: register delta_y_pipe_reg[0] is absorbed into DSP loc_y1.
DSP Report: register delta_y_pipe_reg[1] is absorbed into DSP loc_y1.
DSP Report: operator loc_y1 is absorbed into DSP loc_y1.
DSP Report: operator loc_y2 is absorbed into DSP loc_y1.
WARNING: [Synth 8-7129] Port player_x[1] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port player_x[0] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port player_y[1] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port player_y[0] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port opponent_x[1] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port opponent_x[0] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port opponent_y[1] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port opponent_y[0] in module track_view is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port caa in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port cab in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port cac in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port cad in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port cae in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port caf in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port cag in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7257] Removed RAM (i0_black_square/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element i0_black_square/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (p0_black_square_pal/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element p0_black_square_pal/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (i2_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element i2_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (p2_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element p2_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (i3_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element i3_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (p3_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element p3_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (i4_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element i4_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (p4_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element p4_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (i5_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element i5_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (p5_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element p5_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (i6_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element i6_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (p6_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element p6_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (i7_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element i7_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (p7_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element p7_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (i8_mario/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element i8_mario/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (i9_luigi/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element i9_luigi/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (i0_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element i0_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (p0_black_square_pal/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element p0_black_square_pal/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (i2_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element i2_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (p2_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element p2_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (p3_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element p3_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (p4_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element p4_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (p5_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element p5_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (p6_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element p6_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (p7_type/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element p7_type/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (i8_mario/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element i8_mario/BRAM_reg was removed. 
WARNING: [Synth 8-7257] Removed RAM (i9_luigi/BRAM_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element i9_luigi/BRAM_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 3121 ; free virtual = 7939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first:                 | BRAM_reg   | 256 x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized2: | BRAM_reg   | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg   | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized7: | BRAM_reg   | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized7: | BRAM_reg   | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first:                 | BRAM_reg   | 256 x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized8: | BRAM_reg   | 360 x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized9: | BRAM_reg   | 360 x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized2: | BRAM_reg   | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg   | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized7: | BRAM_reg   | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized7: | BRAM_reg   | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|racer_view  | A''*B2      | 21     | 11     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|racer_view  | C-A''*B2    | 21     | 11     | 21     | -      | 21     | 2    | 1    | 0    | -    | -     | 0    | 0    | 
|racer_view  | A''*B2      | 21     | 11     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|racer_view  | C+A''*B2    | 21     | 11     | 21     | -      | 21     | 2    | 1    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 2970 ; free virtual = 7788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 2966 ; free virtual = 7784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first:                 | BRAM_reg   | 256 x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized2: | BRAM_reg   | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg   | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized7: | BRAM_reg   | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized7: | BRAM_reg   | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first:                 | BRAM_reg   | 256 x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized8: | BRAM_reg   | 360 x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized9: | BRAM_reg   | 360 x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized2: | BRAM_reg   | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized3: | BRAM_reg   | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized7: | BRAM_reg   | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized7: | BRAM_reg   | 256 x 12(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance racer_viewer/cosine/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance racer_viewer/sine/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 2963 ; free virtual = 7781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 2961 ; free virtual = 7779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 2961 ; free virtual = 7779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 2961 ; free virtual = 7778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 2961 ; free virtual = 7778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 2961 ; free virtual = 7778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 2960 ; free virtual = 7778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | racer_viewer/in_player_pipe_reg[3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | vcount_pipe_reg[5][9]              | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top_level   | hcount_pipe_reg[5][10]             | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | blank_pipe_reg[5]                  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | hsync_pipe_reg[6]                  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | vsync_pipe_reg[6]                  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|racer_view  | A''*B'        | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|racer_view  | not(C+A''*B') | 30     | 18     | 48     | -      | 21     | 2    | 1    | 1    | -    | -     | 0    | 0    | 
|racer_view  | A''*B'        | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|racer_view  | C+A''*B'      | 30     | 18     | 48     | -      | 21     | 2    | 1    | 1    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |   194|
|3     |DSP48E1    |     4|
|5     |LUT1       |   112|
|6     |LUT2       |   204|
|7     |LUT3       |   433|
|8     |LUT4       |   190|
|9     |LUT5       |    95|
|10    |LUT6       |   164|
|11    |MMCME2_ADV |     1|
|12    |RAMB18E1   |     7|
|18    |SRL16E     |     9|
|19    |FDRE       |   723|
|20    |FDSE       |   168|
|21    |LD         |     3|
|22    |LDC        |     6|
|23    |IBUF       |     5|
|24    |OBUF       |    33|
|25    |OBUFT      |    17|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 2960 ; free virtual = 7778
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 102 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 3017 ; free virtual = 7835
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 3017 ; free virtual = 7835
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 3110 ; free virtual = 7928
INFO: [Netlist 29-17] Analyzing 215 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.5qBII0/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'ja[0]'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[1]'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[2]'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[3]'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[4]'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[5]'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[6]'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja[7]'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[0]'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[1]'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb[2]'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jbclk'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jblock'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_mdc'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_mdio'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxerr'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_intn'. [/tmp/tmp.5qBII0/xdc/top_level.xdc:250]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.5qBII0/xdc/top_level.xdc:250]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/tmp/tmp.5qBII0/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.016 ; gain = 0.000 ; free physical = 3042 ; free virtual = 7860
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 3 instances
  LDC => LDCE: 6 instances

Synth Design complete, checksum: 6ebf7a9b
INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 220 Warnings, 34 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 2677.016 ; gain = 80.027 ; free physical = 3266 ; free virtual = 8084
# opt_design;
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2725.039 ; gain = 48.023 ; free physical = 3268 ; free virtual = 8086

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1de4fdfff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2725.039 ; gain = 0.000 ; free physical = 2987 ; free virtual = 7805

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1de4fdfff

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2922.039 ; gain = 0.000 ; free physical = 2768 ; free virtual = 7586
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e8e883c1

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2922.039 ; gain = 0.000 ; free physical = 2768 ; free virtual = 7586
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f72718d2

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2922.039 ; gain = 0.000 ; free physical = 2768 ; free virtual = 7586
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 331 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f72718d2

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2954.055 ; gain = 32.016 ; free physical = 2768 ; free virtual = 7586
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1f72718d2

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2954.055 ; gain = 32.016 ; free physical = 2768 ; free virtual = 7586
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1f72718d2

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2954.055 ; gain = 32.016 ; free physical = 2768 ; free virtual = 7586
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |              12  |                                              0  |
|  Sweep                        |               0  |             331  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.055 ; gain = 0.000 ; free physical = 2768 ; free virtual = 7586
Ending Logic Optimization Task | Checksum: 1ffa75715

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2954.055 ; gain = 32.016 ; free physical = 2768 ; free virtual = 7586

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ffa75715

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.055 ; gain = 0.000 ; free physical = 2969 ; free virtual = 7787

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ffa75715

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2954.055 ; gain = 0.000 ; free physical = 2969 ; free virtual = 7787

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.055 ; gain = 0.000 ; free physical = 2969 ; free virtual = 7787
Ending Netlist Obfuscation Task | Checksum: 1ffa75715

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.055 ; gain = 0.000 ; free physical = 2969 ; free virtual = 7787
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2954.055 ; gain = 277.039 ; free physical = 2969 ; free virtual = 7787
# place_design;
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2918 ; free virtual = 7736
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14c13c4f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2918 ; free virtual = 7736
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2918 ; free virtual = 7736

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e4e4d6bb

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2949 ; free virtual = 7767

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 297a47f7f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2963 ; free virtual = 7781

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 297a47f7f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2963 ; free virtual = 7781
Phase 1 Placer Initialization | Checksum: 297a47f7f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2963 ; free virtual = 7781

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 29801b7ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2961 ; free virtual = 7779

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 29801b7ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2961 ; free virtual = 7779

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 29801b7ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2943 ; free virtual = 7761

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2d0213ccf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2942 ; free virtual = 7761

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2d0213ccf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2942 ; free virtual = 7761
Phase 2.1.1 Partition Driven Placement | Checksum: 2d0213ccf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2942 ; free virtual = 7761
Phase 2.1 Floorplanning | Checksum: 2d24a4dd1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2942 ; free virtual = 7761

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2d24a4dd1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2942 ; free virtual = 7761

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2d24a4dd1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2942 ; free virtual = 7761

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 4 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2 nets or LUTs. Breaked 0 LUT, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2933 ; free virtual = 7751

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     2  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 24d8cfe0b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2933 ; free virtual = 7751
Phase 2.4 Global Placement Core | Checksum: 2a9087ea5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2933 ; free virtual = 7751
Phase 2 Global Placement | Checksum: 2a9087ea5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2933 ; free virtual = 7751

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 205788dec

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2933 ; free virtual = 7751

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fe25e5cc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2933 ; free virtual = 7751

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 165b29366

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2933 ; free virtual = 7751

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 236f0c514

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2933 ; free virtual = 7751

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2b5ff4980

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2931 ; free virtual = 7749

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 222610ae1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2931 ; free virtual = 7749

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14ea7392f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2931 ; free virtual = 7749
Phase 3 Detail Placement | Checksum: 14ea7392f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2931 ; free virtual = 7749

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d80b6980

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=12.863 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 228d3662a

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2931 ; free virtual = 7749
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d12b9aee

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2931 ; free virtual = 7749
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d80b6980

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2931 ; free virtual = 7749

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.863. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 212679e4e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2931 ; free virtual = 7749

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2931 ; free virtual = 7749
Phase 4.1 Post Commit Optimization | Checksum: 212679e4e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2931 ; free virtual = 7749

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 212679e4e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2931 ; free virtual = 7749

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 212679e4e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2931 ; free virtual = 7749
Phase 4.3 Placer Reporting | Checksum: 212679e4e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2931 ; free virtual = 7749

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2931 ; free virtual = 7749

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2931 ; free virtual = 7749
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 235ff6ef8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2931 ; free virtual = 7749
Ending Placer Task | Checksum: 1412fd97b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2931 ; free virtual = 7749
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 62cb9573 ConstDB: 0 ShapeSum: de644408 RouteDB: 0
Post Restoration Checksum: NetGraph: 4626b6cc NumContArr: c57b66f6 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 10ba21dc2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2799 ; free virtual = 7617

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 10ba21dc2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2764 ; free virtual = 7583

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10ba21dc2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2993.098 ; gain = 0.000 ; free physical = 2764 ; free virtual = 7583
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 90d2d6b2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3005.383 ; gain = 12.285 ; free physical = 2751 ; free virtual = 7569
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.100 | TNS=0.000  | WHS=-0.158 | THS=-25.384|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00461331 %
  Global Horizontal Routing Utilization  = 0.00454675 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1445
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1361
  Number of Partially Routed Nets     = 84
  Number of Node Overlaps             = 84

Phase 2 Router Initialization | Checksum: 139f1e757

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3005.383 ; gain = 12.285 ; free physical = 2754 ; free virtual = 7573

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 139f1e757

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3005.383 ; gain = 12.285 ; free physical = 2754 ; free virtual = 7573
Phase 3 Initial Routing | Checksum: 27ff4fefb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3005.383 ; gain = 12.285 ; free physical = 2752 ; free virtual = 7571

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.199 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2061519af

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3005.383 ; gain = 12.285 ; free physical = 2752 ; free virtual = 7570

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.199 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 25f4ad901

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3005.383 ; gain = 12.285 ; free physical = 2752 ; free virtual = 7570
Phase 4 Rip-up And Reroute | Checksum: 25f4ad901

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3005.383 ; gain = 12.285 ; free physical = 2752 ; free virtual = 7570

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 25f4ad901

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3005.383 ; gain = 12.285 ; free physical = 2752 ; free virtual = 7570

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 25f4ad901

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3005.383 ; gain = 12.285 ; free physical = 2752 ; free virtual = 7570
Phase 5 Delay and Skew Optimization | Checksum: 25f4ad901

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3005.383 ; gain = 12.285 ; free physical = 2752 ; free virtual = 7570

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cb9ba679

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3005.383 ; gain = 12.285 ; free physical = 2752 ; free virtual = 7570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.279 | TNS=0.000  | WHS=0.063  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cb9ba679

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3005.383 ; gain = 12.285 ; free physical = 2752 ; free virtual = 7570
Phase 6 Post Hold Fix | Checksum: 1cb9ba679

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3005.383 ; gain = 12.285 ; free physical = 2752 ; free virtual = 7570

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.124168 %
  Global Horizontal Routing Utilization  = 0.123757 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1cb9ba679

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3005.383 ; gain = 12.285 ; free physical = 2752 ; free virtual = 7570

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cb9ba679

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3005.383 ; gain = 12.285 ; free physical = 2750 ; free virtual = 7569

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23517e8d5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3021.391 ; gain = 28.293 ; free physical = 2750 ; free virtual = 7569

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.279 | TNS=0.000  | WHS=0.063  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 23517e8d5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3021.391 ; gain = 28.293 ; free physical = 2753 ; free virtual = 7571
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3021.391 ; gain = 28.293 ; free physical = 2792 ; free virtual = 7610

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3021.391 ; gain = 28.293 ; free physical = 2792 ; free virtual = 7610
# write_bitstream -force /tmp/tmp.5qBII0/obj/out.bit
Command: write_bitstream -force /tmp/tmp.5qBII0/obj/out.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PDRC-153] Gated clock check: Net r1/b1/axiod_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin r1/b1/axiod_reg[1]_i_2/O, cell r1/b1/axiod_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net r1/b1/axiov_reg_i_2_n_0 is a gated clock net sourced by a combinational pin r1/b1/axiov_reg_i_2/O, cell r1/b1/axiov_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net r1/f1/axiod_reg[1]_i_2__0_n_0 is a gated clock net sourced by a combinational pin r1/f1/axiod_reg[1]_i_2__0/O, cell r1/f1/axiod_reg[1]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net r1/f1/axiov_reg_i_2__0_n_0 is a gated clock net sourced by a combinational pin r1/f1/axiov_reg_i_2__0/O, cell r1/f1/axiov_reg_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net t1/b1/axiod_reg[1]_i_2__1_n_0 is a gated clock net sourced by a combinational pin t1/b1/axiod_reg[1]_i_2__1/O, cell t1/b1/axiod_reg[1]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net t1/b1/axiov_reg_i_2__1_n_0 is a gated clock net sourced by a combinational pin t1/b1/axiov_reg_i_2__1/O, cell t1/b1/axiov_reg_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /tmp/tmp.5qBII0/obj/out.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3357.461 ; gain = 336.070 ; free physical = 2749 ; free virtual = 7571
INFO: [Common 17-206] Exiting Vivado at Sat Dec  3 09:38:37 2022...
