// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
// Date        : Fri Jul 26 15:49:48 2019
// Host        : DESKTOP-XPS running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top system_sobel_ip_0_1 -prefix
//               system_sobel_ip_0_1_ system_sobel_ip_0_1_sim_netlist.v
// Design      : system_sobel_ip_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module system_sobel_ip_0_1_AXIvideo2xfMat
   (p_src_TREADY,
    Q,
    AXIvideo2xfMat_U0_img_cols_read,
    AXIvideo2xfMat_U0_img_data_V_write,
    D,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    E,
    ap_sync_ready,
    ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg,
    p_src_TVALID,
    imgInput1_data_V_cha_full_n,
    p_src_TLAST,
    p_src_TUSER,
    imgInput1_rows_c11_full_n,
    imgInput1_cols_c12_full_n,
    ap_sync_reg_AXIvideo2xfMat_U0_ap_ready,
    shiftReg_ce,
    ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg,
    ap_start,
    \SRL_SIG_reg[1][31] ,
    \SRL_SIG_reg[1][31]_0 ,
    p_src_TDATA);
  output p_src_TREADY;
  output [0:0]Q;
  output AXIvideo2xfMat_U0_img_cols_read;
  output AXIvideo2xfMat_U0_img_data_V_write;
  output [7:0]D;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output [0:0]E;
  output ap_sync_ready;
  output ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg;
  input p_src_TVALID;
  input imgInput1_data_V_cha_full_n;
  input [0:0]p_src_TLAST;
  input [0:0]p_src_TUSER;
  input imgInput1_rows_c11_full_n;
  input imgInput1_cols_c12_full_n;
  input ap_sync_reg_AXIvideo2xfMat_U0_ap_ready;
  input shiftReg_ce;
  input ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg;
  input ap_start;
  input [31:0]\SRL_SIG_reg[1][31] ;
  input [31:0]\SRL_SIG_reg[1][31]_0 ;
  input [7:0]p_src_TDATA;

  wire AXI_video_strm_V_data_V_0_ack_in;
  wire AXI_video_strm_V_data_V_0_ack_out;
  wire [7:0]AXI_video_strm_V_data_V_0_data_out;
  wire AXI_video_strm_V_data_V_0_load_A;
  wire AXI_video_strm_V_data_V_0_load_B;
  wire [7:0]AXI_video_strm_V_data_V_0_payload_A;
  wire [7:0]AXI_video_strm_V_data_V_0_payload_B;
  wire AXI_video_strm_V_data_V_0_sel;
  wire AXI_video_strm_V_data_V_0_sel2;
  wire AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_0_sel_wr;
  wire AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_data_V_0_state;
  wire \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_dest_V_0_state;
  wire \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_last_V_0_ack_in;
  wire AXI_video_strm_V_last_V_0_data_out;
  wire AXI_video_strm_V_last_V_0_payload_A;
  wire \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_payload_B;
  wire \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_sel;
  wire AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_0_sel_wr;
  wire AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_last_V_0_state;
  wire \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_user_V_0_ack_in;
  wire AXI_video_strm_V_user_V_0_payload_A;
  wire \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_payload_B;
  wire \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_sel;
  wire AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_0_sel_wr;
  wire AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_user_V_0_state;
  wire \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ;
  wire AXIvideo2xfMat_U0_img_cols_read;
  wire AXIvideo2xfMat_U0_img_data_V_write;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire \ap_CS_fsm[5]_i_2_n_0 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire [7:0]ap_NS_fsm;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_reg_n_0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_0;
  wire ap_enable_reg_pp2_iter0_i_2_n_0;
  wire ap_enable_reg_pp2_iter1_i_1_n_0;
  wire ap_enable_reg_pp2_iter1_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2xfMat_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg;
  wire ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg;
  wire [7:0]axi_data_V1_i_reg_151;
  wire \axi_data_V1_i_reg_151[0]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_151[1]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_151[2]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_151[3]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_151[4]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_151[5]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_151[6]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_151[7]_i_1_n_0 ;
  wire [7:0]axi_data_V_1_i_reg_206;
  wire \axi_data_V_1_i_reg_206[0]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_206[1]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_206[2]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_206[3]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_206[4]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_206[5]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_206[6]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_206[7]_i_1_n_0 ;
  wire [7:0]axi_data_V_3_i_reg_266;
  wire \axi_data_V_3_i_reg_266[0]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_266[1]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_266[2]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_266[3]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_266[4]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_266[5]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_266[6]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_266[7]_i_1_n_0 ;
  wire axi_last_V1_i_reg_141;
  wire \axi_last_V1_i_reg_141[0]_i_1_n_0 ;
  wire axi_last_V_3_i_reg_254;
  wire \axi_last_V_3_i_reg_254[0]_i_1_n_0 ;
  wire brmerge_i_fu_330_p2;
  wire brmerge_i_reg_389;
  wire \brmerge_i_reg_389[0]_i_1_n_0 ;
  wire \brmerge_i_reg_389[0]_i_3_n_0 ;
  wire [31:0]cols_reg_346;
  wire \eol_2_i_reg_243[0]_i_1_n_0 ;
  wire \eol_2_i_reg_243[0]_i_2_n_0 ;
  wire \eol_2_i_reg_243_reg_n_0_[0] ;
  wire eol_i_reg_172;
  wire \eol_i_reg_172_reg_n_0_[0] ;
  wire eol_reg_195;
  wire \eol_reg_195[0]_i_2_n_0 ;
  wire \eol_reg_195_reg_n_0_[0] ;
  wire [10:0]i_fu_306_p2;
  wire [10:0]i_i_reg_161;
  wire [10:0]i_reg_375;
  wire \i_reg_375[10]_i_2_n_0 ;
  wire \i_reg_375[6]_i_2_n_0 ;
  wire imgInput1_cols_c12_full_n;
  wire imgInput1_data_V_cha_full_n;
  wire imgInput1_rows_c11_full_n;
  wire int_ap_ready_i_10_n_0;
  wire int_ap_ready_i_11_n_0;
  wire int_ap_ready_i_13_n_0;
  wire int_ap_ready_i_14_n_0;
  wire int_ap_ready_i_15_n_0;
  wire int_ap_ready_i_16_n_0;
  wire int_ap_ready_i_17_n_0;
  wire int_ap_ready_i_18_n_0;
  wire int_ap_ready_i_19_n_0;
  wire int_ap_ready_i_20_n_0;
  wire int_ap_ready_i_22_n_0;
  wire int_ap_ready_i_23_n_0;
  wire int_ap_ready_i_24_n_0;
  wire int_ap_ready_i_25_n_0;
  wire int_ap_ready_i_26_n_0;
  wire int_ap_ready_i_27_n_0;
  wire int_ap_ready_i_28_n_0;
  wire int_ap_ready_i_29_n_0;
  wire int_ap_ready_i_30_n_0;
  wire int_ap_ready_i_31_n_0;
  wire int_ap_ready_i_32_n_0;
  wire int_ap_ready_i_33_n_0;
  wire int_ap_ready_i_34_n_0;
  wire int_ap_ready_i_35_n_0;
  wire int_ap_ready_i_36_n_0;
  wire int_ap_ready_i_37_n_0;
  wire int_ap_ready_i_4_n_0;
  wire int_ap_ready_i_5_n_0;
  wire int_ap_ready_i_6_n_0;
  wire int_ap_ready_i_7_n_0;
  wire int_ap_ready_i_8_n_0;
  wire int_ap_ready_i_9_n_0;
  wire int_ap_ready_reg_i_12_n_0;
  wire int_ap_ready_reg_i_12_n_1;
  wire int_ap_ready_reg_i_12_n_2;
  wire int_ap_ready_reg_i_12_n_3;
  wire int_ap_ready_reg_i_21_n_0;
  wire int_ap_ready_reg_i_21_n_1;
  wire int_ap_ready_reg_i_21_n_2;
  wire int_ap_ready_reg_i_21_n_3;
  wire int_ap_ready_reg_i_2_n_1;
  wire int_ap_ready_reg_i_2_n_2;
  wire int_ap_ready_reg_i_2_n_3;
  wire int_ap_ready_reg_i_3_n_0;
  wire int_ap_ready_reg_i_3_n_1;
  wire int_ap_ready_reg_i_3_n_2;
  wire int_ap_ready_reg_i_3_n_3;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n_reg;
  wire [10:1]j_fu_321_p2;
  wire j_i_reg_184;
  wire j_i_reg_1840;
  wire \j_i_reg_184[0]_i_1_n_0 ;
  wire \j_i_reg_184[10]_i_10_n_0 ;
  wire \j_i_reg_184[10]_i_11_n_0 ;
  wire \j_i_reg_184[10]_i_12_n_0 ;
  wire \j_i_reg_184[10]_i_13_n_0 ;
  wire \j_i_reg_184[10]_i_14_n_0 ;
  wire \j_i_reg_184[10]_i_16_n_0 ;
  wire \j_i_reg_184[10]_i_17_n_0 ;
  wire \j_i_reg_184[10]_i_18_n_0 ;
  wire \j_i_reg_184[10]_i_19_n_0 ;
  wire \j_i_reg_184[10]_i_20_n_0 ;
  wire \j_i_reg_184[10]_i_21_n_0 ;
  wire \j_i_reg_184[10]_i_22_n_0 ;
  wire \j_i_reg_184[10]_i_23_n_0 ;
  wire \j_i_reg_184[10]_i_25_n_0 ;
  wire \j_i_reg_184[10]_i_26_n_0 ;
  wire \j_i_reg_184[10]_i_27_n_0 ;
  wire \j_i_reg_184[10]_i_28_n_0 ;
  wire \j_i_reg_184[10]_i_29_n_0 ;
  wire \j_i_reg_184[10]_i_30_n_0 ;
  wire \j_i_reg_184[10]_i_31_n_0 ;
  wire \j_i_reg_184[10]_i_32_n_0 ;
  wire \j_i_reg_184[10]_i_33_n_0 ;
  wire \j_i_reg_184[10]_i_34_n_0 ;
  wire \j_i_reg_184[10]_i_35_n_0 ;
  wire \j_i_reg_184[10]_i_36_n_0 ;
  wire \j_i_reg_184[10]_i_37_n_0 ;
  wire \j_i_reg_184[10]_i_38_n_0 ;
  wire \j_i_reg_184[10]_i_39_n_0 ;
  wire \j_i_reg_184[10]_i_40_n_0 ;
  wire \j_i_reg_184[10]_i_5_n_0 ;
  wire \j_i_reg_184[10]_i_7_n_0 ;
  wire \j_i_reg_184[10]_i_8_n_0 ;
  wire \j_i_reg_184[10]_i_9_n_0 ;
  wire \j_i_reg_184[6]_i_2_n_0 ;
  wire \j_i_reg_184_reg[10]_i_15_n_0 ;
  wire \j_i_reg_184_reg[10]_i_15_n_1 ;
  wire \j_i_reg_184_reg[10]_i_15_n_2 ;
  wire \j_i_reg_184_reg[10]_i_15_n_3 ;
  wire \j_i_reg_184_reg[10]_i_24_n_0 ;
  wire \j_i_reg_184_reg[10]_i_24_n_1 ;
  wire \j_i_reg_184_reg[10]_i_24_n_2 ;
  wire \j_i_reg_184_reg[10]_i_24_n_3 ;
  wire \j_i_reg_184_reg[10]_i_4_n_1 ;
  wire \j_i_reg_184_reg[10]_i_4_n_2 ;
  wire \j_i_reg_184_reg[10]_i_4_n_3 ;
  wire \j_i_reg_184_reg[10]_i_6_n_0 ;
  wire \j_i_reg_184_reg[10]_i_6_n_1 ;
  wire \j_i_reg_184_reg[10]_i_6_n_2 ;
  wire \j_i_reg_184_reg[10]_i_6_n_3 ;
  wire [10:0]j_i_reg_184_reg__0;
  wire [7:0]p_src_TDATA;
  wire [0:0]p_src_TLAST;
  wire p_src_TREADY;
  wire [0:0]p_src_TUSER;
  wire p_src_TVALID;
  wire [31:0]rows_reg_341;
  wire shiftReg_ce;
  wire sof_1_i_fu_84;
  wire \sof_1_i_fu_84[0]_i_1_n_0 ;
  wire tmp_32_i_fu_301_p2;
  wire tmp_33_i_fu_316_p2;
  wire tmp_33_i_reg_380;
  wire \tmp_33_i_reg_380[0]_i_1_n_0 ;
  wire [7:0]tmp_data_V_reg_351;
  wire tmp_last_V_reg_359;
  wire [3:0]NLW_int_ap_ready_reg_i_12_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_21_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_3_O_UNCONNECTED;
  wire [3:0]\NLW_j_i_reg_184_reg[10]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_j_i_reg_184_reg[10]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_j_i_reg_184_reg[10]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_j_i_reg_184_reg[10]_i_6_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h0D)) 
    \AXI_video_strm_V_data_V_0_payload_A[7]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(AXI_video_strm_V_data_V_0_sel_wr),
        .O(AXI_video_strm_V_data_V_0_load_A));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(p_src_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(p_src_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(p_src_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(p_src_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(p_src_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(p_src_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(p_src_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(p_src_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \AXI_video_strm_V_data_V_0_payload_B[7]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(AXI_video_strm_V_data_V_0_sel_wr),
        .O(AXI_video_strm_V_data_V_0_load_B));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(p_src_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(p_src_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(p_src_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(p_src_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(p_src_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(p_src_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(p_src_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(p_src_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_0_ack_out),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_0_sel_wr_i_1
       (.I0(p_src_TVALID),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(AXI_video_strm_V_data_V_0_sel_wr),
        .O(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4C0000)) 
    \AXI_video_strm_V_data_V_0_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_ack_in),
        .I3(p_src_TVALID),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFF2F)) 
    \AXI_video_strm_V_data_V_0_state[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_ack_in),
        .I1(p_src_TVALID),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_data_V_0_ack_out),
        .O(AXI_video_strm_V_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_state),
        .Q(AXI_video_strm_V_data_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4C0000)) 
    \AXI_video_strm_V_dest_V_0_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .I2(p_src_TREADY),
        .I3(p_src_TVALID),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF2F)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_2 
       (.I0(p_src_TREADY),
        .I1(p_src_TVALID),
        .I2(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_data_V_0_ack_out),
        .O(AXI_video_strm_V_dest_V_0_state));
  LUT6 #(
    .INIT(64'hEEEEEEEEEFEEEEEE)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_3 
       (.I0(AXI_video_strm_V_data_V_0_sel2),
        .I1(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ),
        .I2(\ap_CS_fsm[5]_i_2_n_0 ),
        .I3(tmp_33_i_reg_380),
        .I4(ap_enable_reg_pp1_iter1_reg_n_0),
        .I5(brmerge_i_reg_389),
        .O(AXI_video_strm_V_data_V_0_ack_out));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_4 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(\eol_2_i_reg_243_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp2_iter1_reg_n_0),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_dest_V_0_state),
        .Q(p_src_TREADY),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_last_V_0_payload_A[0]_i_1 
       (.I0(p_src_TLAST),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(AXI_video_strm_V_last_V_0_sel_wr),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \AXI_video_strm_V_last_V_0_payload_B[0]_i_1 
       (.I0(p_src_TLAST),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(AXI_video_strm_V_last_V_0_sel_wr),
        .I4(AXI_video_strm_V_last_V_0_payload_B),
        .O(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_B),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_0_sel_rd_i_1
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_0_sel),
        .O(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_0_sel_wr_i_1
       (.I0(p_src_TVALID),
        .I1(AXI_video_strm_V_last_V_0_ack_in),
        .I2(AXI_video_strm_V_last_V_0_sel_wr),
        .O(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4C0000)) 
    \AXI_video_strm_V_last_V_0_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(p_src_TVALID),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFF2F)) 
    \AXI_video_strm_V_last_V_0_state[1]_i_1 
       (.I0(AXI_video_strm_V_last_V_0_ack_in),
        .I1(p_src_TVALID),
        .I2(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_data_V_0_ack_out),
        .O(AXI_video_strm_V_last_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_state),
        .Q(AXI_video_strm_V_last_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_user_V_0_payload_A[0]_i_1 
       (.I0(p_src_TUSER),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(AXI_video_strm_V_user_V_0_sel_wr),
        .I4(AXI_video_strm_V_user_V_0_payload_A),
        .O(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \AXI_video_strm_V_user_V_0_payload_B[0]_i_1 
       (.I0(p_src_TUSER),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(AXI_video_strm_V_user_V_0_sel_wr),
        .I4(AXI_video_strm_V_user_V_0_payload_B),
        .O(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_0_sel_rd_i_1
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_sel),
        .O(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_0_sel_wr_i_1
       (.I0(p_src_TVALID),
        .I1(AXI_video_strm_V_user_V_0_ack_in),
        .I2(AXI_video_strm_V_user_V_0_sel_wr),
        .O(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4C0000)) 
    \AXI_video_strm_V_user_V_0_state[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(p_src_TVALID),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFF2F)) 
    \AXI_video_strm_V_user_V_0_state[1]_i_1 
       (.I0(AXI_video_strm_V_user_V_0_ack_in),
        .I1(p_src_TVALID),
        .I2(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_data_V_0_ack_out),
        .O(AXI_video_strm_V_user_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_state),
        .Q(AXI_video_strm_V_user_V_0_ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(axi_data_V_1_i_reg_206[0]),
        .I1(brmerge_i_reg_389),
        .I2(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(axi_data_V_1_i_reg_206[1]),
        .I1(brmerge_i_reg_389),
        .I2(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(axi_data_V_1_i_reg_206[2]),
        .I1(brmerge_i_reg_389),
        .I2(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(axi_data_V_1_i_reg_206[3]),
        .I1(brmerge_i_reg_389),
        .I2(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(axi_data_V_1_i_reg_206[4]),
        .I1(brmerge_i_reg_389),
        .I2(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(axi_data_V_1_i_reg_206[5]),
        .I1(brmerge_i_reg_389),
        .I2(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(axi_data_V_1_i_reg_206[6]),
        .I1(brmerge_i_reg_389),
        .I2(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h8080800000000000)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(tmp_33_i_reg_380),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(imgInput1_data_V_cha_full_n),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I4(brmerge_i_reg_389),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(axi_data_V_1_i_reg_206[7]),
        .I1(brmerge_i_reg_389),
        .I2(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(tmp_32_i_fu_301_p2),
        .I1(ap_CS_fsm_state4),
        .I2(Q),
        .I3(internal_full_n_reg),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAAAEEEAEEEEEEEEE)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(AXIvideo2xfMat_U0_img_cols_read),
        .I1(ap_CS_fsm_state2),
        .I2(AXI_video_strm_V_user_V_0_payload_A),
        .I3(AXI_video_strm_V_user_V_0_sel),
        .I4(AXI_video_strm_V_user_V_0_payload_B),
        .I5(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h80888000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_payload_B),
        .I3(AXI_video_strm_V_user_V_0_sel),
        .I4(AXI_video_strm_V_user_V_0_payload_A),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFFFF8F88888888)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(tmp_32_i_fu_301_p2),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_block_pp1_stage0_subdone),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'h1F000000)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(brmerge_i_reg_389),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(imgInput1_data_V_cha_full_n),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .I4(tmp_33_i_reg_380),
        .O(ap_block_pp1_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(\ap_CS_fsm[5]_i_2_n_0 ),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'h08080888FFFFFFFF)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(tmp_33_i_reg_380),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(imgInput1_data_V_cha_full_n),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I4(brmerge_i_reg_389),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(\ap_CS_fsm[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAFAFAFAFAFA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I4(\eol_2_i_reg_243_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp2_iter1_reg_n_0),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h44400000)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(\eol_2_i_reg_243_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp2_iter1_reg_n_0),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA888A888A8880000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(tmp_32_i_fu_301_p2),
        .I3(ap_CS_fsm_state4),
        .I4(tmp_33_i_fu_316_p2),
        .I5(\ap_CS_fsm[5]_i_2_n_0 ),
        .O(ap_enable_reg_pp1_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A088A088A088A0)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(ap_CS_fsm_state4),
        .I5(tmp_32_i_fu_301_p2),
        .O(ap_enable_reg_pp1_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h020AAAAA0A0AAAAA)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_enable_reg_pp2_iter0_i_2_n_0),
        .I1(ap_enable_reg_pp2_iter1_reg_n_0),
        .I2(\eol_2_i_reg_243_reg_n_0_[0] ),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp2_stage0),
        .I5(AXI_video_strm_V_last_V_0_data_out),
        .O(ap_enable_reg_pp2_iter0_i_1_n_0));
  LUT3 #(
    .INIT(8'hE0)) 
    ap_enable_reg_pp2_iter0_i_2
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_CS_fsm_state7),
        .I2(ap_rst_n),
        .O(ap_enable_reg_pp2_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88808888888A8888)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(\eol_2_i_reg_243_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp2_iter1_reg_n_0),
        .I5(ap_CS_fsm_state7),
        .O(ap_enable_reg_pp2_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_i_1
       (.I0(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready),
        .I1(ap_CS_fsm_state4),
        .I2(tmp_32_i_fu_301_p2),
        .I3(ap_rst_n),
        .I4(ap_start),
        .I5(ap_sync_ready),
        .O(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_151[0]_i_1 
       (.I0(tmp_data_V_reg_351[0]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_266[0]),
        .O(\axi_data_V1_i_reg_151[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_151[1]_i_1 
       (.I0(tmp_data_V_reg_351[1]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_266[1]),
        .O(\axi_data_V1_i_reg_151[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_151[2]_i_1 
       (.I0(tmp_data_V_reg_351[2]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_266[2]),
        .O(\axi_data_V1_i_reg_151[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_151[3]_i_1 
       (.I0(tmp_data_V_reg_351[3]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_266[3]),
        .O(\axi_data_V1_i_reg_151[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_151[4]_i_1 
       (.I0(tmp_data_V_reg_351[4]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_266[4]),
        .O(\axi_data_V1_i_reg_151[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_151[5]_i_1 
       (.I0(tmp_data_V_reg_351[5]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_266[5]),
        .O(\axi_data_V1_i_reg_151[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_151[6]_i_1 
       (.I0(tmp_data_V_reg_351[6]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_266[6]),
        .O(\axi_data_V1_i_reg_151[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_151[7]_i_1 
       (.I0(tmp_data_V_reg_351[7]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_266[7]),
        .O(\axi_data_V1_i_reg_151[7]_i_1_n_0 ));
  FDRE \axi_data_V1_i_reg_151_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_151[0]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_151[0]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_151_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_151[1]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_151[1]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_151_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_151[2]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_151[2]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_151_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_151[3]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_151[3]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_151_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_151[4]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_151[4]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_151_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_151[5]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_151[5]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_151_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_151[6]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_151[6]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_151_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_151[7]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_151[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \axi_data_V_1_i_reg_206[0]_i_1 
       (.I0(axi_data_V1_i_reg_151[0]),
        .I1(AXI_video_strm_V_data_V_0_data_out[0]),
        .I2(axi_data_V_1_i_reg_206[0]),
        .I3(AXIvideo2xfMat_U0_img_data_V_write),
        .I4(brmerge_i_reg_389),
        .O(\axi_data_V_1_i_reg_206[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \axi_data_V_1_i_reg_206[1]_i_1 
       (.I0(axi_data_V1_i_reg_151[1]),
        .I1(AXI_video_strm_V_data_V_0_data_out[1]),
        .I2(axi_data_V_1_i_reg_206[1]),
        .I3(AXIvideo2xfMat_U0_img_data_V_write),
        .I4(brmerge_i_reg_389),
        .O(\axi_data_V_1_i_reg_206[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \axi_data_V_1_i_reg_206[2]_i_1 
       (.I0(axi_data_V1_i_reg_151[2]),
        .I1(AXI_video_strm_V_data_V_0_data_out[2]),
        .I2(axi_data_V_1_i_reg_206[2]),
        .I3(AXIvideo2xfMat_U0_img_data_V_write),
        .I4(brmerge_i_reg_389),
        .O(\axi_data_V_1_i_reg_206[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \axi_data_V_1_i_reg_206[3]_i_1 
       (.I0(axi_data_V1_i_reg_151[3]),
        .I1(AXI_video_strm_V_data_V_0_data_out[3]),
        .I2(axi_data_V_1_i_reg_206[3]),
        .I3(AXIvideo2xfMat_U0_img_data_V_write),
        .I4(brmerge_i_reg_389),
        .O(\axi_data_V_1_i_reg_206[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \axi_data_V_1_i_reg_206[4]_i_1 
       (.I0(axi_data_V1_i_reg_151[4]),
        .I1(AXI_video_strm_V_data_V_0_data_out[4]),
        .I2(axi_data_V_1_i_reg_206[4]),
        .I3(AXIvideo2xfMat_U0_img_data_V_write),
        .I4(brmerge_i_reg_389),
        .O(\axi_data_V_1_i_reg_206[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \axi_data_V_1_i_reg_206[5]_i_1 
       (.I0(axi_data_V1_i_reg_151[5]),
        .I1(AXI_video_strm_V_data_V_0_data_out[5]),
        .I2(axi_data_V_1_i_reg_206[5]),
        .I3(AXIvideo2xfMat_U0_img_data_V_write),
        .I4(brmerge_i_reg_389),
        .O(\axi_data_V_1_i_reg_206[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \axi_data_V_1_i_reg_206[6]_i_1 
       (.I0(axi_data_V1_i_reg_151[6]),
        .I1(AXI_video_strm_V_data_V_0_data_out[6]),
        .I2(axi_data_V_1_i_reg_206[6]),
        .I3(AXIvideo2xfMat_U0_img_data_V_write),
        .I4(brmerge_i_reg_389),
        .O(\axi_data_V_1_i_reg_206[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \axi_data_V_1_i_reg_206[7]_i_1 
       (.I0(axi_data_V1_i_reg_151[7]),
        .I1(AXI_video_strm_V_data_V_0_data_out[7]),
        .I2(axi_data_V_1_i_reg_206[7]),
        .I3(AXIvideo2xfMat_U0_img_data_V_write),
        .I4(brmerge_i_reg_389),
        .O(\axi_data_V_1_i_reg_206[7]_i_1_n_0 ));
  FDRE \axi_data_V_1_i_reg_206_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_195),
        .D(\axi_data_V_1_i_reg_206[0]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_206[0]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_206_reg[1] 
       (.C(ap_clk),
        .CE(eol_reg_195),
        .D(\axi_data_V_1_i_reg_206[1]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_206[1]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_206_reg[2] 
       (.C(ap_clk),
        .CE(eol_reg_195),
        .D(\axi_data_V_1_i_reg_206[2]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_206[2]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_206_reg[3] 
       (.C(ap_clk),
        .CE(eol_reg_195),
        .D(\axi_data_V_1_i_reg_206[3]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_206[3]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_206_reg[4] 
       (.C(ap_clk),
        .CE(eol_reg_195),
        .D(\axi_data_V_1_i_reg_206[4]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_206[4]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_206_reg[5] 
       (.C(ap_clk),
        .CE(eol_reg_195),
        .D(\axi_data_V_1_i_reg_206[5]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_206[5]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_206_reg[6] 
       (.C(ap_clk),
        .CE(eol_reg_195),
        .D(\axi_data_V_1_i_reg_206[6]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_206[6]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_206_reg[7] 
       (.C(ap_clk),
        .CE(eol_reg_195),
        .D(\axi_data_V_1_i_reg_206[7]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_206[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_266[0]_i_1 
       (.I0(axi_data_V_1_i_reg_206[0]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(\axi_data_V_3_i_reg_266[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_266[1]_i_1 
       (.I0(axi_data_V_1_i_reg_206[1]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(\axi_data_V_3_i_reg_266[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_266[2]_i_1 
       (.I0(axi_data_V_1_i_reg_206[2]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(\axi_data_V_3_i_reg_266[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_266[3]_i_1 
       (.I0(axi_data_V_1_i_reg_206[3]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(\axi_data_V_3_i_reg_266[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_266[4]_i_1 
       (.I0(axi_data_V_1_i_reg_206[4]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(\axi_data_V_3_i_reg_266[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_266[5]_i_1 
       (.I0(axi_data_V_1_i_reg_206[5]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(\axi_data_V_3_i_reg_266[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_266[6]_i_1 
       (.I0(axi_data_V_1_i_reg_206[6]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(\axi_data_V_3_i_reg_266[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_266[7]_i_1 
       (.I0(axi_data_V_1_i_reg_206[7]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(\axi_data_V_3_i_reg_266[7]_i_1_n_0 ));
  FDRE \axi_data_V_3_i_reg_266_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_243[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_266[0]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_266[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_266_reg[1] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_243[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_266[1]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_266[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_266_reg[2] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_243[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_266[2]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_266[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_266_reg[3] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_243[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_266[3]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_266[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_266_reg[4] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_243[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_266[4]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_266[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_266_reg[5] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_243[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_266[5]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_266[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_266_reg[6] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_243[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_266[6]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_266[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_266_reg[7] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_243[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_266[7]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_266[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V1_i_reg_141[0]_i_1 
       (.I0(tmp_last_V_reg_359),
        .I1(ap_CS_fsm_state3),
        .I2(axi_last_V_3_i_reg_254),
        .O(\axi_last_V1_i_reg_141[0]_i_1_n_0 ));
  FDRE \axi_last_V1_i_reg_141_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_last_V1_i_reg_141[0]_i_1_n_0 ),
        .Q(axi_last_V1_i_reg_141),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_3_i_reg_254[0]_i_1 
       (.I0(\eol_reg_195_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\axi_last_V_3_i_reg_254[0]_i_1_n_0 ));
  FDRE \axi_last_V_3_i_reg_254_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_243[0]_i_1_n_0 ),
        .D(\axi_last_V_3_i_reg_254[0]_i_1_n_0 ),
        .Q(axi_last_V_3_i_reg_254),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \brmerge_i_reg_389[0]_i_1 
       (.I0(brmerge_i_reg_389),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(tmp_33_i_fu_316_p2),
        .I3(brmerge_i_fu_330_p2),
        .O(\brmerge_i_reg_389[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE4FF00FFE4)) 
    \brmerge_i_reg_389[0]_i_2 
       (.I0(brmerge_i_reg_389),
        .I1(AXI_video_strm_V_last_V_0_data_out),
        .I2(\eol_reg_195_reg_n_0_[0] ),
        .I3(sof_1_i_fu_84),
        .I4(\brmerge_i_reg_389[0]_i_3_n_0 ),
        .I5(\eol_i_reg_172_reg_n_0_[0] ),
        .O(brmerge_i_fu_330_p2));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \brmerge_i_reg_389[0]_i_3 
       (.I0(tmp_33_i_reg_380),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(\brmerge_i_reg_389[0]_i_3_n_0 ));
  FDRE \brmerge_i_reg_389_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\brmerge_i_reg_389[0]_i_1_n_0 ),
        .Q(brmerge_i_reg_389),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \cols_reg_346[31]_i_1 
       (.I0(Q),
        .I1(internal_full_n_reg),
        .O(AXIvideo2xfMat_U0_img_cols_read));
  FDRE \cols_reg_346_reg[0] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [0]),
        .Q(cols_reg_346[0]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[10] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [10]),
        .Q(cols_reg_346[10]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[11] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [11]),
        .Q(cols_reg_346[11]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[12] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [12]),
        .Q(cols_reg_346[12]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[13] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [13]),
        .Q(cols_reg_346[13]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[14] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [14]),
        .Q(cols_reg_346[14]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[15] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [15]),
        .Q(cols_reg_346[15]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[16] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [16]),
        .Q(cols_reg_346[16]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[17] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [17]),
        .Q(cols_reg_346[17]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[18] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [18]),
        .Q(cols_reg_346[18]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[19] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [19]),
        .Q(cols_reg_346[19]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[1] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [1]),
        .Q(cols_reg_346[1]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[20] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [20]),
        .Q(cols_reg_346[20]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[21] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [21]),
        .Q(cols_reg_346[21]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[22] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [22]),
        .Q(cols_reg_346[22]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[23] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [23]),
        .Q(cols_reg_346[23]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[24] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [24]),
        .Q(cols_reg_346[24]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[25] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [25]),
        .Q(cols_reg_346[25]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[26] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [26]),
        .Q(cols_reg_346[26]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[27] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [27]),
        .Q(cols_reg_346[27]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[28] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [28]),
        .Q(cols_reg_346[28]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[29] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [29]),
        .Q(cols_reg_346[29]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[2] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [2]),
        .Q(cols_reg_346[2]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[30] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [30]),
        .Q(cols_reg_346[30]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[31] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [31]),
        .Q(cols_reg_346[31]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[3] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [3]),
        .Q(cols_reg_346[3]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[4] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [4]),
        .Q(cols_reg_346[4]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[5] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [5]),
        .Q(cols_reg_346[5]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[6] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [6]),
        .Q(cols_reg_346[6]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[7] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [7]),
        .Q(cols_reg_346[7]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[8] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [8]),
        .Q(cols_reg_346[8]),
        .R(1'b0));
  FDRE \cols_reg_346_reg[9] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [9]),
        .Q(cols_reg_346[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \eol_2_i_reg_243[0]_i_1 
       (.I0(ap_enable_reg_pp2_iter1_reg_n_0),
        .I1(\eol_2_i_reg_243_reg_n_0_[0] ),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(ap_CS_fsm_state7),
        .O(\eol_2_i_reg_243[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eol_2_i_reg_243[0]_i_2 
       (.I0(\eol_i_reg_172_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\eol_2_i_reg_243[0]_i_2_n_0 ));
  FDRE \eol_2_i_reg_243_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_243[0]_i_1_n_0 ),
        .D(\eol_2_i_reg_243[0]_i_2_n_0 ),
        .Q(\eol_2_i_reg_243_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA0000CFC00000)) 
    \eol_i_reg_172[0]_i_1 
       (.I0(\eol_reg_195_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_last_V_0_payload_B),
        .I2(AXI_video_strm_V_last_V_0_sel),
        .I3(AXI_video_strm_V_last_V_0_payload_A),
        .I4(AXIvideo2xfMat_U0_img_data_V_write),
        .I5(brmerge_i_reg_389),
        .O(eol_i_reg_172));
  FDRE \eol_i_reg_172_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_195),
        .D(eol_i_reg_172),
        .Q(\eol_i_reg_172_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEA)) 
    \eol_reg_195[0]_i_1 
       (.I0(AXIvideo2xfMat_U0_img_data_V_write),
        .I1(tmp_32_i_fu_301_p2),
        .I2(ap_CS_fsm_state4),
        .O(eol_reg_195));
  LUT5 #(
    .INIT(32'hFACA3A0A)) 
    \eol_reg_195[0]_i_2 
       (.I0(axi_last_V1_i_reg_141),
        .I1(brmerge_i_reg_389),
        .I2(AXIvideo2xfMat_U0_img_data_V_write),
        .I3(AXI_video_strm_V_last_V_0_data_out),
        .I4(\eol_reg_195_reg_n_0_[0] ),
        .O(\eol_reg_195[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA800000000000000)) 
    \eol_reg_195[0]_i_3 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(brmerge_i_reg_389),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(imgInput1_data_V_cha_full_n),
        .I4(ap_enable_reg_pp1_iter1_reg_n_0),
        .I5(tmp_33_i_reg_380),
        .O(AXIvideo2xfMat_U0_img_data_V_write));
  FDRE \eol_reg_195_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_195),
        .D(\eol_reg_195[0]_i_2_n_0 ),
        .Q(\eol_reg_195_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \i_i_reg_161_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_reg_375[0]),
        .Q(i_i_reg_161[0]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_161_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_reg_375[10]),
        .Q(i_i_reg_161[10]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_161_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_reg_375[1]),
        .Q(i_i_reg_161[1]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_161_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_reg_375[2]),
        .Q(i_i_reg_161[2]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_161_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_reg_375[3]),
        .Q(i_i_reg_161[3]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_161_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_reg_375[4]),
        .Q(i_i_reg_161[4]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_161_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_reg_375[5]),
        .Q(i_i_reg_161[5]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_161_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_reg_375[6]),
        .Q(i_i_reg_161[6]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_161_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_reg_375[7]),
        .Q(i_i_reg_161[7]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_161_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_reg_375[8]),
        .Q(i_i_reg_161[8]),
        .R(ap_CS_fsm_state3));
  FDRE \i_i_reg_161_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_reg_375[9]),
        .Q(i_i_reg_161[9]),
        .R(ap_CS_fsm_state3));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_375[0]_i_1 
       (.I0(i_i_reg_161[0]),
        .O(i_fu_306_p2[0]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \i_reg_375[10]_i_1 
       (.I0(i_i_reg_161[9]),
        .I1(i_i_reg_161[6]),
        .I2(\i_reg_375[10]_i_2_n_0 ),
        .I3(i_i_reg_161[7]),
        .I4(i_i_reg_161[8]),
        .I5(i_i_reg_161[10]),
        .O(i_fu_306_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_reg_375[10]_i_2 
       (.I0(i_i_reg_161[5]),
        .I1(i_i_reg_161[2]),
        .I2(i_i_reg_161[1]),
        .I3(i_i_reg_161[0]),
        .I4(i_i_reg_161[3]),
        .I5(i_i_reg_161[4]),
        .O(\i_reg_375[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_375[1]_i_1 
       (.I0(i_i_reg_161[0]),
        .I1(i_i_reg_161[1]),
        .O(i_fu_306_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_375[2]_i_1 
       (.I0(i_i_reg_161[0]),
        .I1(i_i_reg_161[1]),
        .I2(i_i_reg_161[2]),
        .O(i_fu_306_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_375[3]_i_1 
       (.I0(i_i_reg_161[2]),
        .I1(i_i_reg_161[1]),
        .I2(i_i_reg_161[0]),
        .I3(i_i_reg_161[3]),
        .O(i_fu_306_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_375[4]_i_1 
       (.I0(i_i_reg_161[3]),
        .I1(i_i_reg_161[0]),
        .I2(i_i_reg_161[1]),
        .I3(i_i_reg_161[2]),
        .I4(i_i_reg_161[4]),
        .O(i_fu_306_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_375[5]_i_1 
       (.I0(i_i_reg_161[2]),
        .I1(i_i_reg_161[1]),
        .I2(i_i_reg_161[0]),
        .I3(i_i_reg_161[3]),
        .I4(i_i_reg_161[4]),
        .I5(i_i_reg_161[5]),
        .O(i_fu_306_p2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \i_reg_375[6]_i_1 
       (.I0(i_i_reg_161[4]),
        .I1(i_i_reg_161[3]),
        .I2(\i_reg_375[6]_i_2_n_0 ),
        .I3(i_i_reg_161[2]),
        .I4(i_i_reg_161[5]),
        .I5(i_i_reg_161[6]),
        .O(i_fu_306_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_reg_375[6]_i_2 
       (.I0(i_i_reg_161[1]),
        .I1(i_i_reg_161[0]),
        .O(\i_reg_375[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \i_reg_375[7]_i_1 
       (.I0(\i_reg_375[10]_i_2_n_0 ),
        .I1(i_i_reg_161[6]),
        .I2(i_i_reg_161[7]),
        .O(i_fu_306_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_reg_375[8]_i_1 
       (.I0(i_i_reg_161[6]),
        .I1(\i_reg_375[10]_i_2_n_0 ),
        .I2(i_i_reg_161[7]),
        .I3(i_i_reg_161[8]),
        .O(i_fu_306_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \i_reg_375[9]_i_1 
       (.I0(i_i_reg_161[8]),
        .I1(i_i_reg_161[7]),
        .I2(\i_reg_375[10]_i_2_n_0 ),
        .I3(i_i_reg_161[6]),
        .I4(i_i_reg_161[9]),
        .O(i_fu_306_p2[9]));
  FDRE \i_reg_375_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_306_p2[0]),
        .Q(i_reg_375[0]),
        .R(1'b0));
  FDRE \i_reg_375_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_306_p2[10]),
        .Q(i_reg_375[10]),
        .R(1'b0));
  FDRE \i_reg_375_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_306_p2[1]),
        .Q(i_reg_375[1]),
        .R(1'b0));
  FDRE \i_reg_375_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_306_p2[2]),
        .Q(i_reg_375[2]),
        .R(1'b0));
  FDRE \i_reg_375_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_306_p2[3]),
        .Q(i_reg_375[3]),
        .R(1'b0));
  FDRE \i_reg_375_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_306_p2[4]),
        .Q(i_reg_375[4]),
        .R(1'b0));
  FDRE \i_reg_375_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_306_p2[5]),
        .Q(i_reg_375[5]),
        .R(1'b0));
  FDRE \i_reg_375_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_306_p2[6]),
        .Q(i_reg_375[6]),
        .R(1'b0));
  FDRE \i_reg_375_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_306_p2[7]),
        .Q(i_reg_375[7]),
        .R(1'b0));
  FDRE \i_reg_375_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_306_p2[8]),
        .Q(i_reg_375[8]),
        .R(1'b0));
  FDRE \i_reg_375_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_306_p2[9]),
        .Q(i_reg_375[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEAEAE00)) 
    int_ap_ready_i_1
       (.I0(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready),
        .I1(ap_CS_fsm_state4),
        .I2(tmp_32_i_fu_301_p2),
        .I3(shiftReg_ce),
        .I4(ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg),
        .O(ap_sync_ready));
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_ready_i_10
       (.I0(rows_reg_341[27]),
        .I1(rows_reg_341[26]),
        .O(int_ap_ready_i_10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_ready_i_11
       (.I0(rows_reg_341[25]),
        .I1(rows_reg_341[24]),
        .O(int_ap_ready_i_11_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_ready_i_13
       (.I0(rows_reg_341[22]),
        .I1(rows_reg_341[23]),
        .O(int_ap_ready_i_13_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_ready_i_14
       (.I0(rows_reg_341[20]),
        .I1(rows_reg_341[21]),
        .O(int_ap_ready_i_14_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_ready_i_15
       (.I0(rows_reg_341[18]),
        .I1(rows_reg_341[19]),
        .O(int_ap_ready_i_15_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_ready_i_16
       (.I0(rows_reg_341[16]),
        .I1(rows_reg_341[17]),
        .O(int_ap_ready_i_16_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_ready_i_17
       (.I0(rows_reg_341[23]),
        .I1(rows_reg_341[22]),
        .O(int_ap_ready_i_17_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_ready_i_18
       (.I0(rows_reg_341[21]),
        .I1(rows_reg_341[20]),
        .O(int_ap_ready_i_18_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_ready_i_19
       (.I0(rows_reg_341[19]),
        .I1(rows_reg_341[18]),
        .O(int_ap_ready_i_19_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_ready_i_20
       (.I0(rows_reg_341[17]),
        .I1(rows_reg_341[16]),
        .O(int_ap_ready_i_20_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_ready_i_22
       (.I0(rows_reg_341[14]),
        .I1(rows_reg_341[15]),
        .O(int_ap_ready_i_22_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_ready_i_23
       (.I0(rows_reg_341[12]),
        .I1(rows_reg_341[13]),
        .O(int_ap_ready_i_23_n_0));
  LUT3 #(
    .INIT(8'hF4)) 
    int_ap_ready_i_24
       (.I0(i_i_reg_161[10]),
        .I1(rows_reg_341[10]),
        .I2(rows_reg_341[11]),
        .O(int_ap_ready_i_24_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_25
       (.I0(rows_reg_341[9]),
        .I1(i_i_reg_161[9]),
        .I2(rows_reg_341[8]),
        .I3(i_i_reg_161[8]),
        .O(int_ap_ready_i_25_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_ready_i_26
       (.I0(rows_reg_341[15]),
        .I1(rows_reg_341[14]),
        .O(int_ap_ready_i_26_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_ready_i_27
       (.I0(rows_reg_341[13]),
        .I1(rows_reg_341[12]),
        .O(int_ap_ready_i_27_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    int_ap_ready_i_28
       (.I0(i_i_reg_161[10]),
        .I1(rows_reg_341[10]),
        .I2(rows_reg_341[11]),
        .O(int_ap_ready_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_29
       (.I0(rows_reg_341[8]),
        .I1(i_i_reg_161[8]),
        .I2(i_i_reg_161[9]),
        .I3(rows_reg_341[9]),
        .O(int_ap_ready_i_29_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_30
       (.I0(rows_reg_341[7]),
        .I1(i_i_reg_161[7]),
        .I2(rows_reg_341[6]),
        .I3(i_i_reg_161[6]),
        .O(int_ap_ready_i_30_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_31
       (.I0(rows_reg_341[5]),
        .I1(i_i_reg_161[5]),
        .I2(rows_reg_341[4]),
        .I3(i_i_reg_161[4]),
        .O(int_ap_ready_i_31_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_32
       (.I0(rows_reg_341[3]),
        .I1(i_i_reg_161[3]),
        .I2(rows_reg_341[2]),
        .I3(i_i_reg_161[2]),
        .O(int_ap_ready_i_32_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    int_ap_ready_i_33
       (.I0(rows_reg_341[1]),
        .I1(i_i_reg_161[1]),
        .I2(rows_reg_341[0]),
        .I3(i_i_reg_161[0]),
        .O(int_ap_ready_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_34
       (.I0(rows_reg_341[6]),
        .I1(i_i_reg_161[6]),
        .I2(i_i_reg_161[7]),
        .I3(rows_reg_341[7]),
        .O(int_ap_ready_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_35
       (.I0(rows_reg_341[4]),
        .I1(i_i_reg_161[4]),
        .I2(i_i_reg_161[5]),
        .I3(rows_reg_341[5]),
        .O(int_ap_ready_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_36
       (.I0(rows_reg_341[2]),
        .I1(i_i_reg_161[2]),
        .I2(i_i_reg_161[3]),
        .I3(rows_reg_341[3]),
        .O(int_ap_ready_i_36_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    int_ap_ready_i_37
       (.I0(i_i_reg_161[1]),
        .I1(i_i_reg_161[0]),
        .I2(rows_reg_341[1]),
        .I3(rows_reg_341[0]),
        .O(int_ap_ready_i_37_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_ready_i_4
       (.I0(rows_reg_341[30]),
        .I1(rows_reg_341[31]),
        .O(int_ap_ready_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_ready_i_5
       (.I0(rows_reg_341[28]),
        .I1(rows_reg_341[29]),
        .O(int_ap_ready_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_ready_i_6
       (.I0(rows_reg_341[26]),
        .I1(rows_reg_341[27]),
        .O(int_ap_ready_i_6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_ready_i_7
       (.I0(rows_reg_341[24]),
        .I1(rows_reg_341[25]),
        .O(int_ap_ready_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_ready_i_8
       (.I0(rows_reg_341[31]),
        .I1(rows_reg_341[30]),
        .O(int_ap_ready_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_ready_i_9
       (.I0(rows_reg_341[29]),
        .I1(rows_reg_341[28]),
        .O(int_ap_ready_i_9_n_0));
  CARRY4 int_ap_ready_reg_i_12
       (.CI(int_ap_ready_reg_i_21_n_0),
        .CO({int_ap_ready_reg_i_12_n_0,int_ap_ready_reg_i_12_n_1,int_ap_ready_reg_i_12_n_2,int_ap_ready_reg_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({int_ap_ready_i_22_n_0,int_ap_ready_i_23_n_0,int_ap_ready_i_24_n_0,int_ap_ready_i_25_n_0}),
        .O(NLW_int_ap_ready_reg_i_12_O_UNCONNECTED[3:0]),
        .S({int_ap_ready_i_26_n_0,int_ap_ready_i_27_n_0,int_ap_ready_i_28_n_0,int_ap_ready_i_29_n_0}));
  CARRY4 int_ap_ready_reg_i_2
       (.CI(int_ap_ready_reg_i_3_n_0),
        .CO({tmp_32_i_fu_301_p2,int_ap_ready_reg_i_2_n_1,int_ap_ready_reg_i_2_n_2,int_ap_ready_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({int_ap_ready_i_4_n_0,int_ap_ready_i_5_n_0,int_ap_ready_i_6_n_0,int_ap_ready_i_7_n_0}),
        .O(NLW_int_ap_ready_reg_i_2_O_UNCONNECTED[3:0]),
        .S({int_ap_ready_i_8_n_0,int_ap_ready_i_9_n_0,int_ap_ready_i_10_n_0,int_ap_ready_i_11_n_0}));
  CARRY4 int_ap_ready_reg_i_21
       (.CI(1'b0),
        .CO({int_ap_ready_reg_i_21_n_0,int_ap_ready_reg_i_21_n_1,int_ap_ready_reg_i_21_n_2,int_ap_ready_reg_i_21_n_3}),
        .CYINIT(1'b0),
        .DI({int_ap_ready_i_30_n_0,int_ap_ready_i_31_n_0,int_ap_ready_i_32_n_0,int_ap_ready_i_33_n_0}),
        .O(NLW_int_ap_ready_reg_i_21_O_UNCONNECTED[3:0]),
        .S({int_ap_ready_i_34_n_0,int_ap_ready_i_35_n_0,int_ap_ready_i_36_n_0,int_ap_ready_i_37_n_0}));
  CARRY4 int_ap_ready_reg_i_3
       (.CI(int_ap_ready_reg_i_12_n_0),
        .CO({int_ap_ready_reg_i_3_n_0,int_ap_ready_reg_i_3_n_1,int_ap_ready_reg_i_3_n_2,int_ap_ready_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({int_ap_ready_i_13_n_0,int_ap_ready_i_14_n_0,int_ap_ready_i_15_n_0,int_ap_ready_i_16_n_0}),
        .O(NLW_int_ap_ready_reg_i_3_O_UNCONNECTED[3:0]),
        .S({int_ap_ready_i_17_n_0,int_ap_ready_i_18_n_0,int_ap_ready_i_19_n_0,int_ap_ready_i_20_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__6
       (.I0(AXIvideo2xfMat_U0_img_cols_read),
        .I1(imgInput1_rows_c11_full_n),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__7
       (.I0(AXIvideo2xfMat_U0_img_cols_read),
        .I1(imgInput1_cols_c12_full_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_reg_184[0]_i_1 
       (.I0(j_i_reg_184_reg__0[0]),
        .O(\j_i_reg_184[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDF000000)) 
    \j_i_reg_184[10]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(tmp_33_i_fu_316_p2),
        .I3(tmp_32_i_fu_301_p2),
        .I4(ap_CS_fsm_state4),
        .O(j_i_reg_184));
  LUT2 #(
    .INIT(4'hE)) 
    \j_i_reg_184[10]_i_10 
       (.I0(cols_reg_346[24]),
        .I1(cols_reg_346[25]),
        .O(\j_i_reg_184[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_i_reg_184[10]_i_11 
       (.I0(cols_reg_346[31]),
        .I1(cols_reg_346[30]),
        .O(\j_i_reg_184[10]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_i_reg_184[10]_i_12 
       (.I0(cols_reg_346[29]),
        .I1(cols_reg_346[28]),
        .O(\j_i_reg_184[10]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_i_reg_184[10]_i_13 
       (.I0(cols_reg_346[27]),
        .I1(cols_reg_346[26]),
        .O(\j_i_reg_184[10]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_i_reg_184[10]_i_14 
       (.I0(cols_reg_346[25]),
        .I1(cols_reg_346[24]),
        .O(\j_i_reg_184[10]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_i_reg_184[10]_i_16 
       (.I0(cols_reg_346[22]),
        .I1(cols_reg_346[23]),
        .O(\j_i_reg_184[10]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_i_reg_184[10]_i_17 
       (.I0(cols_reg_346[20]),
        .I1(cols_reg_346[21]),
        .O(\j_i_reg_184[10]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_i_reg_184[10]_i_18 
       (.I0(cols_reg_346[18]),
        .I1(cols_reg_346[19]),
        .O(\j_i_reg_184[10]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_i_reg_184[10]_i_19 
       (.I0(cols_reg_346[16]),
        .I1(cols_reg_346[17]),
        .O(\j_i_reg_184[10]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \j_i_reg_184[10]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(tmp_33_i_fu_316_p2),
        .O(j_i_reg_1840));
  LUT2 #(
    .INIT(4'h1)) 
    \j_i_reg_184[10]_i_20 
       (.I0(cols_reg_346[23]),
        .I1(cols_reg_346[22]),
        .O(\j_i_reg_184[10]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_i_reg_184[10]_i_21 
       (.I0(cols_reg_346[21]),
        .I1(cols_reg_346[20]),
        .O(\j_i_reg_184[10]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_i_reg_184[10]_i_22 
       (.I0(cols_reg_346[19]),
        .I1(cols_reg_346[18]),
        .O(\j_i_reg_184[10]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_i_reg_184[10]_i_23 
       (.I0(cols_reg_346[17]),
        .I1(cols_reg_346[16]),
        .O(\j_i_reg_184[10]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_i_reg_184[10]_i_25 
       (.I0(cols_reg_346[14]),
        .I1(cols_reg_346[15]),
        .O(\j_i_reg_184[10]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_i_reg_184[10]_i_26 
       (.I0(cols_reg_346[12]),
        .I1(cols_reg_346[13]),
        .O(\j_i_reg_184[10]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \j_i_reg_184[10]_i_27 
       (.I0(j_i_reg_184_reg__0[10]),
        .I1(cols_reg_346[10]),
        .I2(cols_reg_346[11]),
        .O(\j_i_reg_184[10]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \j_i_reg_184[10]_i_28 
       (.I0(cols_reg_346[9]),
        .I1(j_i_reg_184_reg__0[9]),
        .I2(cols_reg_346[8]),
        .I3(j_i_reg_184_reg__0[8]),
        .O(\j_i_reg_184[10]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_i_reg_184[10]_i_29 
       (.I0(cols_reg_346[15]),
        .I1(cols_reg_346[14]),
        .O(\j_i_reg_184[10]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \j_i_reg_184[10]_i_3 
       (.I0(j_i_reg_184_reg__0[9]),
        .I1(j_i_reg_184_reg__0[6]),
        .I2(\j_i_reg_184[10]_i_5_n_0 ),
        .I3(j_i_reg_184_reg__0[7]),
        .I4(j_i_reg_184_reg__0[8]),
        .I5(j_i_reg_184_reg__0[10]),
        .O(j_fu_321_p2[10]));
  LUT2 #(
    .INIT(4'h1)) 
    \j_i_reg_184[10]_i_30 
       (.I0(cols_reg_346[13]),
        .I1(cols_reg_346[12]),
        .O(\j_i_reg_184[10]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h21)) 
    \j_i_reg_184[10]_i_31 
       (.I0(cols_reg_346[10]),
        .I1(cols_reg_346[11]),
        .I2(j_i_reg_184_reg__0[10]),
        .O(\j_i_reg_184[10]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_184[10]_i_32 
       (.I0(cols_reg_346[8]),
        .I1(j_i_reg_184_reg__0[8]),
        .I2(cols_reg_346[9]),
        .I3(j_i_reg_184_reg__0[9]),
        .O(\j_i_reg_184[10]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \j_i_reg_184[10]_i_33 
       (.I0(cols_reg_346[7]),
        .I1(j_i_reg_184_reg__0[7]),
        .I2(cols_reg_346[6]),
        .I3(j_i_reg_184_reg__0[6]),
        .O(\j_i_reg_184[10]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \j_i_reg_184[10]_i_34 
       (.I0(cols_reg_346[5]),
        .I1(j_i_reg_184_reg__0[5]),
        .I2(cols_reg_346[4]),
        .I3(j_i_reg_184_reg__0[4]),
        .O(\j_i_reg_184[10]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \j_i_reg_184[10]_i_35 
       (.I0(cols_reg_346[3]),
        .I1(j_i_reg_184_reg__0[3]),
        .I2(cols_reg_346[2]),
        .I3(j_i_reg_184_reg__0[2]),
        .O(\j_i_reg_184[10]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \j_i_reg_184[10]_i_36 
       (.I0(cols_reg_346[1]),
        .I1(j_i_reg_184_reg__0[1]),
        .I2(cols_reg_346[0]),
        .I3(j_i_reg_184_reg__0[0]),
        .O(\j_i_reg_184[10]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_184[10]_i_37 
       (.I0(cols_reg_346[6]),
        .I1(j_i_reg_184_reg__0[6]),
        .I2(cols_reg_346[7]),
        .I3(j_i_reg_184_reg__0[7]),
        .O(\j_i_reg_184[10]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_184[10]_i_38 
       (.I0(cols_reg_346[4]),
        .I1(j_i_reg_184_reg__0[4]),
        .I2(cols_reg_346[5]),
        .I3(j_i_reg_184_reg__0[5]),
        .O(\j_i_reg_184[10]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_184[10]_i_39 
       (.I0(cols_reg_346[2]),
        .I1(j_i_reg_184_reg__0[2]),
        .I2(cols_reg_346[3]),
        .I3(j_i_reg_184_reg__0[3]),
        .O(\j_i_reg_184[10]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \j_i_reg_184[10]_i_40 
       (.I0(j_i_reg_184_reg__0[1]),
        .I1(j_i_reg_184_reg__0[0]),
        .I2(cols_reg_346[1]),
        .I3(cols_reg_346[0]),
        .O(\j_i_reg_184[10]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \j_i_reg_184[10]_i_5 
       (.I0(j_i_reg_184_reg__0[5]),
        .I1(j_i_reg_184_reg__0[2]),
        .I2(j_i_reg_184_reg__0[1]),
        .I3(j_i_reg_184_reg__0[0]),
        .I4(j_i_reg_184_reg__0[3]),
        .I5(j_i_reg_184_reg__0[4]),
        .O(\j_i_reg_184[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_i_reg_184[10]_i_7 
       (.I0(cols_reg_346[30]),
        .I1(cols_reg_346[31]),
        .O(\j_i_reg_184[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_i_reg_184[10]_i_8 
       (.I0(cols_reg_346[28]),
        .I1(cols_reg_346[29]),
        .O(\j_i_reg_184[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \j_i_reg_184[10]_i_9 
       (.I0(cols_reg_346[26]),
        .I1(cols_reg_346[27]),
        .O(\j_i_reg_184[10]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_i_reg_184[1]_i_1 
       (.I0(j_i_reg_184_reg__0[0]),
        .I1(j_i_reg_184_reg__0[1]),
        .O(j_fu_321_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_i_reg_184[2]_i_1 
       (.I0(j_i_reg_184_reg__0[0]),
        .I1(j_i_reg_184_reg__0[1]),
        .I2(j_i_reg_184_reg__0[2]),
        .O(j_fu_321_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_i_reg_184[3]_i_1 
       (.I0(j_i_reg_184_reg__0[2]),
        .I1(j_i_reg_184_reg__0[1]),
        .I2(j_i_reg_184_reg__0[0]),
        .I3(j_i_reg_184_reg__0[3]),
        .O(j_fu_321_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_i_reg_184[4]_i_1 
       (.I0(j_i_reg_184_reg__0[3]),
        .I1(j_i_reg_184_reg__0[0]),
        .I2(j_i_reg_184_reg__0[1]),
        .I3(j_i_reg_184_reg__0[2]),
        .I4(j_i_reg_184_reg__0[4]),
        .O(j_fu_321_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_i_reg_184[5]_i_1 
       (.I0(j_i_reg_184_reg__0[2]),
        .I1(j_i_reg_184_reg__0[1]),
        .I2(j_i_reg_184_reg__0[0]),
        .I3(j_i_reg_184_reg__0[3]),
        .I4(j_i_reg_184_reg__0[4]),
        .I5(j_i_reg_184_reg__0[5]),
        .O(j_fu_321_p2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \j_i_reg_184[6]_i_1 
       (.I0(j_i_reg_184_reg__0[4]),
        .I1(j_i_reg_184_reg__0[3]),
        .I2(\j_i_reg_184[6]_i_2_n_0 ),
        .I3(j_i_reg_184_reg__0[2]),
        .I4(j_i_reg_184_reg__0[5]),
        .I5(j_i_reg_184_reg__0[6]),
        .O(j_fu_321_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \j_i_reg_184[6]_i_2 
       (.I0(j_i_reg_184_reg__0[1]),
        .I1(j_i_reg_184_reg__0[0]),
        .O(\j_i_reg_184[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \j_i_reg_184[7]_i_1 
       (.I0(\j_i_reg_184[10]_i_5_n_0 ),
        .I1(j_i_reg_184_reg__0[6]),
        .I2(j_i_reg_184_reg__0[7]),
        .O(j_fu_321_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \j_i_reg_184[8]_i_1 
       (.I0(j_i_reg_184_reg__0[6]),
        .I1(\j_i_reg_184[10]_i_5_n_0 ),
        .I2(j_i_reg_184_reg__0[7]),
        .I3(j_i_reg_184_reg__0[8]),
        .O(j_fu_321_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \j_i_reg_184[9]_i_1 
       (.I0(j_i_reg_184_reg__0[8]),
        .I1(j_i_reg_184_reg__0[7]),
        .I2(\j_i_reg_184[10]_i_5_n_0 ),
        .I3(j_i_reg_184_reg__0[6]),
        .I4(j_i_reg_184_reg__0[9]),
        .O(j_fu_321_p2[9]));
  FDRE \j_i_reg_184_reg[0] 
       (.C(ap_clk),
        .CE(j_i_reg_1840),
        .D(\j_i_reg_184[0]_i_1_n_0 ),
        .Q(j_i_reg_184_reg__0[0]),
        .R(j_i_reg_184));
  FDRE \j_i_reg_184_reg[10] 
       (.C(ap_clk),
        .CE(j_i_reg_1840),
        .D(j_fu_321_p2[10]),
        .Q(j_i_reg_184_reg__0[10]),
        .R(j_i_reg_184));
  CARRY4 \j_i_reg_184_reg[10]_i_15 
       (.CI(\j_i_reg_184_reg[10]_i_24_n_0 ),
        .CO({\j_i_reg_184_reg[10]_i_15_n_0 ,\j_i_reg_184_reg[10]_i_15_n_1 ,\j_i_reg_184_reg[10]_i_15_n_2 ,\j_i_reg_184_reg[10]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\j_i_reg_184[10]_i_25_n_0 ,\j_i_reg_184[10]_i_26_n_0 ,\j_i_reg_184[10]_i_27_n_0 ,\j_i_reg_184[10]_i_28_n_0 }),
        .O(\NLW_j_i_reg_184_reg[10]_i_15_O_UNCONNECTED [3:0]),
        .S({\j_i_reg_184[10]_i_29_n_0 ,\j_i_reg_184[10]_i_30_n_0 ,\j_i_reg_184[10]_i_31_n_0 ,\j_i_reg_184[10]_i_32_n_0 }));
  CARRY4 \j_i_reg_184_reg[10]_i_24 
       (.CI(1'b0),
        .CO({\j_i_reg_184_reg[10]_i_24_n_0 ,\j_i_reg_184_reg[10]_i_24_n_1 ,\j_i_reg_184_reg[10]_i_24_n_2 ,\j_i_reg_184_reg[10]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\j_i_reg_184[10]_i_33_n_0 ,\j_i_reg_184[10]_i_34_n_0 ,\j_i_reg_184[10]_i_35_n_0 ,\j_i_reg_184[10]_i_36_n_0 }),
        .O(\NLW_j_i_reg_184_reg[10]_i_24_O_UNCONNECTED [3:0]),
        .S({\j_i_reg_184[10]_i_37_n_0 ,\j_i_reg_184[10]_i_38_n_0 ,\j_i_reg_184[10]_i_39_n_0 ,\j_i_reg_184[10]_i_40_n_0 }));
  CARRY4 \j_i_reg_184_reg[10]_i_4 
       (.CI(\j_i_reg_184_reg[10]_i_6_n_0 ),
        .CO({tmp_33_i_fu_316_p2,\j_i_reg_184_reg[10]_i_4_n_1 ,\j_i_reg_184_reg[10]_i_4_n_2 ,\j_i_reg_184_reg[10]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\j_i_reg_184[10]_i_7_n_0 ,\j_i_reg_184[10]_i_8_n_0 ,\j_i_reg_184[10]_i_9_n_0 ,\j_i_reg_184[10]_i_10_n_0 }),
        .O(\NLW_j_i_reg_184_reg[10]_i_4_O_UNCONNECTED [3:0]),
        .S({\j_i_reg_184[10]_i_11_n_0 ,\j_i_reg_184[10]_i_12_n_0 ,\j_i_reg_184[10]_i_13_n_0 ,\j_i_reg_184[10]_i_14_n_0 }));
  CARRY4 \j_i_reg_184_reg[10]_i_6 
       (.CI(\j_i_reg_184_reg[10]_i_15_n_0 ),
        .CO({\j_i_reg_184_reg[10]_i_6_n_0 ,\j_i_reg_184_reg[10]_i_6_n_1 ,\j_i_reg_184_reg[10]_i_6_n_2 ,\j_i_reg_184_reg[10]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\j_i_reg_184[10]_i_16_n_0 ,\j_i_reg_184[10]_i_17_n_0 ,\j_i_reg_184[10]_i_18_n_0 ,\j_i_reg_184[10]_i_19_n_0 }),
        .O(\NLW_j_i_reg_184_reg[10]_i_6_O_UNCONNECTED [3:0]),
        .S({\j_i_reg_184[10]_i_20_n_0 ,\j_i_reg_184[10]_i_21_n_0 ,\j_i_reg_184[10]_i_22_n_0 ,\j_i_reg_184[10]_i_23_n_0 }));
  FDRE \j_i_reg_184_reg[1] 
       (.C(ap_clk),
        .CE(j_i_reg_1840),
        .D(j_fu_321_p2[1]),
        .Q(j_i_reg_184_reg__0[1]),
        .R(j_i_reg_184));
  FDRE \j_i_reg_184_reg[2] 
       (.C(ap_clk),
        .CE(j_i_reg_1840),
        .D(j_fu_321_p2[2]),
        .Q(j_i_reg_184_reg__0[2]),
        .R(j_i_reg_184));
  FDRE \j_i_reg_184_reg[3] 
       (.C(ap_clk),
        .CE(j_i_reg_1840),
        .D(j_fu_321_p2[3]),
        .Q(j_i_reg_184_reg__0[3]),
        .R(j_i_reg_184));
  FDRE \j_i_reg_184_reg[4] 
       (.C(ap_clk),
        .CE(j_i_reg_1840),
        .D(j_fu_321_p2[4]),
        .Q(j_i_reg_184_reg__0[4]),
        .R(j_i_reg_184));
  FDRE \j_i_reg_184_reg[5] 
       (.C(ap_clk),
        .CE(j_i_reg_1840),
        .D(j_fu_321_p2[5]),
        .Q(j_i_reg_184_reg__0[5]),
        .R(j_i_reg_184));
  FDRE \j_i_reg_184_reg[6] 
       (.C(ap_clk),
        .CE(j_i_reg_1840),
        .D(j_fu_321_p2[6]),
        .Q(j_i_reg_184_reg__0[6]),
        .R(j_i_reg_184));
  FDRE \j_i_reg_184_reg[7] 
       (.C(ap_clk),
        .CE(j_i_reg_1840),
        .D(j_fu_321_p2[7]),
        .Q(j_i_reg_184_reg__0[7]),
        .R(j_i_reg_184));
  FDRE \j_i_reg_184_reg[8] 
       (.C(ap_clk),
        .CE(j_i_reg_1840),
        .D(j_fu_321_p2[8]),
        .Q(j_i_reg_184_reg__0[8]),
        .R(j_i_reg_184));
  FDRE \j_i_reg_184_reg[9] 
       (.C(ap_clk),
        .CE(j_i_reg_1840),
        .D(j_fu_321_p2[9]),
        .Q(j_i_reg_184_reg__0[9]),
        .R(j_i_reg_184));
  FDRE \rows_reg_341_reg[0] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [0]),
        .Q(rows_reg_341[0]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[10] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [10]),
        .Q(rows_reg_341[10]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[11] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [11]),
        .Q(rows_reg_341[11]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[12] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [12]),
        .Q(rows_reg_341[12]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[13] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [13]),
        .Q(rows_reg_341[13]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[14] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [14]),
        .Q(rows_reg_341[14]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[15] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [15]),
        .Q(rows_reg_341[15]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[16] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [16]),
        .Q(rows_reg_341[16]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[17] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [17]),
        .Q(rows_reg_341[17]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[18] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [18]),
        .Q(rows_reg_341[18]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[19] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [19]),
        .Q(rows_reg_341[19]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[1] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [1]),
        .Q(rows_reg_341[1]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[20] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [20]),
        .Q(rows_reg_341[20]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[21] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [21]),
        .Q(rows_reg_341[21]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[22] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [22]),
        .Q(rows_reg_341[22]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[23] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [23]),
        .Q(rows_reg_341[23]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[24] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [24]),
        .Q(rows_reg_341[24]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[25] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [25]),
        .Q(rows_reg_341[25]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[26] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [26]),
        .Q(rows_reg_341[26]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[27] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [27]),
        .Q(rows_reg_341[27]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[28] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [28]),
        .Q(rows_reg_341[28]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[29] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [29]),
        .Q(rows_reg_341[29]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[2] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [2]),
        .Q(rows_reg_341[2]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[30] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [30]),
        .Q(rows_reg_341[30]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[31] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [31]),
        .Q(rows_reg_341[31]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[3] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [3]),
        .Q(rows_reg_341[3]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[4] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [4]),
        .Q(rows_reg_341[4]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[5] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [5]),
        .Q(rows_reg_341[5]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[6] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [6]),
        .Q(rows_reg_341[6]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[7] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [7]),
        .Q(rows_reg_341[7]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[8] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [8]),
        .Q(rows_reg_341[8]),
        .R(1'b0));
  FDRE \rows_reg_341_reg[9] 
       (.C(ap_clk),
        .CE(AXIvideo2xfMat_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [9]),
        .Q(rows_reg_341[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDFDFDF00)) 
    \sof_1_i_fu_84[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(tmp_33_i_fu_316_p2),
        .I3(sof_1_i_fu_84),
        .I4(ap_CS_fsm_state3),
        .O(\sof_1_i_fu_84[0]_i_1_n_0 ));
  FDRE \sof_1_i_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_1_i_fu_84[0]_i_1_n_0 ),
        .Q(sof_1_i_fu_84),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_33_i_reg_380[0]_i_1 
       (.I0(tmp_33_i_reg_380),
        .I1(\ap_CS_fsm[5]_i_2_n_0 ),
        .I2(tmp_33_i_fu_316_p2),
        .O(\tmp_33_i_reg_380[0]_i_1_n_0 ));
  FDRE \tmp_33_i_reg_380_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_33_i_reg_380[0]_i_1_n_0 ),
        .Q(tmp_33_i_reg_380),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_351[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(AXI_video_strm_V_data_V_0_data_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_351[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(AXI_video_strm_V_data_V_0_data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_351[2]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(AXI_video_strm_V_data_V_0_data_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_351[3]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(AXI_video_strm_V_data_V_0_data_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_351[4]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(AXI_video_strm_V_data_V_0_data_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_351[5]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(AXI_video_strm_V_data_V_0_data_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_351[6]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(AXI_video_strm_V_data_V_0_data_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_351[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(AXI_video_strm_V_data_V_0_data_out[7]));
  FDRE \tmp_data_V_reg_351_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[0]),
        .Q(tmp_data_V_reg_351[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_351_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[1]),
        .Q(tmp_data_V_reg_351[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_351_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[2]),
        .Q(tmp_data_V_reg_351[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_351_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[3]),
        .Q(tmp_data_V_reg_351[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_351_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[4]),
        .Q(tmp_data_V_reg_351[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_351_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[5]),
        .Q(tmp_data_V_reg_351[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_351_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[6]),
        .Q(tmp_data_V_reg_351[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_351_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[7]),
        .Q(tmp_data_V_reg_351[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_last_V_reg_359[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_sel2));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_359[0]_i_2 
       (.I0(AXI_video_strm_V_last_V_0_payload_B),
        .I1(AXI_video_strm_V_last_V_0_sel),
        .I2(AXI_video_strm_V_last_V_0_payload_A),
        .O(AXI_video_strm_V_last_V_0_data_out));
  FDRE \tmp_last_V_reg_359_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_last_V_0_data_out),
        .Q(tmp_last_V_reg_359),
        .R(1'b0));
endmodule

module system_sobel_ip_0_1_Block_Mat_exit101_pr
   (start_once_reg,
    ap_rst_n_inv,
    internal_full_n_reg,
    ap_clk);
  output start_once_reg;
  input ap_rst_n_inv;
  input internal_full_n_reg;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire internal_full_n_reg;
  wire start_once_reg;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_reg),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module system_sobel_ip_0_1_Sobel
   (ap_sync_reg_grp_Sobel_fu_94_ap_done_reg,
    D,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    start_once_reg_reg,
    grp_Sobel_fu_94_ap_start_reg_reg,
    internal_full_n_reg,
    \mOutPtr_reg[0] ,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_sync_reg_grp_Sobel_fu_94_ap_done_reg_0,
    ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    Q,
    \p_src_rows_read_reg_129_reg[31] ,
    grp_Sobel_fu_94_ap_start_reg,
    \ap_CS_fsm_reg[1] ,
    E,
    ap_sync_reg_grp_Sobel_fu_94_ap_done,
    imgInput1_data_V_cha_empty_n,
    imgOutput1_data_V_ch_full_n,
    imgOutput2_data_V_ch_full_n,
    sobel_accel_U0_ap_start,
    start_once_reg,
    start_for_xfMat2AXIvideo57_U0_full_n,
    ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_0,
    \SRL_SIG_reg[0][7]_1 ,
    \p_dstgx_rows_read_reg_114_reg[31] ,
    \p_dstgx_cols_read_reg_119_reg[31] );
  output ap_sync_reg_grp_Sobel_fu_94_ap_done_reg;
  output [1:0]D;
  output [7:0]\SRL_SIG_reg[0][7] ;
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  output start_once_reg_reg;
  output grp_Sobel_fu_94_ap_start_reg_reg;
  output internal_full_n_reg;
  output \mOutPtr_reg[0] ;
  output shiftReg_ce;
  output shiftReg_ce_0;
  output ap_sync_reg_grp_Sobel_fu_94_ap_done_reg_0;
  output ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input [31:0]Q;
  input [31:0]\p_src_rows_read_reg_129_reg[31] ;
  input grp_Sobel_fu_94_ap_start_reg;
  input [1:0]\ap_CS_fsm_reg[1] ;
  input [0:0]E;
  input ap_sync_reg_grp_Sobel_fu_94_ap_done;
  input imgInput1_data_V_cha_empty_n;
  input imgOutput1_data_V_ch_full_n;
  input imgOutput2_data_V_ch_full_n;
  input sobel_accel_U0_ap_start;
  input start_once_reg;
  input start_for_xfMat2AXIvideo57_U0_full_n;
  input ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_0;
  input [7:0]\SRL_SIG_reg[0][7]_1 ;
  input [31:0]\p_dstgx_rows_read_reg_114_reg[31] ;
  input [31:0]\p_dstgx_cols_read_reg_119_reg[31] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7]_1 ;
  wire Sobel_Block_xFSobelF_U0_ap_ready;
  wire Sobel_Block_xFSobelF_U0_ap_start;
  wire Sobel_Block_xFSobelF_U0_n_2;
  wire Sobel_Block_xFSobelF_U0_n_5;
  wire Sobel_Block_xFSobelF_U0_n_7;
  wire [7:0]Sobel_Block_xFSobelF_U0_p_dstx_V_V_din;
  wire [7:0]Sobel_Block_xFSobelF_U0_p_dsty_V_V_din;
  wire Sobel_Block_xFSobelF_U0_p_src_V_V_read;
  wire Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read;
  wire Sobel_Loop_1_proc616_U0_n_2;
  wire Sobel_Loop_1_proc616_U0_n_3;
  wire Sobel_Loop_1_proc616_U0_n_4;
  wire Sobel_Loop_1_proc616_U0_n_5;
  wire Sobel_Loop_1_proc616_U0_n_6;
  wire Sobel_Loop_1_proc616_U0_n_8;
  wire Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write;
  wire Sobel_Loop_2_proc62_U0_ap_start;
  wire Sobel_Loop_2_proc62_U0_n_13;
  wire Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire ap_CS_fsm_state2;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_grp_Sobel_fu_94_ap_done;
  wire ap_sync_grp_Sobel_fu_94_ap_ready;
  wire ap_sync_reg_grp_Sobel_fu_94_ap_done;
  wire ap_sync_reg_grp_Sobel_fu_94_ap_done_reg;
  wire ap_sync_reg_grp_Sobel_fu_94_ap_done_reg_0;
  wire ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg;
  wire ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_0;
  wire grp_Sobel_fu_94_ap_start_reg;
  wire grp_Sobel_fu_94_ap_start_reg_reg;
  wire grp_Sobel_fu_94_p_dst_maty_data_V_write;
  wire \grp_xFSobelFilter3x3_fu_38/buf_0_V_address1137_out__0 ;
  wire \grp_xFSobelFilter3x3_fu_38/buf_1_V_address11__0 ;
  wire [7:0]\grp_xFSobelFilter3x3_fu_38/buf_1_V_d1 ;
  wire [1:1]\grp_xFSobelFilter3x3_fu_38/tmp_14_reg_768 ;
  wire \grp_xFSobelFilter3x3_fu_38/tmp_5_reg_764 ;
  wire imgInput1_data_V_cha_empty_n;
  wire imgOutput1_data_V_ch_full_n;
  wire imgOutput2_data_V_ch_full_n;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire mOutPtr110_out_5;
  wire \mOutPtr_reg[0] ;
  wire [31:0]p_dst_matx_cols_read_s_dout;
  wire p_dst_matx_cols_read_s_empty_n;
  wire p_dst_matx_cols_read_s_full_n;
  wire [31:0]p_dst_matx_rows_read_s_dout;
  wire p_dst_matx_rows_read_s_empty_n;
  wire p_dst_matx_rows_read_s_full_n;
  wire [31:0]\p_dstgx_cols_read_reg_119_reg[31] ;
  wire [31:0]\p_dstgx_rows_read_reg_114_reg[31] ;
  wire p_dstx_V_V_empty_n;
  wire p_dstx_V_V_full_n;
  wire p_dsty_V_V_empty_n;
  wire p_dsty_V_V_full_n;
  wire p_src_V_V_U_n_10;
  wire p_src_V_V_U_n_11;
  wire p_src_V_V_U_n_12;
  wire p_src_V_V_U_n_13;
  wire p_src_V_V_U_n_14;
  wire p_src_V_V_U_n_15;
  wire p_src_V_V_U_n_16;
  wire p_src_V_V_U_n_17;
  wire p_src_V_V_U_n_18;
  wire p_src_V_V_U_n_19;
  wire p_src_V_V_U_n_20;
  wire p_src_V_V_U_n_21;
  wire p_src_V_V_U_n_22;
  wire p_src_V_V_U_n_23;
  wire p_src_V_V_U_n_24;
  wire p_src_V_V_U_n_25;
  wire p_src_V_V_empty_n;
  wire p_src_V_V_full_n;
  wire [15:0]p_src_mat_cols_read_c_dout;
  wire p_src_mat_cols_read_c_empty_n;
  wire p_src_mat_cols_read_c_full_n;
  wire [15:0]p_src_mat_rows_read_c_dout;
  wire p_src_mat_rows_read_c_empty_n;
  wire p_src_mat_rows_read_c_full_n;
  wire [31:0]\p_src_rows_read_reg_129_reg[31] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_2;
  wire shiftReg_ce_3;
  wire sobel_accel_U0_ap_start;
  wire start_for_Sobel_Block_xFSobelF_U0_full_n;
  wire start_for_Sobel_Lg8j_U_n_2;
  wire start_for_Sobel_Loop_2_proc62_U0_full_n;
  wire start_for_xfMat2AXIvideo57_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_4;
  wire start_once_reg_reg;
  wire tmp_19_i_fu_120_p2;

  system_sobel_ip_0_1_Sobel_Block_xFSobelF Sobel_Block_xFSobelF_U0
       (.D(Sobel_Block_xFSobelF_U0_p_dstx_V_V_din),
        .DIADI({p_src_V_V_U_n_10,p_src_V_V_U_n_11,p_src_V_V_U_n_12,p_src_V_V_U_n_13,p_src_V_V_U_n_14,p_src_V_V_U_n_15,p_src_V_V_U_n_16,p_src_V_V_U_n_17}),
        .E(shiftReg_ce_2),
        .Q(Sobel_Block_xFSobelF_U0_n_2),
        .\SRL_SIG_reg[0][7] (Sobel_Block_xFSobelF_U0_p_dsty_V_V_din),
        .\SRL_SIG_reg[1][0] (shiftReg_ce_1),
        .\SRL_SIG_reg[1][15] (p_src_mat_cols_read_c_dout),
        .\SRL_SIG_reg[1][15]_0 (p_src_mat_rows_read_c_dout),
        .Sobel_Block_xFSobelF_U0_ap_ready(Sobel_Block_xFSobelF_U0_ap_ready),
        .Sobel_Block_xFSobelF_U0_ap_start(Sobel_Block_xFSobelF_U0_ap_start),
        .Sobel_Block_xFSobelF_U0_p_src_V_V_read(Sobel_Block_xFSobelF_U0_p_src_V_V_read),
        .Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_0_V_address1137_out__0(\grp_xFSobelFilter3x3_fu_38/buf_0_V_address1137_out__0 ),
        .buf_1_V_address11__0(\grp_xFSobelFilter3x3_fu_38/buf_1_V_address11__0 ),
        .\mOutPtr_reg[0] ({p_src_V_V_U_n_18,p_src_V_V_U_n_19,p_src_V_V_U_n_20,p_src_V_V_U_n_21,p_src_V_V_U_n_22,p_src_V_V_U_n_23,p_src_V_V_U_n_24,p_src_V_V_U_n_25}),
        .\mOutPtr_reg[1] (Sobel_Block_xFSobelF_U0_n_5),
        .\mOutPtr_reg[1]_0 (Sobel_Block_xFSobelF_U0_n_7),
        .\mOutPtr_reg[1]_1 (\grp_xFSobelFilter3x3_fu_38/buf_1_V_d1 ),
        .p_dstx_V_V_full_n(p_dstx_V_V_full_n),
        .p_dsty_V_V_full_n(p_dsty_V_V_full_n),
        .p_src_V_V_empty_n(p_src_V_V_empty_n),
        .p_src_mat_cols_read_c_empty_n(p_src_mat_cols_read_c_empty_n),
        .p_src_mat_rows_read_c_empty_n(p_src_mat_rows_read_c_empty_n),
        .ram_reg(\grp_xFSobelFilter3x3_fu_38/tmp_14_reg_768 ),
        .tmp_5_reg_764(\grp_xFSobelFilter3x3_fu_38/tmp_5_reg_764 ));
  system_sobel_ip_0_1_Sobel_Loop_1_proc616 Sobel_Loop_1_proc616_U0
       (.E(shiftReg_ce_3),
        .Q(Q),
        .Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .\ap_CS_fsm_reg[0]_0 (E),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] [1]),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(ap_sync_reg_grp_Sobel_fu_94_ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_grp_Sobel_fu_94_ap_done(ap_sync_grp_Sobel_fu_94_ap_done),
        .ap_sync_grp_Sobel_fu_94_ap_ready(ap_sync_grp_Sobel_fu_94_ap_ready),
        .ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg(ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg),
        .ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_0(ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_0),
        .grp_Sobel_fu_94_ap_start_reg(grp_Sobel_fu_94_ap_start_reg),
        .grp_Sobel_fu_94_ap_start_reg_reg(grp_Sobel_fu_94_ap_start_reg_reg),
        .grp_Sobel_fu_94_ap_start_reg_reg_0(start_for_Sobel_Lg8j_U_n_2),
        .imgInput1_data_V_cha_empty_n(imgInput1_data_V_cha_empty_n),
        .internal_empty_n_reg(Sobel_Loop_1_proc616_U0_n_5),
        .internal_empty_n_reg_0(Sobel_Loop_1_proc616_U0_n_6),
        .internal_full_n_reg(internal_full_n_reg),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[1] (Sobel_Loop_1_proc616_U0_n_2),
        .\mOutPtr_reg[1]_0 (Sobel_Loop_1_proc616_U0_n_8),
        .\mOutPtr_reg[2] (Sobel_Loop_1_proc616_U0_n_3),
        .\mOutPtr_reg[2]_0 (Sobel_Loop_1_proc616_U0_n_4),
        .p_dst_matx_cols_read_s_full_n(p_dst_matx_cols_read_s_full_n),
        .p_dst_matx_rows_read_s_full_n(p_dst_matx_rows_read_s_full_n),
        .p_src_V_V_full_n(p_src_V_V_full_n),
        .p_src_mat_cols_read_c_full_n(p_src_mat_cols_read_c_full_n),
        .p_src_mat_rows_read_c_full_n(p_src_mat_rows_read_c_full_n),
        .\p_src_rows_read_reg_129_reg[31] (\p_src_rows_read_reg_129_reg[31] ),
        .sobel_accel_U0_ap_start(sobel_accel_U0_ap_start),
        .start_for_Sobel_Block_xFSobelF_U0_full_n(start_for_Sobel_Block_xFSobelF_U0_full_n),
        .start_for_Sobel_Loop_2_proc62_U0_full_n(start_for_Sobel_Loop_2_proc62_U0_full_n),
        .start_once_reg(start_once_reg_4));
  system_sobel_ip_0_1_Sobel_Loop_2_proc62 Sobel_Loop_2_proc62_U0
       (.CO(tmp_19_i_fu_120_p2),
        .D(D),
        .E(E),
        .Q(ap_CS_fsm_state2),
        .Sobel_Loop_2_proc62_U0_ap_start(Sobel_Loop_2_proc62_U0_ap_start),
        .Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter5_reg(Sobel_Block_xFSobelF_U0_n_5),
        .ap_enable_reg_pp1_iter5_reg_0(Sobel_Block_xFSobelF_U0_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_grp_Sobel_fu_94_ap_done(ap_sync_grp_Sobel_fu_94_ap_done),
        .ap_sync_grp_Sobel_fu_94_ap_ready(ap_sync_grp_Sobel_fu_94_ap_ready),
        .ap_sync_reg_grp_Sobel_fu_94_ap_done(ap_sync_reg_grp_Sobel_fu_94_ap_done),
        .ap_sync_reg_grp_Sobel_fu_94_ap_done_reg(ap_sync_reg_grp_Sobel_fu_94_ap_done_reg),
        .ap_sync_reg_grp_Sobel_fu_94_ap_done_reg_0(ap_sync_reg_grp_Sobel_fu_94_ap_done_reg_0),
        .grp_Sobel_fu_94_p_dst_maty_data_V_write(grp_Sobel_fu_94_p_dst_maty_data_V_write),
        .imgOutput1_data_V_ch_full_n(imgOutput1_data_V_ch_full_n),
        .imgOutput2_data_V_ch_full_n(imgOutput2_data_V_ch_full_n),
        .mOutPtr110_out(mOutPtr110_out_5),
        .mOutPtr110_out_0(mOutPtr110_out),
        .\mOutPtr_reg[0] (Sobel_Loop_2_proc62_U0_n_13),
        .out(p_dst_matx_cols_read_s_dout),
        .p_dst_matx_cols_read_s_empty_n(p_dst_matx_cols_read_s_empty_n),
        .p_dst_matx_rows_read_s_empty_n(p_dst_matx_rows_read_s_empty_n),
        .\p_dstgx_rows_read_reg_114_reg[31] (p_dst_matx_rows_read_s_dout),
        .p_dstx_V_V_empty_n(p_dstx_V_V_empty_n),
        .p_dsty_V_V_empty_n(p_dsty_V_V_empty_n),
        .shiftReg_ce(shiftReg_ce),
        .shiftReg_ce_0(shiftReg_ce_0),
        .sobel_accel_U0_ap_start(sobel_accel_U0_ap_start),
        .start_for_xfMat2AXIvideo57_U0_full_n(start_for_xfMat2AXIvideo57_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(start_once_reg_reg));
  system_sobel_ip_0_1_fifo_w32_d3_A p_dst_matx_cols_read_s_U
       (.Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(Sobel_Loop_1_proc616_U0_n_3),
        .out(p_dst_matx_cols_read_s_dout),
        .p_dst_matx_cols_read_s_empty_n(p_dst_matx_cols_read_s_empty_n),
        .p_dst_matx_cols_read_s_full_n(p_dst_matx_cols_read_s_full_n),
        .\p_dstgx_cols_read_reg_119_reg[31] (\p_dstgx_cols_read_reg_119_reg[31] ));
  system_sobel_ip_0_1_fifo_w32_d3_A_10 p_dst_matx_rows_read_s_U
       (.Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(Sobel_Loop_1_proc616_U0_n_4),
        .out(p_dst_matx_rows_read_s_dout),
        .p_dst_matx_rows_read_s_empty_n(p_dst_matx_rows_read_s_empty_n),
        .p_dst_matx_rows_read_s_full_n(p_dst_matx_rows_read_s_full_n),
        .\p_dstgx_rows_read_reg_114_reg[31] (\p_dstgx_rows_read_reg_114_reg[31] ));
  system_sobel_ip_0_1_fifo_w8_d2_A p_dstx_V_V_U
       (.D(Sobel_Block_xFSobelF_U0_p_dstx_V_V_din),
        .E(shiftReg_ce_2),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter5_reg(Sobel_Block_xFSobelF_U0_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Sobel_fu_94_p_dst_maty_data_V_write(grp_Sobel_fu_94_p_dst_maty_data_V_write),
        .mOutPtr110_out(mOutPtr110_out_5),
        .p_dstx_V_V_empty_n(p_dstx_V_V_empty_n),
        .p_dstx_V_V_full_n(p_dstx_V_V_full_n));
  system_sobel_ip_0_1_fifo_w8_d2_A_11 p_dsty_V_V_U
       (.D(Sobel_Block_xFSobelF_U0_p_dsty_V_V_din),
        .E(shiftReg_ce_1),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter5_reg(Sobel_Block_xFSobelF_U0_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Sobel_fu_94_p_dst_maty_data_V_write(grp_Sobel_fu_94_p_dst_maty_data_V_write),
        .mOutPtr110_out(mOutPtr110_out),
        .p_dsty_V_V_empty_n(p_dsty_V_V_empty_n),
        .p_dsty_V_V_full_n(p_dsty_V_V_full_n));
  system_sobel_ip_0_1_fifo_w8_d2_A_12 p_src_V_V_U
       (.DIADI({p_src_V_V_U_n_10,p_src_V_V_U_n_11,p_src_V_V_U_n_12,p_src_V_V_U_n_13,p_src_V_V_U_n_14,p_src_V_V_U_n_15,p_src_V_V_U_n_16,p_src_V_V_U_n_17}),
        .E(shiftReg_ce_3),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7]_1 ),
        .Sobel_Block_xFSobelF_U0_p_src_V_V_read(Sobel_Block_xFSobelF_U0_p_src_V_V_read),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(Sobel_Loop_1_proc616_U0_n_8),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_0_V_address1137_out__0(\grp_xFSobelFilter3x3_fu_38/buf_0_V_address1137_out__0 ),
        .buf_1_V_address11__0(\grp_xFSobelFilter3x3_fu_38/buf_1_V_address11__0 ),
        .p_src_V_V_empty_n(p_src_V_V_empty_n),
        .p_src_V_V_full_n(p_src_V_V_full_n),
        .ram_reg(\grp_xFSobelFilter3x3_fu_38/buf_1_V_d1 ),
        .ram_reg_0({p_src_V_V_U_n_18,p_src_V_V_U_n_19,p_src_V_V_U_n_20,p_src_V_V_U_n_21,p_src_V_V_U_n_22,p_src_V_V_U_n_23,p_src_V_V_U_n_24,p_src_V_V_U_n_25}),
        .\tmp_14_reg_768_reg[1] (\grp_xFSobelFilter3x3_fu_38/tmp_14_reg_768 ),
        .tmp_5_reg_764(\grp_xFSobelFilter3x3_fu_38/tmp_5_reg_764 ));
  system_sobel_ip_0_1_fifo_w32_d2_A p_src_mat_cols_read_c_U
       (.Q(Sobel_Block_xFSobelF_U0_n_2),
        .Sobel_Block_xFSobelF_U0_ap_start(Sobel_Block_xFSobelF_U0_ap_start),
        .Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(Sobel_Loop_1_proc616_U0_n_5),
        .\p_src_cols_read_reg_134_reg[15] (Q[15:0]),
        .p_src_mat_cols_read_c_empty_n(p_src_mat_cols_read_c_empty_n),
        .p_src_mat_cols_read_c_full_n(p_src_mat_cols_read_c_full_n),
        .p_src_mat_rows_read_c_empty_n(p_src_mat_rows_read_c_empty_n),
        .\tmp_21_reg_65_reg[15] (p_src_mat_cols_read_c_dout));
  system_sobel_ip_0_1_fifo_w32_d2_A_13 p_src_mat_rows_read_c_U
       (.Q(Sobel_Block_xFSobelF_U0_n_2),
        .Sobel_Block_xFSobelF_U0_ap_start(Sobel_Block_xFSobelF_U0_ap_start),
        .Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(Sobel_Loop_1_proc616_U0_n_6),
        .p_src_mat_cols_read_c_empty_n(p_src_mat_cols_read_c_empty_n),
        .p_src_mat_rows_read_c_empty_n(p_src_mat_rows_read_c_empty_n),
        .p_src_mat_rows_read_c_full_n(p_src_mat_rows_read_c_full_n),
        .\p_src_rows_read_reg_129_reg[15] (\p_src_rows_read_reg_129_reg[31] [15:0]),
        .\tmp_reg_60_reg[15] (p_src_mat_rows_read_c_dout));
  system_sobel_ip_0_1_start_for_Sobel_BfYi start_for_Sobel_BfYi_U
       (.Sobel_Block_xFSobelF_U0_ap_ready(Sobel_Block_xFSobelF_U0_ap_ready),
        .Sobel_Block_xFSobelF_U0_ap_start(Sobel_Block_xFSobelF_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Sobel_fu_94_ap_start_reg(grp_Sobel_fu_94_ap_start_reg),
        .grp_Sobel_fu_94_ap_start_reg_reg(start_for_Sobel_Lg8j_U_n_2),
        .start_for_Sobel_Block_xFSobelF_U0_full_n(start_for_Sobel_Block_xFSobelF_U0_full_n),
        .start_for_Sobel_Loop_2_proc62_U0_full_n(start_for_Sobel_Loop_2_proc62_U0_full_n),
        .start_once_reg(start_once_reg_4));
  system_sobel_ip_0_1_start_for_Sobel_Lg8j start_for_Sobel_Lg8j_U
       (.CO(tmp_19_i_fu_120_p2),
        .Q(ap_CS_fsm_state2),
        .Sobel_Loop_2_proc62_U0_ap_start(Sobel_Loop_2_proc62_U0_ap_start),
        .\ap_CS_fsm_reg[1] (Sobel_Loop_2_proc62_U0_n_13),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Sobel_fu_94_ap_start_reg(grp_Sobel_fu_94_ap_start_reg),
        .\mOutPtr_reg[0]_0 (start_for_Sobel_Lg8j_U_n_2),
        .start_for_Sobel_Block_xFSobelF_U0_full_n(start_for_Sobel_Block_xFSobelF_U0_full_n),
        .start_for_Sobel_Loop_2_proc62_U0_full_n(start_for_Sobel_Loop_2_proc62_U0_full_n),
        .start_once_reg(start_once_reg_4),
        .start_once_reg_reg(Sobel_Loop_1_proc616_U0_n_2));
endmodule

module system_sobel_ip_0_1_Sobel_Block_xFSobelF
   (tmp_5_reg_764,
    Sobel_Block_xFSobelF_U0_ap_ready,
    Q,
    ram_reg,
    E,
    \mOutPtr_reg[1] ,
    \SRL_SIG_reg[1][0] ,
    \mOutPtr_reg[1]_0 ,
    Sobel_Block_xFSobelF_U0_p_src_V_V_read,
    buf_0_V_address1137_out__0,
    buf_1_V_address11__0,
    Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read,
    D,
    \SRL_SIG_reg[0][7] ,
    ap_clk,
    DIADI,
    \mOutPtr_reg[1]_1 ,
    \mOutPtr_reg[0] ,
    ap_rst_n_inv,
    ap_rst_n,
    p_src_V_V_empty_n,
    Sobel_Block_xFSobelF_U0_ap_start,
    p_src_mat_rows_read_c_empty_n,
    p_src_mat_cols_read_c_empty_n,
    p_dsty_V_V_full_n,
    p_dstx_V_V_full_n,
    \SRL_SIG_reg[1][15] ,
    \SRL_SIG_reg[1][15]_0 );
  output tmp_5_reg_764;
  output Sobel_Block_xFSobelF_U0_ap_ready;
  output [0:0]Q;
  output [0:0]ram_reg;
  output [0:0]E;
  output \mOutPtr_reg[1] ;
  output [0:0]\SRL_SIG_reg[1][0] ;
  output \mOutPtr_reg[1]_0 ;
  output Sobel_Block_xFSobelF_U0_p_src_V_V_read;
  output buf_0_V_address1137_out__0;
  output buf_1_V_address11__0;
  output Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read;
  output [7:0]D;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]\mOutPtr_reg[1]_1 ;
  input [7:0]\mOutPtr_reg[0] ;
  input ap_rst_n_inv;
  input ap_rst_n;
  input p_src_V_V_empty_n;
  input Sobel_Block_xFSobelF_U0_ap_start;
  input p_src_mat_rows_read_c_empty_n;
  input p_src_mat_cols_read_c_empty_n;
  input p_dsty_V_V_full_n;
  input p_dstx_V_V_full_n;
  input [15:0]\SRL_SIG_reg[1][15] ;
  input [15:0]\SRL_SIG_reg[1][15]_0 ;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire Sobel_Block_xFSobelF_U0_ap_ready;
  wire Sobel_Block_xFSobelF_U0_ap_start;
  wire Sobel_Block_xFSobelF_U0_p_src_V_V_read;
  wire Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buf_0_V_address1137_out__0;
  wire buf_1_V_address11__0;
  wire grp_xFSobelFilter3x3_fu_38_ap_start_reg;
  wire grp_xFSobelFilter3x3_fu_38_n_28;
  wire [7:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire [7:0]\mOutPtr_reg[1]_1 ;
  wire p_dstx_V_V_full_n;
  wire p_dsty_V_V_full_n;
  wire p_src_V_V_empty_n;
  wire p_src_mat_cols_read_c_empty_n;
  wire p_src_mat_rows_read_c_empty_n;
  wire [0:0]ram_reg;
  wire [15:0]tmp_21_reg_65;
  wire tmp_5_reg_764;
  wire [15:0]tmp_reg_60;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  system_sobel_ip_0_1_xFSobelFilter3x3 grp_xFSobelFilter3x3_fu_38
       (.D(ap_NS_fsm),
        .DIADI(DIADI),
        .E(E),
        .Q(tmp_reg_60),
        .\SRL_SIG_reg[0][7] (D),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] ),
        .Sobel_Block_xFSobelF_U0_ap_ready(Sobel_Block_xFSobelF_U0_ap_ready),
        .Sobel_Block_xFSobelF_U0_ap_start(Sobel_Block_xFSobelF_U0_ap_start),
        .Sobel_Block_xFSobelF_U0_p_src_V_V_read(Sobel_Block_xFSobelF_U0_p_src_V_V_read),
        .\ap_CS_fsm_reg[0]_0 (Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .\ap_CS_fsm_reg[1]_0 ({ap_CS_fsm_state2,Q}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_xFSobelFilter3x3_fu_38_ap_start_reg(grp_xFSobelFilter3x3_fu_38_ap_start_reg),
        .grp_xFSobelFilter3x3_fu_38_ap_start_reg_reg(grp_xFSobelFilter3x3_fu_38_n_28),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1] ),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_0 ),
        .\mOutPtr_reg[1]_1 (\mOutPtr_reg[1]_1 ),
        .p_dstx_V_V_full_n(p_dstx_V_V_full_n),
        .p_dsty_V_V_full_n(p_dsty_V_V_full_n),
        .p_src_V_V_empty_n(p_src_V_V_empty_n),
        .p_src_mat_cols_read_c_empty_n(p_src_mat_cols_read_c_empty_n),
        .p_src_mat_rows_read_c_empty_n(p_src_mat_rows_read_c_empty_n),
        .ram_reg(tmp_5_reg_764),
        .ram_reg_0(ram_reg),
        .ram_reg_1(buf_0_V_address1137_out__0),
        .ram_reg_2(buf_1_V_address11__0),
        .\tmp_21_reg_65_reg[15] (tmp_21_reg_65));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFSobelFilter3x3_fu_38_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobelFilter3x3_fu_38_n_28),
        .Q(grp_xFSobelFilter3x3_fu_38_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8000)) 
    \tmp_21_reg_65[15]_i_1 
       (.I0(Q),
        .I1(Sobel_Block_xFSobelF_U0_ap_start),
        .I2(p_src_mat_rows_read_c_empty_n),
        .I3(p_src_mat_cols_read_c_empty_n),
        .O(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read));
  FDRE \tmp_21_reg_65_reg[0] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15] [0]),
        .Q(tmp_21_reg_65[0]),
        .R(1'b0));
  FDRE \tmp_21_reg_65_reg[10] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15] [10]),
        .Q(tmp_21_reg_65[10]),
        .R(1'b0));
  FDRE \tmp_21_reg_65_reg[11] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15] [11]),
        .Q(tmp_21_reg_65[11]),
        .R(1'b0));
  FDRE \tmp_21_reg_65_reg[12] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15] [12]),
        .Q(tmp_21_reg_65[12]),
        .R(1'b0));
  FDRE \tmp_21_reg_65_reg[13] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15] [13]),
        .Q(tmp_21_reg_65[13]),
        .R(1'b0));
  FDRE \tmp_21_reg_65_reg[14] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15] [14]),
        .Q(tmp_21_reg_65[14]),
        .R(1'b0));
  FDRE \tmp_21_reg_65_reg[15] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15] [15]),
        .Q(tmp_21_reg_65[15]),
        .R(1'b0));
  FDRE \tmp_21_reg_65_reg[1] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15] [1]),
        .Q(tmp_21_reg_65[1]),
        .R(1'b0));
  FDRE \tmp_21_reg_65_reg[2] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15] [2]),
        .Q(tmp_21_reg_65[2]),
        .R(1'b0));
  FDRE \tmp_21_reg_65_reg[3] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15] [3]),
        .Q(tmp_21_reg_65[3]),
        .R(1'b0));
  FDRE \tmp_21_reg_65_reg[4] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15] [4]),
        .Q(tmp_21_reg_65[4]),
        .R(1'b0));
  FDRE \tmp_21_reg_65_reg[5] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15] [5]),
        .Q(tmp_21_reg_65[5]),
        .R(1'b0));
  FDRE \tmp_21_reg_65_reg[6] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15] [6]),
        .Q(tmp_21_reg_65[6]),
        .R(1'b0));
  FDRE \tmp_21_reg_65_reg[7] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15] [7]),
        .Q(tmp_21_reg_65[7]),
        .R(1'b0));
  FDRE \tmp_21_reg_65_reg[8] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15] [8]),
        .Q(tmp_21_reg_65[8]),
        .R(1'b0));
  FDRE \tmp_21_reg_65_reg[9] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15] [9]),
        .Q(tmp_21_reg_65[9]),
        .R(1'b0));
  FDRE \tmp_reg_60_reg[0] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15]_0 [0]),
        .Q(tmp_reg_60[0]),
        .R(1'b0));
  FDRE \tmp_reg_60_reg[10] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15]_0 [10]),
        .Q(tmp_reg_60[10]),
        .R(1'b0));
  FDRE \tmp_reg_60_reg[11] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15]_0 [11]),
        .Q(tmp_reg_60[11]),
        .R(1'b0));
  FDRE \tmp_reg_60_reg[12] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15]_0 [12]),
        .Q(tmp_reg_60[12]),
        .R(1'b0));
  FDRE \tmp_reg_60_reg[13] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15]_0 [13]),
        .Q(tmp_reg_60[13]),
        .R(1'b0));
  FDRE \tmp_reg_60_reg[14] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15]_0 [14]),
        .Q(tmp_reg_60[14]),
        .R(1'b0));
  FDRE \tmp_reg_60_reg[15] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15]_0 [15]),
        .Q(tmp_reg_60[15]),
        .R(1'b0));
  FDRE \tmp_reg_60_reg[1] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15]_0 [1]),
        .Q(tmp_reg_60[1]),
        .R(1'b0));
  FDRE \tmp_reg_60_reg[2] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15]_0 [2]),
        .Q(tmp_reg_60[2]),
        .R(1'b0));
  FDRE \tmp_reg_60_reg[3] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15]_0 [3]),
        .Q(tmp_reg_60[3]),
        .R(1'b0));
  FDRE \tmp_reg_60_reg[4] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15]_0 [4]),
        .Q(tmp_reg_60[4]),
        .R(1'b0));
  FDRE \tmp_reg_60_reg[5] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15]_0 [5]),
        .Q(tmp_reg_60[5]),
        .R(1'b0));
  FDRE \tmp_reg_60_reg[6] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15]_0 [6]),
        .Q(tmp_reg_60[6]),
        .R(1'b0));
  FDRE \tmp_reg_60_reg[7] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15]_0 [7]),
        .Q(tmp_reg_60[7]),
        .R(1'b0));
  FDRE \tmp_reg_60_reg[8] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15]_0 [8]),
        .Q(tmp_reg_60[8]),
        .R(1'b0));
  FDRE \tmp_reg_60_reg[9] 
       (.C(ap_clk),
        .CE(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .D(\SRL_SIG_reg[1][15]_0 [9]),
        .Q(tmp_reg_60[9]),
        .R(1'b0));
endmodule

module system_sobel_ip_0_1_Sobel_Loop_1_proc616
   (start_once_reg,
    Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[2] ,
    \mOutPtr_reg[2]_0 ,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    E,
    \mOutPtr_reg[1]_0 ,
    grp_Sobel_fu_94_ap_start_reg_reg,
    ap_sync_grp_Sobel_fu_94_ap_ready,
    internal_full_n_reg,
    \mOutPtr_reg[0] ,
    ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q,
    \p_src_rows_read_reg_129_reg[31] ,
    grp_Sobel_fu_94_ap_start_reg,
    start_for_Sobel_Block_xFSobelF_U0_full_n,
    start_for_Sobel_Loop_2_proc62_U0_full_n,
    p_dst_matx_cols_read_s_full_n,
    p_dst_matx_rows_read_s_full_n,
    p_src_mat_cols_read_c_full_n,
    p_src_mat_rows_read_c_full_n,
    grp_Sobel_fu_94_ap_start_reg_reg_0,
    p_src_V_V_full_n,
    imgInput1_data_V_cha_empty_n,
    \ap_CS_fsm_reg[1]_0 ,
    ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_0,
    \ap_CS_fsm_reg[0]_0 ,
    sobel_accel_U0_ap_start,
    ap_sync_grp_Sobel_fu_94_ap_done,
    ap_done_reg_reg);
  output start_once_reg;
  output Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write;
  output \mOutPtr_reg[1] ;
  output \mOutPtr_reg[2] ;
  output \mOutPtr_reg[2]_0 ;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output [0:0]E;
  output \mOutPtr_reg[1]_0 ;
  output grp_Sobel_fu_94_ap_start_reg_reg;
  output ap_sync_grp_Sobel_fu_94_ap_ready;
  output internal_full_n_reg;
  output \mOutPtr_reg[0] ;
  output ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [31:0]Q;
  input [31:0]\p_src_rows_read_reg_129_reg[31] ;
  input grp_Sobel_fu_94_ap_start_reg;
  input start_for_Sobel_Block_xFSobelF_U0_full_n;
  input start_for_Sobel_Loop_2_proc62_U0_full_n;
  input p_dst_matx_cols_read_s_full_n;
  input p_dst_matx_rows_read_s_full_n;
  input p_src_mat_cols_read_c_full_n;
  input p_src_mat_rows_read_c_full_n;
  input grp_Sobel_fu_94_ap_start_reg_reg_0;
  input p_src_V_V_full_n;
  input imgInput1_data_V_cha_empty_n;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_0;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input sobel_accel_U0_ap_start;
  input ap_sync_grp_Sobel_fu_94_ap_done;
  input ap_done_reg_reg;

  wire [0:0]E;
  wire [31:0]Q;
  wire Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone__3;
  wire ap_clk;
  wire ap_done_reg_reg;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter0_i_2__1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_grp_Sobel_fu_94_ap_done;
  wire ap_sync_grp_Sobel_fu_94_ap_ready;
  wire ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg;
  wire ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_0;
  wire grp_Sobel_fu_94_ap_start_reg;
  wire grp_Sobel_fu_94_ap_start_reg_reg;
  wire grp_Sobel_fu_94_ap_start_reg_reg_0;
  wire [30:0]i_fu_183_p2;
  wire i_i_i_reg_152;
  wire \i_i_i_reg_152_reg_n_0_[0] ;
  wire \i_i_i_reg_152_reg_n_0_[10] ;
  wire \i_i_i_reg_152_reg_n_0_[11] ;
  wire \i_i_i_reg_152_reg_n_0_[12] ;
  wire \i_i_i_reg_152_reg_n_0_[13] ;
  wire \i_i_i_reg_152_reg_n_0_[14] ;
  wire \i_i_i_reg_152_reg_n_0_[15] ;
  wire \i_i_i_reg_152_reg_n_0_[16] ;
  wire \i_i_i_reg_152_reg_n_0_[17] ;
  wire \i_i_i_reg_152_reg_n_0_[18] ;
  wire \i_i_i_reg_152_reg_n_0_[19] ;
  wire \i_i_i_reg_152_reg_n_0_[1] ;
  wire \i_i_i_reg_152_reg_n_0_[20] ;
  wire \i_i_i_reg_152_reg_n_0_[21] ;
  wire \i_i_i_reg_152_reg_n_0_[22] ;
  wire \i_i_i_reg_152_reg_n_0_[23] ;
  wire \i_i_i_reg_152_reg_n_0_[24] ;
  wire \i_i_i_reg_152_reg_n_0_[25] ;
  wire \i_i_i_reg_152_reg_n_0_[26] ;
  wire \i_i_i_reg_152_reg_n_0_[27] ;
  wire \i_i_i_reg_152_reg_n_0_[28] ;
  wire \i_i_i_reg_152_reg_n_0_[29] ;
  wire \i_i_i_reg_152_reg_n_0_[2] ;
  wire \i_i_i_reg_152_reg_n_0_[30] ;
  wire \i_i_i_reg_152_reg_n_0_[3] ;
  wire \i_i_i_reg_152_reg_n_0_[4] ;
  wire \i_i_i_reg_152_reg_n_0_[5] ;
  wire \i_i_i_reg_152_reg_n_0_[6] ;
  wire \i_i_i_reg_152_reg_n_0_[7] ;
  wire \i_i_i_reg_152_reg_n_0_[8] ;
  wire \i_i_i_reg_152_reg_n_0_[9] ;
  wire [30:0]i_reg_218;
  wire \i_reg_218_reg[12]_i_1_n_0 ;
  wire \i_reg_218_reg[12]_i_1_n_1 ;
  wire \i_reg_218_reg[12]_i_1_n_2 ;
  wire \i_reg_218_reg[12]_i_1_n_3 ;
  wire \i_reg_218_reg[16]_i_1_n_0 ;
  wire \i_reg_218_reg[16]_i_1_n_1 ;
  wire \i_reg_218_reg[16]_i_1_n_2 ;
  wire \i_reg_218_reg[16]_i_1_n_3 ;
  wire \i_reg_218_reg[20]_i_1_n_0 ;
  wire \i_reg_218_reg[20]_i_1_n_1 ;
  wire \i_reg_218_reg[20]_i_1_n_2 ;
  wire \i_reg_218_reg[20]_i_1_n_3 ;
  wire \i_reg_218_reg[24]_i_1_n_0 ;
  wire \i_reg_218_reg[24]_i_1_n_1 ;
  wire \i_reg_218_reg[24]_i_1_n_2 ;
  wire \i_reg_218_reg[24]_i_1_n_3 ;
  wire \i_reg_218_reg[28]_i_1_n_0 ;
  wire \i_reg_218_reg[28]_i_1_n_1 ;
  wire \i_reg_218_reg[28]_i_1_n_2 ;
  wire \i_reg_218_reg[28]_i_1_n_3 ;
  wire \i_reg_218_reg[30]_i_1_n_3 ;
  wire \i_reg_218_reg[4]_i_1_n_0 ;
  wire \i_reg_218_reg[4]_i_1_n_1 ;
  wire \i_reg_218_reg[4]_i_1_n_2 ;
  wire \i_reg_218_reg[4]_i_1_n_3 ;
  wire \i_reg_218_reg[8]_i_1_n_0 ;
  wire \i_reg_218_reg[8]_i_1_n_1 ;
  wire \i_reg_218_reg[8]_i_1_n_2 ;
  wire \i_reg_218_reg[8]_i_1_n_3 ;
  wire imgInput1_data_V_cha_empty_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n_reg;
  wire j_i_i_reg_163;
  wire j_i_i_reg_1630;
  wire \j_i_i_reg_163[0]_i_4_n_0 ;
  wire [30:0]j_i_i_reg_163_reg;
  wire \j_i_i_reg_163_reg[0]_i_3_n_0 ;
  wire \j_i_i_reg_163_reg[0]_i_3_n_1 ;
  wire \j_i_i_reg_163_reg[0]_i_3_n_2 ;
  wire \j_i_i_reg_163_reg[0]_i_3_n_3 ;
  wire \j_i_i_reg_163_reg[0]_i_3_n_4 ;
  wire \j_i_i_reg_163_reg[0]_i_3_n_5 ;
  wire \j_i_i_reg_163_reg[0]_i_3_n_6 ;
  wire \j_i_i_reg_163_reg[0]_i_3_n_7 ;
  wire \j_i_i_reg_163_reg[12]_i_1_n_0 ;
  wire \j_i_i_reg_163_reg[12]_i_1_n_1 ;
  wire \j_i_i_reg_163_reg[12]_i_1_n_2 ;
  wire \j_i_i_reg_163_reg[12]_i_1_n_3 ;
  wire \j_i_i_reg_163_reg[12]_i_1_n_4 ;
  wire \j_i_i_reg_163_reg[12]_i_1_n_5 ;
  wire \j_i_i_reg_163_reg[12]_i_1_n_6 ;
  wire \j_i_i_reg_163_reg[12]_i_1_n_7 ;
  wire \j_i_i_reg_163_reg[16]_i_1_n_0 ;
  wire \j_i_i_reg_163_reg[16]_i_1_n_1 ;
  wire \j_i_i_reg_163_reg[16]_i_1_n_2 ;
  wire \j_i_i_reg_163_reg[16]_i_1_n_3 ;
  wire \j_i_i_reg_163_reg[16]_i_1_n_4 ;
  wire \j_i_i_reg_163_reg[16]_i_1_n_5 ;
  wire \j_i_i_reg_163_reg[16]_i_1_n_6 ;
  wire \j_i_i_reg_163_reg[16]_i_1_n_7 ;
  wire \j_i_i_reg_163_reg[20]_i_1_n_0 ;
  wire \j_i_i_reg_163_reg[20]_i_1_n_1 ;
  wire \j_i_i_reg_163_reg[20]_i_1_n_2 ;
  wire \j_i_i_reg_163_reg[20]_i_1_n_3 ;
  wire \j_i_i_reg_163_reg[20]_i_1_n_4 ;
  wire \j_i_i_reg_163_reg[20]_i_1_n_5 ;
  wire \j_i_i_reg_163_reg[20]_i_1_n_6 ;
  wire \j_i_i_reg_163_reg[20]_i_1_n_7 ;
  wire \j_i_i_reg_163_reg[24]_i_1_n_0 ;
  wire \j_i_i_reg_163_reg[24]_i_1_n_1 ;
  wire \j_i_i_reg_163_reg[24]_i_1_n_2 ;
  wire \j_i_i_reg_163_reg[24]_i_1_n_3 ;
  wire \j_i_i_reg_163_reg[24]_i_1_n_4 ;
  wire \j_i_i_reg_163_reg[24]_i_1_n_5 ;
  wire \j_i_i_reg_163_reg[24]_i_1_n_6 ;
  wire \j_i_i_reg_163_reg[24]_i_1_n_7 ;
  wire \j_i_i_reg_163_reg[28]_i_1_n_2 ;
  wire \j_i_i_reg_163_reg[28]_i_1_n_3 ;
  wire \j_i_i_reg_163_reg[28]_i_1_n_5 ;
  wire \j_i_i_reg_163_reg[28]_i_1_n_6 ;
  wire \j_i_i_reg_163_reg[28]_i_1_n_7 ;
  wire \j_i_i_reg_163_reg[4]_i_1_n_0 ;
  wire \j_i_i_reg_163_reg[4]_i_1_n_1 ;
  wire \j_i_i_reg_163_reg[4]_i_1_n_2 ;
  wire \j_i_i_reg_163_reg[4]_i_1_n_3 ;
  wire \j_i_i_reg_163_reg[4]_i_1_n_4 ;
  wire \j_i_i_reg_163_reg[4]_i_1_n_5 ;
  wire \j_i_i_reg_163_reg[4]_i_1_n_6 ;
  wire \j_i_i_reg_163_reg[4]_i_1_n_7 ;
  wire \j_i_i_reg_163_reg[8]_i_1_n_0 ;
  wire \j_i_i_reg_163_reg[8]_i_1_n_1 ;
  wire \j_i_i_reg_163_reg[8]_i_1_n_2 ;
  wire \j_i_i_reg_163_reg[8]_i_1_n_3 ;
  wire \j_i_i_reg_163_reg[8]_i_1_n_4 ;
  wire \j_i_i_reg_163_reg[8]_i_1_n_5 ;
  wire \j_i_i_reg_163_reg[8]_i_1_n_6 ;
  wire \j_i_i_reg_163_reg[8]_i_1_n_7 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[2] ;
  wire \mOutPtr_reg[2]_0 ;
  wire p_dst_matx_cols_read_s_full_n;
  wire p_dst_matx_rows_read_s_full_n;
  wire p_src_V_V_full_n;
  wire p_src_mat_cols_read_c_full_n;
  wire p_src_mat_rows_read_c_full_n;
  wire [31:0]\p_src_rows_read_reg_129_reg[31] ;
  wire sobel_accel_U0_ap_start;
  wire start_for_Sobel_Block_xFSobelF_U0_full_n;
  wire start_for_Sobel_Loop_2_proc62_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_0;
  wire tmp_i_i_41_fu_193_p2;
  wire tmp_i_i_41_fu_193_p2_carry__0_i_1_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__0_i_2_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__0_i_3_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__0_i_4_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__0_i_5_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__0_i_6_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__0_i_7_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__0_i_8_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__0_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__0_n_1;
  wire tmp_i_i_41_fu_193_p2_carry__0_n_2;
  wire tmp_i_i_41_fu_193_p2_carry__0_n_3;
  wire tmp_i_i_41_fu_193_p2_carry__1_i_1_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__1_i_2_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__1_i_3_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__1_i_4_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__1_i_5_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__1_i_6_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__1_i_7_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__1_i_8_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__1_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__1_n_1;
  wire tmp_i_i_41_fu_193_p2_carry__1_n_2;
  wire tmp_i_i_41_fu_193_p2_carry__1_n_3;
  wire tmp_i_i_41_fu_193_p2_carry__2_i_1_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__2_i_2_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__2_i_3_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__2_i_4_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__2_i_5_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__2_i_6_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__2_i_7_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__2_i_8_n_0;
  wire tmp_i_i_41_fu_193_p2_carry__2_n_1;
  wire tmp_i_i_41_fu_193_p2_carry__2_n_2;
  wire tmp_i_i_41_fu_193_p2_carry__2_n_3;
  wire tmp_i_i_41_fu_193_p2_carry_i_1_n_0;
  wire tmp_i_i_41_fu_193_p2_carry_i_2_n_0;
  wire tmp_i_i_41_fu_193_p2_carry_i_3_n_0;
  wire tmp_i_i_41_fu_193_p2_carry_i_4_n_0;
  wire tmp_i_i_41_fu_193_p2_carry_i_5_n_0;
  wire tmp_i_i_41_fu_193_p2_carry_i_6_n_0;
  wire tmp_i_i_41_fu_193_p2_carry_i_7_n_0;
  wire tmp_i_i_41_fu_193_p2_carry_i_8_n_0;
  wire tmp_i_i_41_fu_193_p2_carry_n_0;
  wire tmp_i_i_41_fu_193_p2_carry_n_1;
  wire tmp_i_i_41_fu_193_p2_carry_n_2;
  wire tmp_i_i_41_fu_193_p2_carry_n_3;
  wire tmp_i_i_41_reg_223;
  wire \tmp_i_i_41_reg_223[0]_i_1_n_0 ;
  wire tmp_i_i_fu_178_p2;
  wire tmp_i_i_fu_178_p2_carry__0_i_1_n_0;
  wire tmp_i_i_fu_178_p2_carry__0_i_2_n_0;
  wire tmp_i_i_fu_178_p2_carry__0_i_3_n_0;
  wire tmp_i_i_fu_178_p2_carry__0_i_4_n_0;
  wire tmp_i_i_fu_178_p2_carry__0_i_5_n_0;
  wire tmp_i_i_fu_178_p2_carry__0_i_6_n_0;
  wire tmp_i_i_fu_178_p2_carry__0_i_7_n_0;
  wire tmp_i_i_fu_178_p2_carry__0_i_8_n_0;
  wire tmp_i_i_fu_178_p2_carry__0_n_0;
  wire tmp_i_i_fu_178_p2_carry__0_n_1;
  wire tmp_i_i_fu_178_p2_carry__0_n_2;
  wire tmp_i_i_fu_178_p2_carry__0_n_3;
  wire tmp_i_i_fu_178_p2_carry__1_i_1_n_0;
  wire tmp_i_i_fu_178_p2_carry__1_i_2_n_0;
  wire tmp_i_i_fu_178_p2_carry__1_i_3_n_0;
  wire tmp_i_i_fu_178_p2_carry__1_i_4_n_0;
  wire tmp_i_i_fu_178_p2_carry__1_i_5_n_0;
  wire tmp_i_i_fu_178_p2_carry__1_i_6_n_0;
  wire tmp_i_i_fu_178_p2_carry__1_i_7_n_0;
  wire tmp_i_i_fu_178_p2_carry__1_i_8_n_0;
  wire tmp_i_i_fu_178_p2_carry__1_n_0;
  wire tmp_i_i_fu_178_p2_carry__1_n_1;
  wire tmp_i_i_fu_178_p2_carry__1_n_2;
  wire tmp_i_i_fu_178_p2_carry__1_n_3;
  wire tmp_i_i_fu_178_p2_carry__2_i_1_n_0;
  wire tmp_i_i_fu_178_p2_carry__2_i_2_n_0;
  wire tmp_i_i_fu_178_p2_carry__2_i_3_n_0;
  wire tmp_i_i_fu_178_p2_carry__2_i_4_n_0;
  wire tmp_i_i_fu_178_p2_carry__2_i_5_n_0;
  wire tmp_i_i_fu_178_p2_carry__2_i_6_n_0;
  wire tmp_i_i_fu_178_p2_carry__2_i_7_n_0;
  wire tmp_i_i_fu_178_p2_carry__2_i_8_n_0;
  wire tmp_i_i_fu_178_p2_carry__2_n_1;
  wire tmp_i_i_fu_178_p2_carry__2_n_2;
  wire tmp_i_i_fu_178_p2_carry__2_n_3;
  wire tmp_i_i_fu_178_p2_carry_i_1_n_0;
  wire tmp_i_i_fu_178_p2_carry_i_2_n_0;
  wire tmp_i_i_fu_178_p2_carry_i_3_n_0;
  wire tmp_i_i_fu_178_p2_carry_i_4_n_0;
  wire tmp_i_i_fu_178_p2_carry_i_5_n_0;
  wire tmp_i_i_fu_178_p2_carry_i_6_n_0;
  wire tmp_i_i_fu_178_p2_carry_i_7_n_0;
  wire tmp_i_i_fu_178_p2_carry_i_8_n_0;
  wire tmp_i_i_fu_178_p2_carry_n_0;
  wire tmp_i_i_fu_178_p2_carry_n_1;
  wire tmp_i_i_fu_178_p2_carry_n_2;
  wire tmp_i_i_fu_178_p2_carry_n_3;
  wire [3:1]\NLW_i_reg_218_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_reg_218_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_j_i_i_reg_163_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_i_i_reg_163_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_tmp_i_i_41_fu_193_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_i_i_41_fu_193_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_i_i_41_fu_193_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_i_i_41_fu_193_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_tmp_i_i_fu_178_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_i_i_fu_178_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_i_i_fu_178_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_i_i_fu_178_p2_carry__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(p_src_V_V_full_n),
        .I1(imgInput1_data_V_cha_empty_n),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(tmp_i_i_41_reg_223),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h44F4)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(tmp_i_i_fu_178_p2),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state5),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_Sobel_fu_94_ap_start_reg_reg_0),
        .I2(p_src_mat_cols_read_c_full_n),
        .I3(p_src_mat_rows_read_c_full_n),
        .I4(p_dst_matx_cols_read_s_full_n),
        .I5(p_dst_matx_rows_read_s_full_n),
        .O(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(tmp_i_i_fu_178_p2),
        .I2(ap_block_pp0_stage0_subdone__3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(tmp_i_i_41_fu_193_p2),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_i_i_41_fu_193_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_block_pp0_stage0_subdone__3),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(tmp_i_i_41_reg_223),
        .I1(imgInput1_data_V_cha_empty_n),
        .I2(p_src_V_V_full_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_block_pp0_stage0_subdone__3));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_state2),
        .I2(tmp_i_i_fu_178_p2),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter0_i_2__1_n_0),
        .I5(tmp_i_i_41_fu_193_p2),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hA222AAAA)) 
    ap_enable_reg_pp0_iter0_i_2__1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(p_src_V_V_full_n),
        .I3(imgInput1_data_V_cha_empty_n),
        .I4(tmp_i_i_41_reg_223),
        .O(ap_enable_reg_pp0_iter0_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00C00000A0C0A000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone__3),
        .I4(tmp_i_i_41_fu_193_p2),
        .I5(ap_enable_reg_pp0_iter00),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_CS_fsm_state2),
        .I1(tmp_i_i_fu_178_p2),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    ap_sync_reg_grp_Sobel_fu_94_ap_done_i_3
       (.I0(tmp_i_i_fu_178_p2),
        .I1(ap_CS_fsm_state2),
        .I2(ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_0),
        .O(ap_sync_grp_Sobel_fu_94_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h0000AE00)) 
    ap_sync_reg_grp_Sobel_fu_94_ap_ready_i_1
       (.I0(ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_0),
        .I1(ap_CS_fsm_state2),
        .I2(tmp_i_i_fu_178_p2),
        .I3(ap_rst_n),
        .I4(ap_done_reg_reg),
        .O(ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg));
  LUT6 #(
    .INIT(64'hFFF0FFFFF2F0F2F2)) 
    grp_Sobel_fu_94_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_0),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(tmp_i_i_fu_178_p2),
        .I4(ap_CS_fsm_state2),
        .I5(grp_Sobel_fu_94_ap_start_reg),
        .O(grp_Sobel_fu_94_ap_start_reg_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \i_i_i_reg_152[30]_i_1 
       (.I0(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .I1(ap_CS_fsm_state5),
        .O(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[0]),
        .Q(\i_i_i_reg_152_reg_n_0_[0] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[10]),
        .Q(\i_i_i_reg_152_reg_n_0_[10] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[11]),
        .Q(\i_i_i_reg_152_reg_n_0_[11] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[12]),
        .Q(\i_i_i_reg_152_reg_n_0_[12] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[13]),
        .Q(\i_i_i_reg_152_reg_n_0_[13] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[14]),
        .Q(\i_i_i_reg_152_reg_n_0_[14] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[15]),
        .Q(\i_i_i_reg_152_reg_n_0_[15] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[16]),
        .Q(\i_i_i_reg_152_reg_n_0_[16] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[17]),
        .Q(\i_i_i_reg_152_reg_n_0_[17] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[18]),
        .Q(\i_i_i_reg_152_reg_n_0_[18] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[19]),
        .Q(\i_i_i_reg_152_reg_n_0_[19] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[1]),
        .Q(\i_i_i_reg_152_reg_n_0_[1] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[20]),
        .Q(\i_i_i_reg_152_reg_n_0_[20] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[21]),
        .Q(\i_i_i_reg_152_reg_n_0_[21] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[22]),
        .Q(\i_i_i_reg_152_reg_n_0_[22] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[23]),
        .Q(\i_i_i_reg_152_reg_n_0_[23] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[24]),
        .Q(\i_i_i_reg_152_reg_n_0_[24] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[25]),
        .Q(\i_i_i_reg_152_reg_n_0_[25] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[26]),
        .Q(\i_i_i_reg_152_reg_n_0_[26] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[27]),
        .Q(\i_i_i_reg_152_reg_n_0_[27] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[28]),
        .Q(\i_i_i_reg_152_reg_n_0_[28] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[29]),
        .Q(\i_i_i_reg_152_reg_n_0_[29] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[2]),
        .Q(\i_i_i_reg_152_reg_n_0_[2] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[30]),
        .Q(\i_i_i_reg_152_reg_n_0_[30] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[3]),
        .Q(\i_i_i_reg_152_reg_n_0_[3] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[4]),
        .Q(\i_i_i_reg_152_reg_n_0_[4] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[5]),
        .Q(\i_i_i_reg_152_reg_n_0_[5] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[6]),
        .Q(\i_i_i_reg_152_reg_n_0_[6] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[7]),
        .Q(\i_i_i_reg_152_reg_n_0_[7] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[8]),
        .Q(\i_i_i_reg_152_reg_n_0_[8] ),
        .R(i_i_i_reg_152));
  FDRE \i_i_i_reg_152_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_218[9]),
        .Q(\i_i_i_reg_152_reg_n_0_[9] ),
        .R(i_i_i_reg_152));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_218[0]_i_1 
       (.I0(\i_i_i_reg_152_reg_n_0_[0] ),
        .O(i_fu_183_p2[0]));
  FDRE \i_reg_218_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[0]),
        .Q(i_reg_218[0]),
        .R(1'b0));
  FDRE \i_reg_218_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[10]),
        .Q(i_reg_218[10]),
        .R(1'b0));
  FDRE \i_reg_218_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[11]),
        .Q(i_reg_218[11]),
        .R(1'b0));
  FDRE \i_reg_218_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[12]),
        .Q(i_reg_218[12]),
        .R(1'b0));
  CARRY4 \i_reg_218_reg[12]_i_1 
       (.CI(\i_reg_218_reg[8]_i_1_n_0 ),
        .CO({\i_reg_218_reg[12]_i_1_n_0 ,\i_reg_218_reg[12]_i_1_n_1 ,\i_reg_218_reg[12]_i_1_n_2 ,\i_reg_218_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_183_p2[12:9]),
        .S({\i_i_i_reg_152_reg_n_0_[12] ,\i_i_i_reg_152_reg_n_0_[11] ,\i_i_i_reg_152_reg_n_0_[10] ,\i_i_i_reg_152_reg_n_0_[9] }));
  FDRE \i_reg_218_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[13]),
        .Q(i_reg_218[13]),
        .R(1'b0));
  FDRE \i_reg_218_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[14]),
        .Q(i_reg_218[14]),
        .R(1'b0));
  FDRE \i_reg_218_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[15]),
        .Q(i_reg_218[15]),
        .R(1'b0));
  FDRE \i_reg_218_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[16]),
        .Q(i_reg_218[16]),
        .R(1'b0));
  CARRY4 \i_reg_218_reg[16]_i_1 
       (.CI(\i_reg_218_reg[12]_i_1_n_0 ),
        .CO({\i_reg_218_reg[16]_i_1_n_0 ,\i_reg_218_reg[16]_i_1_n_1 ,\i_reg_218_reg[16]_i_1_n_2 ,\i_reg_218_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_183_p2[16:13]),
        .S({\i_i_i_reg_152_reg_n_0_[16] ,\i_i_i_reg_152_reg_n_0_[15] ,\i_i_i_reg_152_reg_n_0_[14] ,\i_i_i_reg_152_reg_n_0_[13] }));
  FDRE \i_reg_218_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[17]),
        .Q(i_reg_218[17]),
        .R(1'b0));
  FDRE \i_reg_218_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[18]),
        .Q(i_reg_218[18]),
        .R(1'b0));
  FDRE \i_reg_218_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[19]),
        .Q(i_reg_218[19]),
        .R(1'b0));
  FDRE \i_reg_218_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[1]),
        .Q(i_reg_218[1]),
        .R(1'b0));
  FDRE \i_reg_218_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[20]),
        .Q(i_reg_218[20]),
        .R(1'b0));
  CARRY4 \i_reg_218_reg[20]_i_1 
       (.CI(\i_reg_218_reg[16]_i_1_n_0 ),
        .CO({\i_reg_218_reg[20]_i_1_n_0 ,\i_reg_218_reg[20]_i_1_n_1 ,\i_reg_218_reg[20]_i_1_n_2 ,\i_reg_218_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_183_p2[20:17]),
        .S({\i_i_i_reg_152_reg_n_0_[20] ,\i_i_i_reg_152_reg_n_0_[19] ,\i_i_i_reg_152_reg_n_0_[18] ,\i_i_i_reg_152_reg_n_0_[17] }));
  FDRE \i_reg_218_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[21]),
        .Q(i_reg_218[21]),
        .R(1'b0));
  FDRE \i_reg_218_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[22]),
        .Q(i_reg_218[22]),
        .R(1'b0));
  FDRE \i_reg_218_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[23]),
        .Q(i_reg_218[23]),
        .R(1'b0));
  FDRE \i_reg_218_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[24]),
        .Q(i_reg_218[24]),
        .R(1'b0));
  CARRY4 \i_reg_218_reg[24]_i_1 
       (.CI(\i_reg_218_reg[20]_i_1_n_0 ),
        .CO({\i_reg_218_reg[24]_i_1_n_0 ,\i_reg_218_reg[24]_i_1_n_1 ,\i_reg_218_reg[24]_i_1_n_2 ,\i_reg_218_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_183_p2[24:21]),
        .S({\i_i_i_reg_152_reg_n_0_[24] ,\i_i_i_reg_152_reg_n_0_[23] ,\i_i_i_reg_152_reg_n_0_[22] ,\i_i_i_reg_152_reg_n_0_[21] }));
  FDRE \i_reg_218_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[25]),
        .Q(i_reg_218[25]),
        .R(1'b0));
  FDRE \i_reg_218_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[26]),
        .Q(i_reg_218[26]),
        .R(1'b0));
  FDRE \i_reg_218_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[27]),
        .Q(i_reg_218[27]),
        .R(1'b0));
  FDRE \i_reg_218_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[28]),
        .Q(i_reg_218[28]),
        .R(1'b0));
  CARRY4 \i_reg_218_reg[28]_i_1 
       (.CI(\i_reg_218_reg[24]_i_1_n_0 ),
        .CO({\i_reg_218_reg[28]_i_1_n_0 ,\i_reg_218_reg[28]_i_1_n_1 ,\i_reg_218_reg[28]_i_1_n_2 ,\i_reg_218_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_183_p2[28:25]),
        .S({\i_i_i_reg_152_reg_n_0_[28] ,\i_i_i_reg_152_reg_n_0_[27] ,\i_i_i_reg_152_reg_n_0_[26] ,\i_i_i_reg_152_reg_n_0_[25] }));
  FDRE \i_reg_218_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[29]),
        .Q(i_reg_218[29]),
        .R(1'b0));
  FDRE \i_reg_218_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[2]),
        .Q(i_reg_218[2]),
        .R(1'b0));
  FDRE \i_reg_218_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[30]),
        .Q(i_reg_218[30]),
        .R(1'b0));
  CARRY4 \i_reg_218_reg[30]_i_1 
       (.CI(\i_reg_218_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_reg_218_reg[30]_i_1_CO_UNCONNECTED [3:1],\i_reg_218_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_218_reg[30]_i_1_O_UNCONNECTED [3:2],i_fu_183_p2[30:29]}),
        .S({1'b0,1'b0,\i_i_i_reg_152_reg_n_0_[30] ,\i_i_i_reg_152_reg_n_0_[29] }));
  FDRE \i_reg_218_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[3]),
        .Q(i_reg_218[3]),
        .R(1'b0));
  FDRE \i_reg_218_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[4]),
        .Q(i_reg_218[4]),
        .R(1'b0));
  CARRY4 \i_reg_218_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_reg_218_reg[4]_i_1_n_0 ,\i_reg_218_reg[4]_i_1_n_1 ,\i_reg_218_reg[4]_i_1_n_2 ,\i_reg_218_reg[4]_i_1_n_3 }),
        .CYINIT(\i_i_i_reg_152_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_183_p2[4:1]),
        .S({\i_i_i_reg_152_reg_n_0_[4] ,\i_i_i_reg_152_reg_n_0_[3] ,\i_i_i_reg_152_reg_n_0_[2] ,\i_i_i_reg_152_reg_n_0_[1] }));
  FDRE \i_reg_218_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[5]),
        .Q(i_reg_218[5]),
        .R(1'b0));
  FDRE \i_reg_218_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[6]),
        .Q(i_reg_218[6]),
        .R(1'b0));
  FDRE \i_reg_218_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[7]),
        .Q(i_reg_218[7]),
        .R(1'b0));
  FDRE \i_reg_218_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[8]),
        .Q(i_reg_218[8]),
        .R(1'b0));
  CARRY4 \i_reg_218_reg[8]_i_1 
       (.CI(\i_reg_218_reg[4]_i_1_n_0 ),
        .CO({\i_reg_218_reg[8]_i_1_n_0 ,\i_reg_218_reg[8]_i_1_n_1 ,\i_reg_218_reg[8]_i_1_n_2 ,\i_reg_218_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_183_p2[8:5]),
        .S({\i_i_i_reg_152_reg_n_0_[8] ,\i_i_i_reg_152_reg_n_0_[7] ,\i_i_i_reg_152_reg_n_0_[6] ,\i_i_i_reg_152_reg_n_0_[5] }));
  FDRE \i_reg_218_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_fu_183_p2[9]),
        .Q(i_reg_218[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2
       (.I0(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .I1(p_src_mat_cols_read_c_full_n),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__0
       (.I0(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .I1(p_src_mat_rows_read_c_full_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h7F7F777FFFFFFFFF)) 
    internal_full_n_i_3__4
       (.I0(sobel_accel_U0_ap_start),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_0),
        .I3(ap_CS_fsm_state2),
        .I4(tmp_i_i_fu_178_p2),
        .I5(ap_sync_grp_Sobel_fu_94_ap_done),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'hBFFF000000000000)) 
    \j_i_i_reg_163[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone__3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_i_41_fu_193_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(tmp_i_i_fu_178_p2),
        .I5(ap_CS_fsm_state2),
        .O(j_i_i_reg_163));
  LUT4 #(
    .INIT(16'h4000)) 
    \j_i_i_reg_163[0]_i_2 
       (.I0(ap_block_pp0_stage0_subdone__3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_i_i_41_fu_193_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(j_i_i_reg_1630));
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_i_reg_163[0]_i_4 
       (.I0(j_i_i_reg_163_reg[0]),
        .O(\j_i_i_reg_163[0]_i_4_n_0 ));
  FDRE \j_i_i_reg_163_reg[0] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[0]_i_3_n_7 ),
        .Q(j_i_i_reg_163_reg[0]),
        .R(j_i_i_reg_163));
  CARRY4 \j_i_i_reg_163_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_i_i_reg_163_reg[0]_i_3_n_0 ,\j_i_i_reg_163_reg[0]_i_3_n_1 ,\j_i_i_reg_163_reg[0]_i_3_n_2 ,\j_i_i_reg_163_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_i_i_reg_163_reg[0]_i_3_n_4 ,\j_i_i_reg_163_reg[0]_i_3_n_5 ,\j_i_i_reg_163_reg[0]_i_3_n_6 ,\j_i_i_reg_163_reg[0]_i_3_n_7 }),
        .S({j_i_i_reg_163_reg[3:1],\j_i_i_reg_163[0]_i_4_n_0 }));
  FDRE \j_i_i_reg_163_reg[10] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[8]_i_1_n_5 ),
        .Q(j_i_i_reg_163_reg[10]),
        .R(j_i_i_reg_163));
  FDRE \j_i_i_reg_163_reg[11] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[8]_i_1_n_4 ),
        .Q(j_i_i_reg_163_reg[11]),
        .R(j_i_i_reg_163));
  FDRE \j_i_i_reg_163_reg[12] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[12]_i_1_n_7 ),
        .Q(j_i_i_reg_163_reg[12]),
        .R(j_i_i_reg_163));
  CARRY4 \j_i_i_reg_163_reg[12]_i_1 
       (.CI(\j_i_i_reg_163_reg[8]_i_1_n_0 ),
        .CO({\j_i_i_reg_163_reg[12]_i_1_n_0 ,\j_i_i_reg_163_reg[12]_i_1_n_1 ,\j_i_i_reg_163_reg[12]_i_1_n_2 ,\j_i_i_reg_163_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_i_reg_163_reg[12]_i_1_n_4 ,\j_i_i_reg_163_reg[12]_i_1_n_5 ,\j_i_i_reg_163_reg[12]_i_1_n_6 ,\j_i_i_reg_163_reg[12]_i_1_n_7 }),
        .S(j_i_i_reg_163_reg[15:12]));
  FDRE \j_i_i_reg_163_reg[13] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[12]_i_1_n_6 ),
        .Q(j_i_i_reg_163_reg[13]),
        .R(j_i_i_reg_163));
  FDRE \j_i_i_reg_163_reg[14] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[12]_i_1_n_5 ),
        .Q(j_i_i_reg_163_reg[14]),
        .R(j_i_i_reg_163));
  FDRE \j_i_i_reg_163_reg[15] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[12]_i_1_n_4 ),
        .Q(j_i_i_reg_163_reg[15]),
        .R(j_i_i_reg_163));
  FDRE \j_i_i_reg_163_reg[16] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[16]_i_1_n_7 ),
        .Q(j_i_i_reg_163_reg[16]),
        .R(j_i_i_reg_163));
  CARRY4 \j_i_i_reg_163_reg[16]_i_1 
       (.CI(\j_i_i_reg_163_reg[12]_i_1_n_0 ),
        .CO({\j_i_i_reg_163_reg[16]_i_1_n_0 ,\j_i_i_reg_163_reg[16]_i_1_n_1 ,\j_i_i_reg_163_reg[16]_i_1_n_2 ,\j_i_i_reg_163_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_i_reg_163_reg[16]_i_1_n_4 ,\j_i_i_reg_163_reg[16]_i_1_n_5 ,\j_i_i_reg_163_reg[16]_i_1_n_6 ,\j_i_i_reg_163_reg[16]_i_1_n_7 }),
        .S(j_i_i_reg_163_reg[19:16]));
  FDRE \j_i_i_reg_163_reg[17] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[16]_i_1_n_6 ),
        .Q(j_i_i_reg_163_reg[17]),
        .R(j_i_i_reg_163));
  FDRE \j_i_i_reg_163_reg[18] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[16]_i_1_n_5 ),
        .Q(j_i_i_reg_163_reg[18]),
        .R(j_i_i_reg_163));
  FDRE \j_i_i_reg_163_reg[19] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[16]_i_1_n_4 ),
        .Q(j_i_i_reg_163_reg[19]),
        .R(j_i_i_reg_163));
  FDRE \j_i_i_reg_163_reg[1] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[0]_i_3_n_6 ),
        .Q(j_i_i_reg_163_reg[1]),
        .R(j_i_i_reg_163));
  FDRE \j_i_i_reg_163_reg[20] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[20]_i_1_n_7 ),
        .Q(j_i_i_reg_163_reg[20]),
        .R(j_i_i_reg_163));
  CARRY4 \j_i_i_reg_163_reg[20]_i_1 
       (.CI(\j_i_i_reg_163_reg[16]_i_1_n_0 ),
        .CO({\j_i_i_reg_163_reg[20]_i_1_n_0 ,\j_i_i_reg_163_reg[20]_i_1_n_1 ,\j_i_i_reg_163_reg[20]_i_1_n_2 ,\j_i_i_reg_163_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_i_reg_163_reg[20]_i_1_n_4 ,\j_i_i_reg_163_reg[20]_i_1_n_5 ,\j_i_i_reg_163_reg[20]_i_1_n_6 ,\j_i_i_reg_163_reg[20]_i_1_n_7 }),
        .S(j_i_i_reg_163_reg[23:20]));
  FDRE \j_i_i_reg_163_reg[21] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[20]_i_1_n_6 ),
        .Q(j_i_i_reg_163_reg[21]),
        .R(j_i_i_reg_163));
  FDRE \j_i_i_reg_163_reg[22] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[20]_i_1_n_5 ),
        .Q(j_i_i_reg_163_reg[22]),
        .R(j_i_i_reg_163));
  FDRE \j_i_i_reg_163_reg[23] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[20]_i_1_n_4 ),
        .Q(j_i_i_reg_163_reg[23]),
        .R(j_i_i_reg_163));
  FDRE \j_i_i_reg_163_reg[24] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[24]_i_1_n_7 ),
        .Q(j_i_i_reg_163_reg[24]),
        .R(j_i_i_reg_163));
  CARRY4 \j_i_i_reg_163_reg[24]_i_1 
       (.CI(\j_i_i_reg_163_reg[20]_i_1_n_0 ),
        .CO({\j_i_i_reg_163_reg[24]_i_1_n_0 ,\j_i_i_reg_163_reg[24]_i_1_n_1 ,\j_i_i_reg_163_reg[24]_i_1_n_2 ,\j_i_i_reg_163_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_i_reg_163_reg[24]_i_1_n_4 ,\j_i_i_reg_163_reg[24]_i_1_n_5 ,\j_i_i_reg_163_reg[24]_i_1_n_6 ,\j_i_i_reg_163_reg[24]_i_1_n_7 }),
        .S(j_i_i_reg_163_reg[27:24]));
  FDRE \j_i_i_reg_163_reg[25] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[24]_i_1_n_6 ),
        .Q(j_i_i_reg_163_reg[25]),
        .R(j_i_i_reg_163));
  FDRE \j_i_i_reg_163_reg[26] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[24]_i_1_n_5 ),
        .Q(j_i_i_reg_163_reg[26]),
        .R(j_i_i_reg_163));
  FDRE \j_i_i_reg_163_reg[27] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[24]_i_1_n_4 ),
        .Q(j_i_i_reg_163_reg[27]),
        .R(j_i_i_reg_163));
  FDRE \j_i_i_reg_163_reg[28] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[28]_i_1_n_7 ),
        .Q(j_i_i_reg_163_reg[28]),
        .R(j_i_i_reg_163));
  CARRY4 \j_i_i_reg_163_reg[28]_i_1 
       (.CI(\j_i_i_reg_163_reg[24]_i_1_n_0 ),
        .CO({\NLW_j_i_i_reg_163_reg[28]_i_1_CO_UNCONNECTED [3:2],\j_i_i_reg_163_reg[28]_i_1_n_2 ,\j_i_i_reg_163_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_i_i_reg_163_reg[28]_i_1_O_UNCONNECTED [3],\j_i_i_reg_163_reg[28]_i_1_n_5 ,\j_i_i_reg_163_reg[28]_i_1_n_6 ,\j_i_i_reg_163_reg[28]_i_1_n_7 }),
        .S({1'b0,j_i_i_reg_163_reg[30:28]}));
  FDRE \j_i_i_reg_163_reg[29] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[28]_i_1_n_6 ),
        .Q(j_i_i_reg_163_reg[29]),
        .R(j_i_i_reg_163));
  FDRE \j_i_i_reg_163_reg[2] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[0]_i_3_n_5 ),
        .Q(j_i_i_reg_163_reg[2]),
        .R(j_i_i_reg_163));
  FDRE \j_i_i_reg_163_reg[30] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[28]_i_1_n_5 ),
        .Q(j_i_i_reg_163_reg[30]),
        .R(j_i_i_reg_163));
  FDRE \j_i_i_reg_163_reg[3] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[0]_i_3_n_4 ),
        .Q(j_i_i_reg_163_reg[3]),
        .R(j_i_i_reg_163));
  FDRE \j_i_i_reg_163_reg[4] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[4]_i_1_n_7 ),
        .Q(j_i_i_reg_163_reg[4]),
        .R(j_i_i_reg_163));
  CARRY4 \j_i_i_reg_163_reg[4]_i_1 
       (.CI(\j_i_i_reg_163_reg[0]_i_3_n_0 ),
        .CO({\j_i_i_reg_163_reg[4]_i_1_n_0 ,\j_i_i_reg_163_reg[4]_i_1_n_1 ,\j_i_i_reg_163_reg[4]_i_1_n_2 ,\j_i_i_reg_163_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_i_reg_163_reg[4]_i_1_n_4 ,\j_i_i_reg_163_reg[4]_i_1_n_5 ,\j_i_i_reg_163_reg[4]_i_1_n_6 ,\j_i_i_reg_163_reg[4]_i_1_n_7 }),
        .S(j_i_i_reg_163_reg[7:4]));
  FDRE \j_i_i_reg_163_reg[5] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[4]_i_1_n_6 ),
        .Q(j_i_i_reg_163_reg[5]),
        .R(j_i_i_reg_163));
  FDRE \j_i_i_reg_163_reg[6] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[4]_i_1_n_5 ),
        .Q(j_i_i_reg_163_reg[6]),
        .R(j_i_i_reg_163));
  FDRE \j_i_i_reg_163_reg[7] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[4]_i_1_n_4 ),
        .Q(j_i_i_reg_163_reg[7]),
        .R(j_i_i_reg_163));
  FDRE \j_i_i_reg_163_reg[8] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[8]_i_1_n_7 ),
        .Q(j_i_i_reg_163_reg[8]),
        .R(j_i_i_reg_163));
  CARRY4 \j_i_i_reg_163_reg[8]_i_1 
       (.CI(\j_i_i_reg_163_reg[4]_i_1_n_0 ),
        .CO({\j_i_i_reg_163_reg[8]_i_1_n_0 ,\j_i_i_reg_163_reg[8]_i_1_n_1 ,\j_i_i_reg_163_reg[8]_i_1_n_2 ,\j_i_i_reg_163_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_i_reg_163_reg[8]_i_1_n_4 ,\j_i_i_reg_163_reg[8]_i_1_n_5 ,\j_i_i_reg_163_reg[8]_i_1_n_6 ,\j_i_i_reg_163_reg[8]_i_1_n_7 }),
        .S(j_i_i_reg_163_reg[11:8]));
  FDRE \j_i_i_reg_163_reg[9] 
       (.C(ap_clk),
        .CE(j_i_i_reg_1630),
        .D(\j_i_i_reg_163_reg[8]_i_1_n_6 ),
        .Q(j_i_i_reg_163_reg[9]),
        .R(j_i_i_reg_163));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \mOutPtr[1]_i_2__2 
       (.I0(start_once_reg),
        .I1(grp_Sobel_fu_94_ap_start_reg),
        .I2(start_for_Sobel_Block_xFSobelF_U0_full_n),
        .I3(start_for_Sobel_Loop_2_proc62_U0_full_n),
        .O(\mOutPtr_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[1]_i_2__3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(tmp_i_i_41_reg_223),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(imgInput1_data_V_cha_empty_n),
        .I4(p_src_V_V_full_n),
        .O(\mOutPtr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[1]_i_2__4 
       (.I0(imgInput1_data_V_cha_empty_n),
        .I1(p_src_V_V_full_n),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(tmp_i_i_41_reg_223),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[2]_i_2__0 
       (.I0(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .I1(p_dst_matx_cols_read_s_full_n),
        .O(\mOutPtr_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[2]_i_2__1 
       (.I0(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .I1(p_dst_matx_rows_read_s_full_n),
        .O(\mOutPtr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFF800000FF80FF80)) 
    start_once_reg_i_1
       (.I0(grp_Sobel_fu_94_ap_start_reg),
        .I1(start_for_Sobel_Loop_2_proc62_U0_full_n),
        .I2(start_for_Sobel_Block_xFSobelF_U0_full_n),
        .I3(start_once_reg),
        .I4(tmp_i_i_fu_178_p2),
        .I5(ap_CS_fsm_state2),
        .O(start_once_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  CARRY4 tmp_i_i_41_fu_193_p2_carry
       (.CI(1'b0),
        .CO({tmp_i_i_41_fu_193_p2_carry_n_0,tmp_i_i_41_fu_193_p2_carry_n_1,tmp_i_i_41_fu_193_p2_carry_n_2,tmp_i_i_41_fu_193_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_i_i_41_fu_193_p2_carry_i_1_n_0,tmp_i_i_41_fu_193_p2_carry_i_2_n_0,tmp_i_i_41_fu_193_p2_carry_i_3_n_0,tmp_i_i_41_fu_193_p2_carry_i_4_n_0}),
        .O(NLW_tmp_i_i_41_fu_193_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_i_i_41_fu_193_p2_carry_i_5_n_0,tmp_i_i_41_fu_193_p2_carry_i_6_n_0,tmp_i_i_41_fu_193_p2_carry_i_7_n_0,tmp_i_i_41_fu_193_p2_carry_i_8_n_0}));
  CARRY4 tmp_i_i_41_fu_193_p2_carry__0
       (.CI(tmp_i_i_41_fu_193_p2_carry_n_0),
        .CO({tmp_i_i_41_fu_193_p2_carry__0_n_0,tmp_i_i_41_fu_193_p2_carry__0_n_1,tmp_i_i_41_fu_193_p2_carry__0_n_2,tmp_i_i_41_fu_193_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_i_i_41_fu_193_p2_carry__0_i_1_n_0,tmp_i_i_41_fu_193_p2_carry__0_i_2_n_0,tmp_i_i_41_fu_193_p2_carry__0_i_3_n_0,tmp_i_i_41_fu_193_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_i_i_41_fu_193_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_i_i_41_fu_193_p2_carry__0_i_5_n_0,tmp_i_i_41_fu_193_p2_carry__0_i_6_n_0,tmp_i_i_41_fu_193_p2_carry__0_i_7_n_0,tmp_i_i_41_fu_193_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_41_fu_193_p2_carry__0_i_1
       (.I0(Q[14]),
        .I1(j_i_i_reg_163_reg[14]),
        .I2(j_i_i_reg_163_reg[15]),
        .I3(Q[15]),
        .O(tmp_i_i_41_fu_193_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_41_fu_193_p2_carry__0_i_2
       (.I0(Q[12]),
        .I1(j_i_i_reg_163_reg[12]),
        .I2(j_i_i_reg_163_reg[13]),
        .I3(Q[13]),
        .O(tmp_i_i_41_fu_193_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_41_fu_193_p2_carry__0_i_3
       (.I0(Q[10]),
        .I1(j_i_i_reg_163_reg[10]),
        .I2(j_i_i_reg_163_reg[11]),
        .I3(Q[11]),
        .O(tmp_i_i_41_fu_193_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_41_fu_193_p2_carry__0_i_4
       (.I0(Q[8]),
        .I1(j_i_i_reg_163_reg[8]),
        .I2(j_i_i_reg_163_reg[9]),
        .I3(Q[9]),
        .O(tmp_i_i_41_fu_193_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_41_fu_193_p2_carry__0_i_5
       (.I0(Q[14]),
        .I1(j_i_i_reg_163_reg[14]),
        .I2(Q[15]),
        .I3(j_i_i_reg_163_reg[15]),
        .O(tmp_i_i_41_fu_193_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_41_fu_193_p2_carry__0_i_6
       (.I0(Q[12]),
        .I1(j_i_i_reg_163_reg[12]),
        .I2(Q[13]),
        .I3(j_i_i_reg_163_reg[13]),
        .O(tmp_i_i_41_fu_193_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_41_fu_193_p2_carry__0_i_7
       (.I0(Q[10]),
        .I1(j_i_i_reg_163_reg[10]),
        .I2(Q[11]),
        .I3(j_i_i_reg_163_reg[11]),
        .O(tmp_i_i_41_fu_193_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_41_fu_193_p2_carry__0_i_8
       (.I0(Q[8]),
        .I1(j_i_i_reg_163_reg[8]),
        .I2(Q[9]),
        .I3(j_i_i_reg_163_reg[9]),
        .O(tmp_i_i_41_fu_193_p2_carry__0_i_8_n_0));
  CARRY4 tmp_i_i_41_fu_193_p2_carry__1
       (.CI(tmp_i_i_41_fu_193_p2_carry__0_n_0),
        .CO({tmp_i_i_41_fu_193_p2_carry__1_n_0,tmp_i_i_41_fu_193_p2_carry__1_n_1,tmp_i_i_41_fu_193_p2_carry__1_n_2,tmp_i_i_41_fu_193_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_i_i_41_fu_193_p2_carry__1_i_1_n_0,tmp_i_i_41_fu_193_p2_carry__1_i_2_n_0,tmp_i_i_41_fu_193_p2_carry__1_i_3_n_0,tmp_i_i_41_fu_193_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_i_i_41_fu_193_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_i_i_41_fu_193_p2_carry__1_i_5_n_0,tmp_i_i_41_fu_193_p2_carry__1_i_6_n_0,tmp_i_i_41_fu_193_p2_carry__1_i_7_n_0,tmp_i_i_41_fu_193_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_41_fu_193_p2_carry__1_i_1
       (.I0(Q[22]),
        .I1(j_i_i_reg_163_reg[22]),
        .I2(j_i_i_reg_163_reg[23]),
        .I3(Q[23]),
        .O(tmp_i_i_41_fu_193_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_41_fu_193_p2_carry__1_i_2
       (.I0(Q[20]),
        .I1(j_i_i_reg_163_reg[20]),
        .I2(j_i_i_reg_163_reg[21]),
        .I3(Q[21]),
        .O(tmp_i_i_41_fu_193_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_41_fu_193_p2_carry__1_i_3
       (.I0(Q[18]),
        .I1(j_i_i_reg_163_reg[18]),
        .I2(j_i_i_reg_163_reg[19]),
        .I3(Q[19]),
        .O(tmp_i_i_41_fu_193_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_41_fu_193_p2_carry__1_i_4
       (.I0(Q[16]),
        .I1(j_i_i_reg_163_reg[16]),
        .I2(j_i_i_reg_163_reg[17]),
        .I3(Q[17]),
        .O(tmp_i_i_41_fu_193_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_41_fu_193_p2_carry__1_i_5
       (.I0(Q[22]),
        .I1(j_i_i_reg_163_reg[22]),
        .I2(Q[23]),
        .I3(j_i_i_reg_163_reg[23]),
        .O(tmp_i_i_41_fu_193_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_41_fu_193_p2_carry__1_i_6
       (.I0(Q[20]),
        .I1(j_i_i_reg_163_reg[20]),
        .I2(Q[21]),
        .I3(j_i_i_reg_163_reg[21]),
        .O(tmp_i_i_41_fu_193_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_41_fu_193_p2_carry__1_i_7
       (.I0(Q[18]),
        .I1(j_i_i_reg_163_reg[18]),
        .I2(Q[19]),
        .I3(j_i_i_reg_163_reg[19]),
        .O(tmp_i_i_41_fu_193_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_41_fu_193_p2_carry__1_i_8
       (.I0(Q[16]),
        .I1(j_i_i_reg_163_reg[16]),
        .I2(Q[17]),
        .I3(j_i_i_reg_163_reg[17]),
        .O(tmp_i_i_41_fu_193_p2_carry__1_i_8_n_0));
  CARRY4 tmp_i_i_41_fu_193_p2_carry__2
       (.CI(tmp_i_i_41_fu_193_p2_carry__1_n_0),
        .CO({tmp_i_i_41_fu_193_p2,tmp_i_i_41_fu_193_p2_carry__2_n_1,tmp_i_i_41_fu_193_p2_carry__2_n_2,tmp_i_i_41_fu_193_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_i_i_41_fu_193_p2_carry__2_i_1_n_0,tmp_i_i_41_fu_193_p2_carry__2_i_2_n_0,tmp_i_i_41_fu_193_p2_carry__2_i_3_n_0,tmp_i_i_41_fu_193_p2_carry__2_i_4_n_0}),
        .O(NLW_tmp_i_i_41_fu_193_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_i_i_41_fu_193_p2_carry__2_i_5_n_0,tmp_i_i_41_fu_193_p2_carry__2_i_6_n_0,tmp_i_i_41_fu_193_p2_carry__2_i_7_n_0,tmp_i_i_41_fu_193_p2_carry__2_i_8_n_0}));
  LUT3 #(
    .INIT(8'h04)) 
    tmp_i_i_41_fu_193_p2_carry__2_i_1
       (.I0(j_i_i_reg_163_reg[30]),
        .I1(Q[30]),
        .I2(Q[31]),
        .O(tmp_i_i_41_fu_193_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_41_fu_193_p2_carry__2_i_2
       (.I0(Q[28]),
        .I1(j_i_i_reg_163_reg[28]),
        .I2(j_i_i_reg_163_reg[29]),
        .I3(Q[29]),
        .O(tmp_i_i_41_fu_193_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_41_fu_193_p2_carry__2_i_3
       (.I0(Q[26]),
        .I1(j_i_i_reg_163_reg[26]),
        .I2(j_i_i_reg_163_reg[27]),
        .I3(Q[27]),
        .O(tmp_i_i_41_fu_193_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_41_fu_193_p2_carry__2_i_4
       (.I0(Q[24]),
        .I1(j_i_i_reg_163_reg[24]),
        .I2(j_i_i_reg_163_reg[25]),
        .I3(Q[25]),
        .O(tmp_i_i_41_fu_193_p2_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    tmp_i_i_41_fu_193_p2_carry__2_i_5
       (.I0(Q[30]),
        .I1(j_i_i_reg_163_reg[30]),
        .I2(Q[31]),
        .O(tmp_i_i_41_fu_193_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_41_fu_193_p2_carry__2_i_6
       (.I0(Q[28]),
        .I1(j_i_i_reg_163_reg[28]),
        .I2(Q[29]),
        .I3(j_i_i_reg_163_reg[29]),
        .O(tmp_i_i_41_fu_193_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_41_fu_193_p2_carry__2_i_7
       (.I0(Q[26]),
        .I1(j_i_i_reg_163_reg[26]),
        .I2(Q[27]),
        .I3(j_i_i_reg_163_reg[27]),
        .O(tmp_i_i_41_fu_193_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_41_fu_193_p2_carry__2_i_8
       (.I0(Q[24]),
        .I1(j_i_i_reg_163_reg[24]),
        .I2(Q[25]),
        .I3(j_i_i_reg_163_reg[25]),
        .O(tmp_i_i_41_fu_193_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_41_fu_193_p2_carry_i_1
       (.I0(Q[6]),
        .I1(j_i_i_reg_163_reg[6]),
        .I2(j_i_i_reg_163_reg[7]),
        .I3(Q[7]),
        .O(tmp_i_i_41_fu_193_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_41_fu_193_p2_carry_i_2
       (.I0(Q[4]),
        .I1(j_i_i_reg_163_reg[4]),
        .I2(j_i_i_reg_163_reg[5]),
        .I3(Q[5]),
        .O(tmp_i_i_41_fu_193_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_41_fu_193_p2_carry_i_3
       (.I0(Q[2]),
        .I1(j_i_i_reg_163_reg[2]),
        .I2(j_i_i_reg_163_reg[3]),
        .I3(Q[3]),
        .O(tmp_i_i_41_fu_193_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_41_fu_193_p2_carry_i_4
       (.I0(Q[0]),
        .I1(j_i_i_reg_163_reg[0]),
        .I2(j_i_i_reg_163_reg[1]),
        .I3(Q[1]),
        .O(tmp_i_i_41_fu_193_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_41_fu_193_p2_carry_i_5
       (.I0(Q[6]),
        .I1(j_i_i_reg_163_reg[6]),
        .I2(Q[7]),
        .I3(j_i_i_reg_163_reg[7]),
        .O(tmp_i_i_41_fu_193_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_41_fu_193_p2_carry_i_6
       (.I0(Q[4]),
        .I1(j_i_i_reg_163_reg[4]),
        .I2(Q[5]),
        .I3(j_i_i_reg_163_reg[5]),
        .O(tmp_i_i_41_fu_193_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_41_fu_193_p2_carry_i_7
       (.I0(Q[2]),
        .I1(j_i_i_reg_163_reg[2]),
        .I2(Q[3]),
        .I3(j_i_i_reg_163_reg[3]),
        .O(tmp_i_i_41_fu_193_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_41_fu_193_p2_carry_i_8
       (.I0(Q[0]),
        .I1(j_i_i_reg_163_reg[0]),
        .I2(Q[1]),
        .I3(j_i_i_reg_163_reg[1]),
        .O(tmp_i_i_41_fu_193_p2_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'hBBFBFBFB88888888)) 
    \tmp_i_i_41_reg_223[0]_i_1 
       (.I0(tmp_i_i_41_fu_193_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(p_src_V_V_full_n),
        .I4(imgInput1_data_V_cha_empty_n),
        .I5(tmp_i_i_41_reg_223),
        .O(\tmp_i_i_41_reg_223[0]_i_1_n_0 ));
  FDRE \tmp_i_i_41_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_i_i_41_reg_223[0]_i_1_n_0 ),
        .Q(tmp_i_i_41_reg_223),
        .R(1'b0));
  CARRY4 tmp_i_i_fu_178_p2_carry
       (.CI(1'b0),
        .CO({tmp_i_i_fu_178_p2_carry_n_0,tmp_i_i_fu_178_p2_carry_n_1,tmp_i_i_fu_178_p2_carry_n_2,tmp_i_i_fu_178_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_i_i_fu_178_p2_carry_i_1_n_0,tmp_i_i_fu_178_p2_carry_i_2_n_0,tmp_i_i_fu_178_p2_carry_i_3_n_0,tmp_i_i_fu_178_p2_carry_i_4_n_0}),
        .O(NLW_tmp_i_i_fu_178_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_i_i_fu_178_p2_carry_i_5_n_0,tmp_i_i_fu_178_p2_carry_i_6_n_0,tmp_i_i_fu_178_p2_carry_i_7_n_0,tmp_i_i_fu_178_p2_carry_i_8_n_0}));
  CARRY4 tmp_i_i_fu_178_p2_carry__0
       (.CI(tmp_i_i_fu_178_p2_carry_n_0),
        .CO({tmp_i_i_fu_178_p2_carry__0_n_0,tmp_i_i_fu_178_p2_carry__0_n_1,tmp_i_i_fu_178_p2_carry__0_n_2,tmp_i_i_fu_178_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_i_i_fu_178_p2_carry__0_i_1_n_0,tmp_i_i_fu_178_p2_carry__0_i_2_n_0,tmp_i_i_fu_178_p2_carry__0_i_3_n_0,tmp_i_i_fu_178_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_i_i_fu_178_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_i_i_fu_178_p2_carry__0_i_5_n_0,tmp_i_i_fu_178_p2_carry__0_i_6_n_0,tmp_i_i_fu_178_p2_carry__0_i_7_n_0,tmp_i_i_fu_178_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_fu_178_p2_carry__0_i_1
       (.I0(\p_src_rows_read_reg_129_reg[31] [14]),
        .I1(\i_i_i_reg_152_reg_n_0_[14] ),
        .I2(\i_i_i_reg_152_reg_n_0_[15] ),
        .I3(\p_src_rows_read_reg_129_reg[31] [15]),
        .O(tmp_i_i_fu_178_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_fu_178_p2_carry__0_i_2
       (.I0(\p_src_rows_read_reg_129_reg[31] [12]),
        .I1(\i_i_i_reg_152_reg_n_0_[12] ),
        .I2(\i_i_i_reg_152_reg_n_0_[13] ),
        .I3(\p_src_rows_read_reg_129_reg[31] [13]),
        .O(tmp_i_i_fu_178_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_fu_178_p2_carry__0_i_3
       (.I0(\p_src_rows_read_reg_129_reg[31] [10]),
        .I1(\i_i_i_reg_152_reg_n_0_[10] ),
        .I2(\i_i_i_reg_152_reg_n_0_[11] ),
        .I3(\p_src_rows_read_reg_129_reg[31] [11]),
        .O(tmp_i_i_fu_178_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_fu_178_p2_carry__0_i_4
       (.I0(\p_src_rows_read_reg_129_reg[31] [8]),
        .I1(\i_i_i_reg_152_reg_n_0_[8] ),
        .I2(\i_i_i_reg_152_reg_n_0_[9] ),
        .I3(\p_src_rows_read_reg_129_reg[31] [9]),
        .O(tmp_i_i_fu_178_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_fu_178_p2_carry__0_i_5
       (.I0(\p_src_rows_read_reg_129_reg[31] [14]),
        .I1(\i_i_i_reg_152_reg_n_0_[14] ),
        .I2(\p_src_rows_read_reg_129_reg[31] [15]),
        .I3(\i_i_i_reg_152_reg_n_0_[15] ),
        .O(tmp_i_i_fu_178_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_fu_178_p2_carry__0_i_6
       (.I0(\p_src_rows_read_reg_129_reg[31] [12]),
        .I1(\i_i_i_reg_152_reg_n_0_[12] ),
        .I2(\p_src_rows_read_reg_129_reg[31] [13]),
        .I3(\i_i_i_reg_152_reg_n_0_[13] ),
        .O(tmp_i_i_fu_178_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_fu_178_p2_carry__0_i_7
       (.I0(\p_src_rows_read_reg_129_reg[31] [10]),
        .I1(\i_i_i_reg_152_reg_n_0_[10] ),
        .I2(\p_src_rows_read_reg_129_reg[31] [11]),
        .I3(\i_i_i_reg_152_reg_n_0_[11] ),
        .O(tmp_i_i_fu_178_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_fu_178_p2_carry__0_i_8
       (.I0(\p_src_rows_read_reg_129_reg[31] [8]),
        .I1(\i_i_i_reg_152_reg_n_0_[8] ),
        .I2(\p_src_rows_read_reg_129_reg[31] [9]),
        .I3(\i_i_i_reg_152_reg_n_0_[9] ),
        .O(tmp_i_i_fu_178_p2_carry__0_i_8_n_0));
  CARRY4 tmp_i_i_fu_178_p2_carry__1
       (.CI(tmp_i_i_fu_178_p2_carry__0_n_0),
        .CO({tmp_i_i_fu_178_p2_carry__1_n_0,tmp_i_i_fu_178_p2_carry__1_n_1,tmp_i_i_fu_178_p2_carry__1_n_2,tmp_i_i_fu_178_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_i_i_fu_178_p2_carry__1_i_1_n_0,tmp_i_i_fu_178_p2_carry__1_i_2_n_0,tmp_i_i_fu_178_p2_carry__1_i_3_n_0,tmp_i_i_fu_178_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_i_i_fu_178_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_i_i_fu_178_p2_carry__1_i_5_n_0,tmp_i_i_fu_178_p2_carry__1_i_6_n_0,tmp_i_i_fu_178_p2_carry__1_i_7_n_0,tmp_i_i_fu_178_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_fu_178_p2_carry__1_i_1
       (.I0(\p_src_rows_read_reg_129_reg[31] [22]),
        .I1(\i_i_i_reg_152_reg_n_0_[22] ),
        .I2(\i_i_i_reg_152_reg_n_0_[23] ),
        .I3(\p_src_rows_read_reg_129_reg[31] [23]),
        .O(tmp_i_i_fu_178_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_fu_178_p2_carry__1_i_2
       (.I0(\p_src_rows_read_reg_129_reg[31] [20]),
        .I1(\i_i_i_reg_152_reg_n_0_[20] ),
        .I2(\i_i_i_reg_152_reg_n_0_[21] ),
        .I3(\p_src_rows_read_reg_129_reg[31] [21]),
        .O(tmp_i_i_fu_178_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_fu_178_p2_carry__1_i_3
       (.I0(\p_src_rows_read_reg_129_reg[31] [18]),
        .I1(\i_i_i_reg_152_reg_n_0_[18] ),
        .I2(\i_i_i_reg_152_reg_n_0_[19] ),
        .I3(\p_src_rows_read_reg_129_reg[31] [19]),
        .O(tmp_i_i_fu_178_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_fu_178_p2_carry__1_i_4
       (.I0(\p_src_rows_read_reg_129_reg[31] [16]),
        .I1(\i_i_i_reg_152_reg_n_0_[16] ),
        .I2(\i_i_i_reg_152_reg_n_0_[17] ),
        .I3(\p_src_rows_read_reg_129_reg[31] [17]),
        .O(tmp_i_i_fu_178_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_fu_178_p2_carry__1_i_5
       (.I0(\p_src_rows_read_reg_129_reg[31] [22]),
        .I1(\i_i_i_reg_152_reg_n_0_[22] ),
        .I2(\p_src_rows_read_reg_129_reg[31] [23]),
        .I3(\i_i_i_reg_152_reg_n_0_[23] ),
        .O(tmp_i_i_fu_178_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_fu_178_p2_carry__1_i_6
       (.I0(\p_src_rows_read_reg_129_reg[31] [20]),
        .I1(\i_i_i_reg_152_reg_n_0_[20] ),
        .I2(\p_src_rows_read_reg_129_reg[31] [21]),
        .I3(\i_i_i_reg_152_reg_n_0_[21] ),
        .O(tmp_i_i_fu_178_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_fu_178_p2_carry__1_i_7
       (.I0(\p_src_rows_read_reg_129_reg[31] [18]),
        .I1(\i_i_i_reg_152_reg_n_0_[18] ),
        .I2(\p_src_rows_read_reg_129_reg[31] [19]),
        .I3(\i_i_i_reg_152_reg_n_0_[19] ),
        .O(tmp_i_i_fu_178_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_fu_178_p2_carry__1_i_8
       (.I0(\p_src_rows_read_reg_129_reg[31] [16]),
        .I1(\i_i_i_reg_152_reg_n_0_[16] ),
        .I2(\p_src_rows_read_reg_129_reg[31] [17]),
        .I3(\i_i_i_reg_152_reg_n_0_[17] ),
        .O(tmp_i_i_fu_178_p2_carry__1_i_8_n_0));
  CARRY4 tmp_i_i_fu_178_p2_carry__2
       (.CI(tmp_i_i_fu_178_p2_carry__1_n_0),
        .CO({tmp_i_i_fu_178_p2,tmp_i_i_fu_178_p2_carry__2_n_1,tmp_i_i_fu_178_p2_carry__2_n_2,tmp_i_i_fu_178_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_i_i_fu_178_p2_carry__2_i_1_n_0,tmp_i_i_fu_178_p2_carry__2_i_2_n_0,tmp_i_i_fu_178_p2_carry__2_i_3_n_0,tmp_i_i_fu_178_p2_carry__2_i_4_n_0}),
        .O(NLW_tmp_i_i_fu_178_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_i_i_fu_178_p2_carry__2_i_5_n_0,tmp_i_i_fu_178_p2_carry__2_i_6_n_0,tmp_i_i_fu_178_p2_carry__2_i_7_n_0,tmp_i_i_fu_178_p2_carry__2_i_8_n_0}));
  LUT3 #(
    .INIT(8'h04)) 
    tmp_i_i_fu_178_p2_carry__2_i_1
       (.I0(\i_i_i_reg_152_reg_n_0_[30] ),
        .I1(\p_src_rows_read_reg_129_reg[31] [30]),
        .I2(\p_src_rows_read_reg_129_reg[31] [31]),
        .O(tmp_i_i_fu_178_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_fu_178_p2_carry__2_i_2
       (.I0(\p_src_rows_read_reg_129_reg[31] [28]),
        .I1(\i_i_i_reg_152_reg_n_0_[28] ),
        .I2(\i_i_i_reg_152_reg_n_0_[29] ),
        .I3(\p_src_rows_read_reg_129_reg[31] [29]),
        .O(tmp_i_i_fu_178_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_fu_178_p2_carry__2_i_3
       (.I0(\p_src_rows_read_reg_129_reg[31] [26]),
        .I1(\i_i_i_reg_152_reg_n_0_[26] ),
        .I2(\i_i_i_reg_152_reg_n_0_[27] ),
        .I3(\p_src_rows_read_reg_129_reg[31] [27]),
        .O(tmp_i_i_fu_178_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_fu_178_p2_carry__2_i_4
       (.I0(\p_src_rows_read_reg_129_reg[31] [24]),
        .I1(\i_i_i_reg_152_reg_n_0_[24] ),
        .I2(\i_i_i_reg_152_reg_n_0_[25] ),
        .I3(\p_src_rows_read_reg_129_reg[31] [25]),
        .O(tmp_i_i_fu_178_p2_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    tmp_i_i_fu_178_p2_carry__2_i_5
       (.I0(\p_src_rows_read_reg_129_reg[31] [30]),
        .I1(\i_i_i_reg_152_reg_n_0_[30] ),
        .I2(\p_src_rows_read_reg_129_reg[31] [31]),
        .O(tmp_i_i_fu_178_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_fu_178_p2_carry__2_i_6
       (.I0(\p_src_rows_read_reg_129_reg[31] [28]),
        .I1(\i_i_i_reg_152_reg_n_0_[28] ),
        .I2(\p_src_rows_read_reg_129_reg[31] [29]),
        .I3(\i_i_i_reg_152_reg_n_0_[29] ),
        .O(tmp_i_i_fu_178_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_fu_178_p2_carry__2_i_7
       (.I0(\p_src_rows_read_reg_129_reg[31] [26]),
        .I1(\i_i_i_reg_152_reg_n_0_[26] ),
        .I2(\p_src_rows_read_reg_129_reg[31] [27]),
        .I3(\i_i_i_reg_152_reg_n_0_[27] ),
        .O(tmp_i_i_fu_178_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_fu_178_p2_carry__2_i_8
       (.I0(\p_src_rows_read_reg_129_reg[31] [24]),
        .I1(\i_i_i_reg_152_reg_n_0_[24] ),
        .I2(\p_src_rows_read_reg_129_reg[31] [25]),
        .I3(\i_i_i_reg_152_reg_n_0_[25] ),
        .O(tmp_i_i_fu_178_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_fu_178_p2_carry_i_1
       (.I0(\p_src_rows_read_reg_129_reg[31] [6]),
        .I1(\i_i_i_reg_152_reg_n_0_[6] ),
        .I2(\i_i_i_reg_152_reg_n_0_[7] ),
        .I3(\p_src_rows_read_reg_129_reg[31] [7]),
        .O(tmp_i_i_fu_178_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_fu_178_p2_carry_i_2
       (.I0(\p_src_rows_read_reg_129_reg[31] [4]),
        .I1(\i_i_i_reg_152_reg_n_0_[4] ),
        .I2(\i_i_i_reg_152_reg_n_0_[5] ),
        .I3(\p_src_rows_read_reg_129_reg[31] [5]),
        .O(tmp_i_i_fu_178_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_fu_178_p2_carry_i_3
       (.I0(\p_src_rows_read_reg_129_reg[31] [2]),
        .I1(\i_i_i_reg_152_reg_n_0_[2] ),
        .I2(\i_i_i_reg_152_reg_n_0_[3] ),
        .I3(\p_src_rows_read_reg_129_reg[31] [3]),
        .O(tmp_i_i_fu_178_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_fu_178_p2_carry_i_4
       (.I0(\p_src_rows_read_reg_129_reg[31] [0]),
        .I1(\i_i_i_reg_152_reg_n_0_[0] ),
        .I2(\i_i_i_reg_152_reg_n_0_[1] ),
        .I3(\p_src_rows_read_reg_129_reg[31] [1]),
        .O(tmp_i_i_fu_178_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_fu_178_p2_carry_i_5
       (.I0(\p_src_rows_read_reg_129_reg[31] [6]),
        .I1(\i_i_i_reg_152_reg_n_0_[6] ),
        .I2(\p_src_rows_read_reg_129_reg[31] [7]),
        .I3(\i_i_i_reg_152_reg_n_0_[7] ),
        .O(tmp_i_i_fu_178_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_fu_178_p2_carry_i_6
       (.I0(\p_src_rows_read_reg_129_reg[31] [4]),
        .I1(\i_i_i_reg_152_reg_n_0_[4] ),
        .I2(\p_src_rows_read_reg_129_reg[31] [5]),
        .I3(\i_i_i_reg_152_reg_n_0_[5] ),
        .O(tmp_i_i_fu_178_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_fu_178_p2_carry_i_7
       (.I0(\p_src_rows_read_reg_129_reg[31] [2]),
        .I1(\i_i_i_reg_152_reg_n_0_[2] ),
        .I2(\p_src_rows_read_reg_129_reg[31] [3]),
        .I3(\i_i_i_reg_152_reg_n_0_[3] ),
        .O(tmp_i_i_fu_178_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_fu_178_p2_carry_i_8
       (.I0(\p_src_rows_read_reg_129_reg[31] [0]),
        .I1(\i_i_i_reg_152_reg_n_0_[0] ),
        .I2(\p_src_rows_read_reg_129_reg[31] [1]),
        .I3(\i_i_i_reg_152_reg_n_0_[1] ),
        .O(tmp_i_i_fu_178_p2_carry_i_8_n_0));
endmodule

module system_sobel_ip_0_1_Sobel_Loop_2_proc62
   (CO,
    mOutPtr110_out,
    grp_Sobel_fu_94_p_dst_maty_data_V_write,
    mOutPtr110_out_0,
    Q,
    ap_sync_reg_grp_Sobel_fu_94_ap_done_reg,
    D,
    Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read,
    start_once_reg_reg,
    ap_sync_grp_Sobel_fu_94_ap_done,
    shiftReg_ce,
    shiftReg_ce_0,
    \mOutPtr_reg[0] ,
    ap_sync_reg_grp_Sobel_fu_94_ap_done_reg_0,
    ap_clk,
    ap_rst_n,
    p_dstx_V_V_empty_n,
    ap_enable_reg_pp1_iter5_reg,
    p_dsty_V_V_empty_n,
    ap_enable_reg_pp1_iter5_reg_0,
    Sobel_Loop_2_proc62_U0_ap_start,
    p_dst_matx_cols_read_s_empty_n,
    p_dst_matx_rows_read_s_empty_n,
    \ap_CS_fsm_reg[1]_0 ,
    E,
    ap_sync_reg_grp_Sobel_fu_94_ap_done,
    ap_sync_grp_Sobel_fu_94_ap_ready,
    imgOutput1_data_V_ch_full_n,
    imgOutput2_data_V_ch_full_n,
    sobel_accel_U0_ap_start,
    start_once_reg,
    start_for_xfMat2AXIvideo57_U0_full_n,
    out,
    ap_rst_n_inv,
    \p_dstgx_rows_read_reg_114_reg[31] );
  output [0:0]CO;
  output mOutPtr110_out;
  output grp_Sobel_fu_94_p_dst_maty_data_V_write;
  output mOutPtr110_out_0;
  output [0:0]Q;
  output ap_sync_reg_grp_Sobel_fu_94_ap_done_reg;
  output [1:0]D;
  output Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read;
  output start_once_reg_reg;
  output ap_sync_grp_Sobel_fu_94_ap_done;
  output shiftReg_ce;
  output shiftReg_ce_0;
  output \mOutPtr_reg[0] ;
  output ap_sync_reg_grp_Sobel_fu_94_ap_done_reg_0;
  input ap_clk;
  input ap_rst_n;
  input p_dstx_V_V_empty_n;
  input ap_enable_reg_pp1_iter5_reg;
  input p_dsty_V_V_empty_n;
  input ap_enable_reg_pp1_iter5_reg_0;
  input Sobel_Loop_2_proc62_U0_ap_start;
  input p_dst_matx_cols_read_s_empty_n;
  input p_dst_matx_rows_read_s_empty_n;
  input [1:0]\ap_CS_fsm_reg[1]_0 ;
  input [0:0]E;
  input ap_sync_reg_grp_Sobel_fu_94_ap_done;
  input ap_sync_grp_Sobel_fu_94_ap_ready;
  input imgOutput1_data_V_ch_full_n;
  input imgOutput2_data_V_ch_full_n;
  input sobel_accel_U0_ap_start;
  input start_once_reg;
  input start_for_xfMat2AXIvideo57_U0_full_n;
  input [31:0]out;
  input ap_rst_n_inv;
  input [31:0]\p_dstgx_rows_read_reg_114_reg[31] ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire Sobel_Loop_2_proc62_U0_ap_start;
  wire Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read;
  wire ap_CS_fsm_pp0_stage0;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone9_out__7;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter0_i_2__3_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp1_iter5_reg;
  wire ap_enable_reg_pp1_iter5_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_grp_Sobel_fu_94_ap_done;
  wire ap_sync_grp_Sobel_fu_94_ap_ready;
  wire ap_sync_reg_grp_Sobel_fu_94_ap_done;
  wire ap_sync_reg_grp_Sobel_fu_94_ap_done_reg;
  wire ap_sync_reg_grp_Sobel_fu_94_ap_done_reg_0;
  wire grp_Sobel_fu_94_p_dst_maty_data_V_write;
  wire i1_i_reg_94;
  wire \i1_i_reg_94_reg_n_0_[0] ;
  wire \i1_i_reg_94_reg_n_0_[10] ;
  wire \i1_i_reg_94_reg_n_0_[11] ;
  wire \i1_i_reg_94_reg_n_0_[12] ;
  wire \i1_i_reg_94_reg_n_0_[13] ;
  wire \i1_i_reg_94_reg_n_0_[14] ;
  wire \i1_i_reg_94_reg_n_0_[15] ;
  wire \i1_i_reg_94_reg_n_0_[16] ;
  wire \i1_i_reg_94_reg_n_0_[17] ;
  wire \i1_i_reg_94_reg_n_0_[18] ;
  wire \i1_i_reg_94_reg_n_0_[19] ;
  wire \i1_i_reg_94_reg_n_0_[1] ;
  wire \i1_i_reg_94_reg_n_0_[20] ;
  wire \i1_i_reg_94_reg_n_0_[21] ;
  wire \i1_i_reg_94_reg_n_0_[22] ;
  wire \i1_i_reg_94_reg_n_0_[23] ;
  wire \i1_i_reg_94_reg_n_0_[24] ;
  wire \i1_i_reg_94_reg_n_0_[25] ;
  wire \i1_i_reg_94_reg_n_0_[26] ;
  wire \i1_i_reg_94_reg_n_0_[27] ;
  wire \i1_i_reg_94_reg_n_0_[28] ;
  wire \i1_i_reg_94_reg_n_0_[29] ;
  wire \i1_i_reg_94_reg_n_0_[2] ;
  wire \i1_i_reg_94_reg_n_0_[30] ;
  wire \i1_i_reg_94_reg_n_0_[3] ;
  wire \i1_i_reg_94_reg_n_0_[4] ;
  wire \i1_i_reg_94_reg_n_0_[5] ;
  wire \i1_i_reg_94_reg_n_0_[6] ;
  wire \i1_i_reg_94_reg_n_0_[7] ;
  wire \i1_i_reg_94_reg_n_0_[8] ;
  wire \i1_i_reg_94_reg_n_0_[9] ;
  wire [30:0]i_fu_125_p2;
  wire [30:0]i_reg_160;
  wire \i_reg_160_reg[12]_i_1_n_0 ;
  wire \i_reg_160_reg[12]_i_1_n_1 ;
  wire \i_reg_160_reg[12]_i_1_n_2 ;
  wire \i_reg_160_reg[12]_i_1_n_3 ;
  wire \i_reg_160_reg[16]_i_1_n_0 ;
  wire \i_reg_160_reg[16]_i_1_n_1 ;
  wire \i_reg_160_reg[16]_i_1_n_2 ;
  wire \i_reg_160_reg[16]_i_1_n_3 ;
  wire \i_reg_160_reg[20]_i_1_n_0 ;
  wire \i_reg_160_reg[20]_i_1_n_1 ;
  wire \i_reg_160_reg[20]_i_1_n_2 ;
  wire \i_reg_160_reg[20]_i_1_n_3 ;
  wire \i_reg_160_reg[24]_i_1_n_0 ;
  wire \i_reg_160_reg[24]_i_1_n_1 ;
  wire \i_reg_160_reg[24]_i_1_n_2 ;
  wire \i_reg_160_reg[24]_i_1_n_3 ;
  wire \i_reg_160_reg[28]_i_1_n_0 ;
  wire \i_reg_160_reg[28]_i_1_n_1 ;
  wire \i_reg_160_reg[28]_i_1_n_2 ;
  wire \i_reg_160_reg[28]_i_1_n_3 ;
  wire \i_reg_160_reg[30]_i_1_n_3 ;
  wire \i_reg_160_reg[4]_i_1_n_0 ;
  wire \i_reg_160_reg[4]_i_1_n_1 ;
  wire \i_reg_160_reg[4]_i_1_n_2 ;
  wire \i_reg_160_reg[4]_i_1_n_3 ;
  wire \i_reg_160_reg[8]_i_1_n_0 ;
  wire \i_reg_160_reg[8]_i_1_n_1 ;
  wire \i_reg_160_reg[8]_i_1_n_2 ;
  wire \i_reg_160_reg[8]_i_1_n_3 ;
  wire imgOutput1_data_V_ch_full_n;
  wire imgOutput2_data_V_ch_full_n;
  wire j2_i_reg_105;
  wire j2_i_reg_1050;
  wire \j2_i_reg_105[0]_i_4_n_0 ;
  wire [30:0]j2_i_reg_105_reg;
  wire \j2_i_reg_105_reg[0]_i_3_n_0 ;
  wire \j2_i_reg_105_reg[0]_i_3_n_1 ;
  wire \j2_i_reg_105_reg[0]_i_3_n_2 ;
  wire \j2_i_reg_105_reg[0]_i_3_n_3 ;
  wire \j2_i_reg_105_reg[0]_i_3_n_4 ;
  wire \j2_i_reg_105_reg[0]_i_3_n_5 ;
  wire \j2_i_reg_105_reg[0]_i_3_n_6 ;
  wire \j2_i_reg_105_reg[0]_i_3_n_7 ;
  wire \j2_i_reg_105_reg[12]_i_1_n_0 ;
  wire \j2_i_reg_105_reg[12]_i_1_n_1 ;
  wire \j2_i_reg_105_reg[12]_i_1_n_2 ;
  wire \j2_i_reg_105_reg[12]_i_1_n_3 ;
  wire \j2_i_reg_105_reg[12]_i_1_n_4 ;
  wire \j2_i_reg_105_reg[12]_i_1_n_5 ;
  wire \j2_i_reg_105_reg[12]_i_1_n_6 ;
  wire \j2_i_reg_105_reg[12]_i_1_n_7 ;
  wire \j2_i_reg_105_reg[16]_i_1_n_0 ;
  wire \j2_i_reg_105_reg[16]_i_1_n_1 ;
  wire \j2_i_reg_105_reg[16]_i_1_n_2 ;
  wire \j2_i_reg_105_reg[16]_i_1_n_3 ;
  wire \j2_i_reg_105_reg[16]_i_1_n_4 ;
  wire \j2_i_reg_105_reg[16]_i_1_n_5 ;
  wire \j2_i_reg_105_reg[16]_i_1_n_6 ;
  wire \j2_i_reg_105_reg[16]_i_1_n_7 ;
  wire \j2_i_reg_105_reg[20]_i_1_n_0 ;
  wire \j2_i_reg_105_reg[20]_i_1_n_1 ;
  wire \j2_i_reg_105_reg[20]_i_1_n_2 ;
  wire \j2_i_reg_105_reg[20]_i_1_n_3 ;
  wire \j2_i_reg_105_reg[20]_i_1_n_4 ;
  wire \j2_i_reg_105_reg[20]_i_1_n_5 ;
  wire \j2_i_reg_105_reg[20]_i_1_n_6 ;
  wire \j2_i_reg_105_reg[20]_i_1_n_7 ;
  wire \j2_i_reg_105_reg[24]_i_1_n_0 ;
  wire \j2_i_reg_105_reg[24]_i_1_n_1 ;
  wire \j2_i_reg_105_reg[24]_i_1_n_2 ;
  wire \j2_i_reg_105_reg[24]_i_1_n_3 ;
  wire \j2_i_reg_105_reg[24]_i_1_n_4 ;
  wire \j2_i_reg_105_reg[24]_i_1_n_5 ;
  wire \j2_i_reg_105_reg[24]_i_1_n_6 ;
  wire \j2_i_reg_105_reg[24]_i_1_n_7 ;
  wire \j2_i_reg_105_reg[28]_i_1_n_2 ;
  wire \j2_i_reg_105_reg[28]_i_1_n_3 ;
  wire \j2_i_reg_105_reg[28]_i_1_n_5 ;
  wire \j2_i_reg_105_reg[28]_i_1_n_6 ;
  wire \j2_i_reg_105_reg[28]_i_1_n_7 ;
  wire \j2_i_reg_105_reg[4]_i_1_n_0 ;
  wire \j2_i_reg_105_reg[4]_i_1_n_1 ;
  wire \j2_i_reg_105_reg[4]_i_1_n_2 ;
  wire \j2_i_reg_105_reg[4]_i_1_n_3 ;
  wire \j2_i_reg_105_reg[4]_i_1_n_4 ;
  wire \j2_i_reg_105_reg[4]_i_1_n_5 ;
  wire \j2_i_reg_105_reg[4]_i_1_n_6 ;
  wire \j2_i_reg_105_reg[4]_i_1_n_7 ;
  wire \j2_i_reg_105_reg[8]_i_1_n_0 ;
  wire \j2_i_reg_105_reg[8]_i_1_n_1 ;
  wire \j2_i_reg_105_reg[8]_i_1_n_2 ;
  wire \j2_i_reg_105_reg[8]_i_1_n_3 ;
  wire \j2_i_reg_105_reg[8]_i_1_n_4 ;
  wire \j2_i_reg_105_reg[8]_i_1_n_5 ;
  wire \j2_i_reg_105_reg[8]_i_1_n_6 ;
  wire \j2_i_reg_105_reg[8]_i_1_n_7 ;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr_reg[0] ;
  wire [31:0]out;
  wire [31:0]p_dst_matx_cols_read_1_reg_151;
  wire p_dst_matx_cols_read_s_empty_n;
  wire [31:0]p_dst_matx_rows_read_1_reg_146;
  wire p_dst_matx_rows_read_s_empty_n;
  wire [31:0]\p_dstgx_rows_read_reg_114_reg[31] ;
  wire p_dstx_V_V_empty_n;
  wire p_dsty_V_V_empty_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire sobel_accel_U0_ap_start;
  wire start_for_xfMat2AXIvideo57_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire tmp_19_i_fu_120_p2_carry__0_i_1_n_0;
  wire tmp_19_i_fu_120_p2_carry__0_i_2_n_0;
  wire tmp_19_i_fu_120_p2_carry__0_i_3_n_0;
  wire tmp_19_i_fu_120_p2_carry__0_i_4_n_0;
  wire tmp_19_i_fu_120_p2_carry__0_i_5_n_0;
  wire tmp_19_i_fu_120_p2_carry__0_i_6_n_0;
  wire tmp_19_i_fu_120_p2_carry__0_i_7_n_0;
  wire tmp_19_i_fu_120_p2_carry__0_i_8_n_0;
  wire tmp_19_i_fu_120_p2_carry__0_n_0;
  wire tmp_19_i_fu_120_p2_carry__0_n_1;
  wire tmp_19_i_fu_120_p2_carry__0_n_2;
  wire tmp_19_i_fu_120_p2_carry__0_n_3;
  wire tmp_19_i_fu_120_p2_carry__1_i_1_n_0;
  wire tmp_19_i_fu_120_p2_carry__1_i_2_n_0;
  wire tmp_19_i_fu_120_p2_carry__1_i_3_n_0;
  wire tmp_19_i_fu_120_p2_carry__1_i_4_n_0;
  wire tmp_19_i_fu_120_p2_carry__1_i_5_n_0;
  wire tmp_19_i_fu_120_p2_carry__1_i_6_n_0;
  wire tmp_19_i_fu_120_p2_carry__1_i_7_n_0;
  wire tmp_19_i_fu_120_p2_carry__1_i_8_n_0;
  wire tmp_19_i_fu_120_p2_carry__1_n_0;
  wire tmp_19_i_fu_120_p2_carry__1_n_1;
  wire tmp_19_i_fu_120_p2_carry__1_n_2;
  wire tmp_19_i_fu_120_p2_carry__1_n_3;
  wire tmp_19_i_fu_120_p2_carry__2_i_1_n_0;
  wire tmp_19_i_fu_120_p2_carry__2_i_2_n_0;
  wire tmp_19_i_fu_120_p2_carry__2_i_3_n_0;
  wire tmp_19_i_fu_120_p2_carry__2_i_4_n_0;
  wire tmp_19_i_fu_120_p2_carry__2_i_5_n_0;
  wire tmp_19_i_fu_120_p2_carry__2_i_6_n_0;
  wire tmp_19_i_fu_120_p2_carry__2_i_7_n_0;
  wire tmp_19_i_fu_120_p2_carry__2_i_8_n_0;
  wire tmp_19_i_fu_120_p2_carry__2_n_1;
  wire tmp_19_i_fu_120_p2_carry__2_n_2;
  wire tmp_19_i_fu_120_p2_carry__2_n_3;
  wire tmp_19_i_fu_120_p2_carry_i_1_n_0;
  wire tmp_19_i_fu_120_p2_carry_i_2_n_0;
  wire tmp_19_i_fu_120_p2_carry_i_3_n_0;
  wire tmp_19_i_fu_120_p2_carry_i_4_n_0;
  wire tmp_19_i_fu_120_p2_carry_i_5_n_0;
  wire tmp_19_i_fu_120_p2_carry_i_6_n_0;
  wire tmp_19_i_fu_120_p2_carry_i_7_n_0;
  wire tmp_19_i_fu_120_p2_carry_i_8_n_0;
  wire tmp_19_i_fu_120_p2_carry_n_0;
  wire tmp_19_i_fu_120_p2_carry_n_1;
  wire tmp_19_i_fu_120_p2_carry_n_2;
  wire tmp_19_i_fu_120_p2_carry_n_3;
  wire tmp_25_i_fu_135_p2;
  wire tmp_25_i_fu_135_p2_carry__0_i_1_n_0;
  wire tmp_25_i_fu_135_p2_carry__0_i_2_n_0;
  wire tmp_25_i_fu_135_p2_carry__0_i_3_n_0;
  wire tmp_25_i_fu_135_p2_carry__0_i_4_n_0;
  wire tmp_25_i_fu_135_p2_carry__0_i_5_n_0;
  wire tmp_25_i_fu_135_p2_carry__0_i_6_n_0;
  wire tmp_25_i_fu_135_p2_carry__0_i_7_n_0;
  wire tmp_25_i_fu_135_p2_carry__0_i_8_n_0;
  wire tmp_25_i_fu_135_p2_carry__0_n_0;
  wire tmp_25_i_fu_135_p2_carry__0_n_1;
  wire tmp_25_i_fu_135_p2_carry__0_n_2;
  wire tmp_25_i_fu_135_p2_carry__0_n_3;
  wire tmp_25_i_fu_135_p2_carry__1_i_1_n_0;
  wire tmp_25_i_fu_135_p2_carry__1_i_2_n_0;
  wire tmp_25_i_fu_135_p2_carry__1_i_3_n_0;
  wire tmp_25_i_fu_135_p2_carry__1_i_4_n_0;
  wire tmp_25_i_fu_135_p2_carry__1_i_5_n_0;
  wire tmp_25_i_fu_135_p2_carry__1_i_6_n_0;
  wire tmp_25_i_fu_135_p2_carry__1_i_7_n_0;
  wire tmp_25_i_fu_135_p2_carry__1_i_8_n_0;
  wire tmp_25_i_fu_135_p2_carry__1_n_0;
  wire tmp_25_i_fu_135_p2_carry__1_n_1;
  wire tmp_25_i_fu_135_p2_carry__1_n_2;
  wire tmp_25_i_fu_135_p2_carry__1_n_3;
  wire tmp_25_i_fu_135_p2_carry__2_i_1_n_0;
  wire tmp_25_i_fu_135_p2_carry__2_i_2_n_0;
  wire tmp_25_i_fu_135_p2_carry__2_i_3_n_0;
  wire tmp_25_i_fu_135_p2_carry__2_i_4_n_0;
  wire tmp_25_i_fu_135_p2_carry__2_i_5_n_0;
  wire tmp_25_i_fu_135_p2_carry__2_i_6_n_0;
  wire tmp_25_i_fu_135_p2_carry__2_i_7_n_0;
  wire tmp_25_i_fu_135_p2_carry__2_i_8_n_0;
  wire tmp_25_i_fu_135_p2_carry__2_n_1;
  wire tmp_25_i_fu_135_p2_carry__2_n_2;
  wire tmp_25_i_fu_135_p2_carry__2_n_3;
  wire tmp_25_i_fu_135_p2_carry_i_1_n_0;
  wire tmp_25_i_fu_135_p2_carry_i_2_n_0;
  wire tmp_25_i_fu_135_p2_carry_i_3_n_0;
  wire tmp_25_i_fu_135_p2_carry_i_4_n_0;
  wire tmp_25_i_fu_135_p2_carry_i_5_n_0;
  wire tmp_25_i_fu_135_p2_carry_i_6_n_0;
  wire tmp_25_i_fu_135_p2_carry_i_7_n_0;
  wire tmp_25_i_fu_135_p2_carry_i_8_n_0;
  wire tmp_25_i_fu_135_p2_carry_n_0;
  wire tmp_25_i_fu_135_p2_carry_n_1;
  wire tmp_25_i_fu_135_p2_carry_n_2;
  wire tmp_25_i_fu_135_p2_carry_n_3;
  wire tmp_25_i_reg_165;
  wire \tmp_25_i_reg_165[0]_i_1_n_0 ;
  wire [3:1]\NLW_i_reg_160_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_reg_160_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_j2_i_reg_105_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_j2_i_reg_105_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_tmp_19_i_fu_120_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_19_i_fu_120_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_19_i_fu_120_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_19_i_fu_120_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_tmp_25_i_fu_135_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_25_i_fu_135_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_25_i_fu_135_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_25_i_fu_135_p2_carry__2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(imgOutput1_data_V_ch_full_n),
        .I1(ap_block_pp0_stage0_subdone9_out__7),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(tmp_25_i_reg_165),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(\ap_CS_fsm_reg[1]_0 [1]),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(ap_block_pp0_stage0_subdone9_out__7),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_25_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\ap_CS_fsm_reg[1]_0 [1]),
        .I5(imgOutput2_data_V_ch_full_n),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h2E)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(ap_sync_reg_grp_Sobel_fu_94_ap_done_reg),
        .I1(\ap_CS_fsm_reg[1]_0 [0]),
        .I2(E),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h44F4)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(Q),
        .I3(CO),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hD1)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_sync_reg_grp_Sobel_fu_94_ap_done_reg),
        .I1(\ap_CS_fsm_reg[1]_0 [0]),
        .I2(E),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(p_dst_matx_rows_read_s_empty_n),
        .I2(p_dst_matx_cols_read_s_empty_n),
        .I3(ap_done_reg),
        .I4(Sobel_Loop_2_proc62_U0_ap_start),
        .I5(ap_CS_fsm_state5),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(Q),
        .I1(CO),
        .I2(ap_block_pp0_stage0_subdone9_out__7),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(tmp_25_i_fu_135_p2),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_25_i_fu_135_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_block_pp0_stage0_subdone9_out__7),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h2A00AA00AA00AA00)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(imgOutput1_data_V_ch_full_n),
        .I2(p_dsty_V_V_empty_n),
        .I3(tmp_25_i_reg_165),
        .I4(imgOutput2_data_V_ch_full_n),
        .I5(p_dstx_V_V_empty_n),
        .O(ap_block_pp0_stage0_subdone9_out__7));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h0000AE00)) 
    ap_done_reg_i_1
       (.I0(ap_done_reg),
        .I1(Q),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(ap_sync_reg_grp_Sobel_fu_94_ap_done_reg),
        .O(ap_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter0_i_2__3_n_0),
        .I5(tmp_25_i_fu_135_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2__3
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone9_out__7),
        .O(ap_enable_reg_pp0_iter0_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A0C0C000A00000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter00),
        .I4(ap_block_pp0_stage0_subdone9_out__7),
        .I5(tmp_25_i_fu_135_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter1_i_2__1
       (.I0(Q),
        .I1(CO),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    ap_sync_reg_grp_Sobel_fu_94_ap_done_i_1
       (.I0(ap_sync_reg_grp_Sobel_fu_94_ap_done),
        .I1(CO),
        .I2(Q),
        .I3(ap_done_reg),
        .I4(ap_rst_n),
        .I5(ap_sync_reg_grp_Sobel_fu_94_ap_done_reg),
        .O(ap_sync_reg_grp_Sobel_fu_94_ap_done_reg_0));
  LUT6 #(
    .INIT(64'hFFAE000000000000)) 
    ap_sync_reg_grp_Sobel_fu_94_ap_done_i_2
       (.I0(ap_done_reg),
        .I1(Q),
        .I2(CO),
        .I3(ap_sync_reg_grp_Sobel_fu_94_ap_done),
        .I4(ap_sync_grp_Sobel_fu_94_ap_ready),
        .I5(\ap_CS_fsm_reg[1]_0 [1]),
        .O(ap_sync_reg_grp_Sobel_fu_94_ap_done_reg));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \i1_i_reg_94[30]_i_1 
       (.I0(Sobel_Loop_2_proc62_U0_ap_start),
        .I1(ap_done_reg),
        .I2(p_dst_matx_cols_read_s_empty_n),
        .I3(p_dst_matx_rows_read_s_empty_n),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_CS_fsm_state5),
        .O(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[0]),
        .Q(\i1_i_reg_94_reg_n_0_[0] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[10]),
        .Q(\i1_i_reg_94_reg_n_0_[10] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[11]),
        .Q(\i1_i_reg_94_reg_n_0_[11] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[12]),
        .Q(\i1_i_reg_94_reg_n_0_[12] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[13]),
        .Q(\i1_i_reg_94_reg_n_0_[13] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[14]),
        .Q(\i1_i_reg_94_reg_n_0_[14] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[15]),
        .Q(\i1_i_reg_94_reg_n_0_[15] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[16]),
        .Q(\i1_i_reg_94_reg_n_0_[16] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[17]),
        .Q(\i1_i_reg_94_reg_n_0_[17] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[18]),
        .Q(\i1_i_reg_94_reg_n_0_[18] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[19]),
        .Q(\i1_i_reg_94_reg_n_0_[19] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[1]),
        .Q(\i1_i_reg_94_reg_n_0_[1] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[20]),
        .Q(\i1_i_reg_94_reg_n_0_[20] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[21]),
        .Q(\i1_i_reg_94_reg_n_0_[21] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[22]),
        .Q(\i1_i_reg_94_reg_n_0_[22] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[23]),
        .Q(\i1_i_reg_94_reg_n_0_[23] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[24]),
        .Q(\i1_i_reg_94_reg_n_0_[24] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[25]),
        .Q(\i1_i_reg_94_reg_n_0_[25] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[26]),
        .Q(\i1_i_reg_94_reg_n_0_[26] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[27]),
        .Q(\i1_i_reg_94_reg_n_0_[27] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[28]),
        .Q(\i1_i_reg_94_reg_n_0_[28] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[29]),
        .Q(\i1_i_reg_94_reg_n_0_[29] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[2]),
        .Q(\i1_i_reg_94_reg_n_0_[2] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[30]),
        .Q(\i1_i_reg_94_reg_n_0_[30] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[3]),
        .Q(\i1_i_reg_94_reg_n_0_[3] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[4]),
        .Q(\i1_i_reg_94_reg_n_0_[4] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[5]),
        .Q(\i1_i_reg_94_reg_n_0_[5] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[6]),
        .Q(\i1_i_reg_94_reg_n_0_[6] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[7]),
        .Q(\i1_i_reg_94_reg_n_0_[7] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[8]),
        .Q(\i1_i_reg_94_reg_n_0_[8] ),
        .R(i1_i_reg_94));
  FDRE \i1_i_reg_94_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_160[9]),
        .Q(\i1_i_reg_94_reg_n_0_[9] ),
        .R(i1_i_reg_94));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_160[0]_i_1 
       (.I0(\i1_i_reg_94_reg_n_0_[0] ),
        .O(i_fu_125_p2[0]));
  FDRE \i_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[0]),
        .Q(i_reg_160[0]),
        .R(1'b0));
  FDRE \i_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[10]),
        .Q(i_reg_160[10]),
        .R(1'b0));
  FDRE \i_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[11]),
        .Q(i_reg_160[11]),
        .R(1'b0));
  FDRE \i_reg_160_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[12]),
        .Q(i_reg_160[12]),
        .R(1'b0));
  CARRY4 \i_reg_160_reg[12]_i_1 
       (.CI(\i_reg_160_reg[8]_i_1_n_0 ),
        .CO({\i_reg_160_reg[12]_i_1_n_0 ,\i_reg_160_reg[12]_i_1_n_1 ,\i_reg_160_reg[12]_i_1_n_2 ,\i_reg_160_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_125_p2[12:9]),
        .S({\i1_i_reg_94_reg_n_0_[12] ,\i1_i_reg_94_reg_n_0_[11] ,\i1_i_reg_94_reg_n_0_[10] ,\i1_i_reg_94_reg_n_0_[9] }));
  FDRE \i_reg_160_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[13]),
        .Q(i_reg_160[13]),
        .R(1'b0));
  FDRE \i_reg_160_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[14]),
        .Q(i_reg_160[14]),
        .R(1'b0));
  FDRE \i_reg_160_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[15]),
        .Q(i_reg_160[15]),
        .R(1'b0));
  FDRE \i_reg_160_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[16]),
        .Q(i_reg_160[16]),
        .R(1'b0));
  CARRY4 \i_reg_160_reg[16]_i_1 
       (.CI(\i_reg_160_reg[12]_i_1_n_0 ),
        .CO({\i_reg_160_reg[16]_i_1_n_0 ,\i_reg_160_reg[16]_i_1_n_1 ,\i_reg_160_reg[16]_i_1_n_2 ,\i_reg_160_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_125_p2[16:13]),
        .S({\i1_i_reg_94_reg_n_0_[16] ,\i1_i_reg_94_reg_n_0_[15] ,\i1_i_reg_94_reg_n_0_[14] ,\i1_i_reg_94_reg_n_0_[13] }));
  FDRE \i_reg_160_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[17]),
        .Q(i_reg_160[17]),
        .R(1'b0));
  FDRE \i_reg_160_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[18]),
        .Q(i_reg_160[18]),
        .R(1'b0));
  FDRE \i_reg_160_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[19]),
        .Q(i_reg_160[19]),
        .R(1'b0));
  FDRE \i_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[1]),
        .Q(i_reg_160[1]),
        .R(1'b0));
  FDRE \i_reg_160_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[20]),
        .Q(i_reg_160[20]),
        .R(1'b0));
  CARRY4 \i_reg_160_reg[20]_i_1 
       (.CI(\i_reg_160_reg[16]_i_1_n_0 ),
        .CO({\i_reg_160_reg[20]_i_1_n_0 ,\i_reg_160_reg[20]_i_1_n_1 ,\i_reg_160_reg[20]_i_1_n_2 ,\i_reg_160_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_125_p2[20:17]),
        .S({\i1_i_reg_94_reg_n_0_[20] ,\i1_i_reg_94_reg_n_0_[19] ,\i1_i_reg_94_reg_n_0_[18] ,\i1_i_reg_94_reg_n_0_[17] }));
  FDRE \i_reg_160_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[21]),
        .Q(i_reg_160[21]),
        .R(1'b0));
  FDRE \i_reg_160_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[22]),
        .Q(i_reg_160[22]),
        .R(1'b0));
  FDRE \i_reg_160_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[23]),
        .Q(i_reg_160[23]),
        .R(1'b0));
  FDRE \i_reg_160_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[24]),
        .Q(i_reg_160[24]),
        .R(1'b0));
  CARRY4 \i_reg_160_reg[24]_i_1 
       (.CI(\i_reg_160_reg[20]_i_1_n_0 ),
        .CO({\i_reg_160_reg[24]_i_1_n_0 ,\i_reg_160_reg[24]_i_1_n_1 ,\i_reg_160_reg[24]_i_1_n_2 ,\i_reg_160_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_125_p2[24:21]),
        .S({\i1_i_reg_94_reg_n_0_[24] ,\i1_i_reg_94_reg_n_0_[23] ,\i1_i_reg_94_reg_n_0_[22] ,\i1_i_reg_94_reg_n_0_[21] }));
  FDRE \i_reg_160_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[25]),
        .Q(i_reg_160[25]),
        .R(1'b0));
  FDRE \i_reg_160_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[26]),
        .Q(i_reg_160[26]),
        .R(1'b0));
  FDRE \i_reg_160_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[27]),
        .Q(i_reg_160[27]),
        .R(1'b0));
  FDRE \i_reg_160_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[28]),
        .Q(i_reg_160[28]),
        .R(1'b0));
  CARRY4 \i_reg_160_reg[28]_i_1 
       (.CI(\i_reg_160_reg[24]_i_1_n_0 ),
        .CO({\i_reg_160_reg[28]_i_1_n_0 ,\i_reg_160_reg[28]_i_1_n_1 ,\i_reg_160_reg[28]_i_1_n_2 ,\i_reg_160_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_125_p2[28:25]),
        .S({\i1_i_reg_94_reg_n_0_[28] ,\i1_i_reg_94_reg_n_0_[27] ,\i1_i_reg_94_reg_n_0_[26] ,\i1_i_reg_94_reg_n_0_[25] }));
  FDRE \i_reg_160_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[29]),
        .Q(i_reg_160[29]),
        .R(1'b0));
  FDRE \i_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[2]),
        .Q(i_reg_160[2]),
        .R(1'b0));
  FDRE \i_reg_160_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[30]),
        .Q(i_reg_160[30]),
        .R(1'b0));
  CARRY4 \i_reg_160_reg[30]_i_1 
       (.CI(\i_reg_160_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_reg_160_reg[30]_i_1_CO_UNCONNECTED [3:1],\i_reg_160_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_160_reg[30]_i_1_O_UNCONNECTED [3:2],i_fu_125_p2[30:29]}),
        .S({1'b0,1'b0,\i1_i_reg_94_reg_n_0_[30] ,\i1_i_reg_94_reg_n_0_[29] }));
  FDRE \i_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[3]),
        .Q(i_reg_160[3]),
        .R(1'b0));
  FDRE \i_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[4]),
        .Q(i_reg_160[4]),
        .R(1'b0));
  CARRY4 \i_reg_160_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_reg_160_reg[4]_i_1_n_0 ,\i_reg_160_reg[4]_i_1_n_1 ,\i_reg_160_reg[4]_i_1_n_2 ,\i_reg_160_reg[4]_i_1_n_3 }),
        .CYINIT(\i1_i_reg_94_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_125_p2[4:1]),
        .S({\i1_i_reg_94_reg_n_0_[4] ,\i1_i_reg_94_reg_n_0_[3] ,\i1_i_reg_94_reg_n_0_[2] ,\i1_i_reg_94_reg_n_0_[1] }));
  FDRE \i_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[5]),
        .Q(i_reg_160[5]),
        .R(1'b0));
  FDRE \i_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[6]),
        .Q(i_reg_160[6]),
        .R(1'b0));
  FDRE \i_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[7]),
        .Q(i_reg_160[7]),
        .R(1'b0));
  FDRE \i_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[8]),
        .Q(i_reg_160[8]),
        .R(1'b0));
  CARRY4 \i_reg_160_reg[8]_i_1 
       (.CI(\i_reg_160_reg[4]_i_1_n_0 ),
        .CO({\i_reg_160_reg[8]_i_1_n_0 ,\i_reg_160_reg[8]_i_1_n_1 ,\i_reg_160_reg[8]_i_1_n_2 ,\i_reg_160_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_125_p2[8:5]),
        .S({\i1_i_reg_94_reg_n_0_[8] ,\i1_i_reg_94_reg_n_0_[7] ,\i1_i_reg_94_reg_n_0_[6] ,\i1_i_reg_94_reg_n_0_[5] }));
  FDRE \i_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_fu_125_p2[9]),
        .Q(i_reg_160[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h80)) 
    internal_full_n_i_3
       (.I0(grp_Sobel_fu_94_p_dst_maty_data_V_write),
        .I1(p_dstx_V_V_empty_n),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h80)) 
    internal_full_n_i_3__0
       (.I0(grp_Sobel_fu_94_p_dst_maty_data_V_write),
        .I1(p_dsty_V_V_empty_n),
        .I2(ap_enable_reg_pp1_iter5_reg_0),
        .O(mOutPtr110_out_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFFAE)) 
    internal_full_n_i_4
       (.I0(ap_done_reg),
        .I1(Q),
        .I2(CO),
        .I3(ap_sync_reg_grp_Sobel_fu_94_ap_done),
        .O(ap_sync_grp_Sobel_fu_94_ap_done));
  LUT6 #(
    .INIT(64'hBFFF000000000000)) 
    \j2_i_reg_105[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone9_out__7),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_25_i_fu_135_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(CO),
        .I5(Q),
        .O(j2_i_reg_105));
  LUT4 #(
    .INIT(16'h4000)) 
    \j2_i_reg_105[0]_i_2 
       (.I0(ap_block_pp0_stage0_subdone9_out__7),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_25_i_fu_135_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(j2_i_reg_1050));
  LUT1 #(
    .INIT(2'h1)) 
    \j2_i_reg_105[0]_i_4 
       (.I0(j2_i_reg_105_reg[0]),
        .O(\j2_i_reg_105[0]_i_4_n_0 ));
  FDRE \j2_i_reg_105_reg[0] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[0]_i_3_n_7 ),
        .Q(j2_i_reg_105_reg[0]),
        .R(j2_i_reg_105));
  CARRY4 \j2_i_reg_105_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j2_i_reg_105_reg[0]_i_3_n_0 ,\j2_i_reg_105_reg[0]_i_3_n_1 ,\j2_i_reg_105_reg[0]_i_3_n_2 ,\j2_i_reg_105_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j2_i_reg_105_reg[0]_i_3_n_4 ,\j2_i_reg_105_reg[0]_i_3_n_5 ,\j2_i_reg_105_reg[0]_i_3_n_6 ,\j2_i_reg_105_reg[0]_i_3_n_7 }),
        .S({j2_i_reg_105_reg[3:1],\j2_i_reg_105[0]_i_4_n_0 }));
  FDRE \j2_i_reg_105_reg[10] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[8]_i_1_n_5 ),
        .Q(j2_i_reg_105_reg[10]),
        .R(j2_i_reg_105));
  FDRE \j2_i_reg_105_reg[11] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[8]_i_1_n_4 ),
        .Q(j2_i_reg_105_reg[11]),
        .R(j2_i_reg_105));
  FDRE \j2_i_reg_105_reg[12] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[12]_i_1_n_7 ),
        .Q(j2_i_reg_105_reg[12]),
        .R(j2_i_reg_105));
  CARRY4 \j2_i_reg_105_reg[12]_i_1 
       (.CI(\j2_i_reg_105_reg[8]_i_1_n_0 ),
        .CO({\j2_i_reg_105_reg[12]_i_1_n_0 ,\j2_i_reg_105_reg[12]_i_1_n_1 ,\j2_i_reg_105_reg[12]_i_1_n_2 ,\j2_i_reg_105_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j2_i_reg_105_reg[12]_i_1_n_4 ,\j2_i_reg_105_reg[12]_i_1_n_5 ,\j2_i_reg_105_reg[12]_i_1_n_6 ,\j2_i_reg_105_reg[12]_i_1_n_7 }),
        .S(j2_i_reg_105_reg[15:12]));
  FDRE \j2_i_reg_105_reg[13] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[12]_i_1_n_6 ),
        .Q(j2_i_reg_105_reg[13]),
        .R(j2_i_reg_105));
  FDRE \j2_i_reg_105_reg[14] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[12]_i_1_n_5 ),
        .Q(j2_i_reg_105_reg[14]),
        .R(j2_i_reg_105));
  FDRE \j2_i_reg_105_reg[15] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[12]_i_1_n_4 ),
        .Q(j2_i_reg_105_reg[15]),
        .R(j2_i_reg_105));
  FDRE \j2_i_reg_105_reg[16] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[16]_i_1_n_7 ),
        .Q(j2_i_reg_105_reg[16]),
        .R(j2_i_reg_105));
  CARRY4 \j2_i_reg_105_reg[16]_i_1 
       (.CI(\j2_i_reg_105_reg[12]_i_1_n_0 ),
        .CO({\j2_i_reg_105_reg[16]_i_1_n_0 ,\j2_i_reg_105_reg[16]_i_1_n_1 ,\j2_i_reg_105_reg[16]_i_1_n_2 ,\j2_i_reg_105_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j2_i_reg_105_reg[16]_i_1_n_4 ,\j2_i_reg_105_reg[16]_i_1_n_5 ,\j2_i_reg_105_reg[16]_i_1_n_6 ,\j2_i_reg_105_reg[16]_i_1_n_7 }),
        .S(j2_i_reg_105_reg[19:16]));
  FDRE \j2_i_reg_105_reg[17] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[16]_i_1_n_6 ),
        .Q(j2_i_reg_105_reg[17]),
        .R(j2_i_reg_105));
  FDRE \j2_i_reg_105_reg[18] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[16]_i_1_n_5 ),
        .Q(j2_i_reg_105_reg[18]),
        .R(j2_i_reg_105));
  FDRE \j2_i_reg_105_reg[19] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[16]_i_1_n_4 ),
        .Q(j2_i_reg_105_reg[19]),
        .R(j2_i_reg_105));
  FDRE \j2_i_reg_105_reg[1] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[0]_i_3_n_6 ),
        .Q(j2_i_reg_105_reg[1]),
        .R(j2_i_reg_105));
  FDRE \j2_i_reg_105_reg[20] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[20]_i_1_n_7 ),
        .Q(j2_i_reg_105_reg[20]),
        .R(j2_i_reg_105));
  CARRY4 \j2_i_reg_105_reg[20]_i_1 
       (.CI(\j2_i_reg_105_reg[16]_i_1_n_0 ),
        .CO({\j2_i_reg_105_reg[20]_i_1_n_0 ,\j2_i_reg_105_reg[20]_i_1_n_1 ,\j2_i_reg_105_reg[20]_i_1_n_2 ,\j2_i_reg_105_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j2_i_reg_105_reg[20]_i_1_n_4 ,\j2_i_reg_105_reg[20]_i_1_n_5 ,\j2_i_reg_105_reg[20]_i_1_n_6 ,\j2_i_reg_105_reg[20]_i_1_n_7 }),
        .S(j2_i_reg_105_reg[23:20]));
  FDRE \j2_i_reg_105_reg[21] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[20]_i_1_n_6 ),
        .Q(j2_i_reg_105_reg[21]),
        .R(j2_i_reg_105));
  FDRE \j2_i_reg_105_reg[22] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[20]_i_1_n_5 ),
        .Q(j2_i_reg_105_reg[22]),
        .R(j2_i_reg_105));
  FDRE \j2_i_reg_105_reg[23] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[20]_i_1_n_4 ),
        .Q(j2_i_reg_105_reg[23]),
        .R(j2_i_reg_105));
  FDRE \j2_i_reg_105_reg[24] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[24]_i_1_n_7 ),
        .Q(j2_i_reg_105_reg[24]),
        .R(j2_i_reg_105));
  CARRY4 \j2_i_reg_105_reg[24]_i_1 
       (.CI(\j2_i_reg_105_reg[20]_i_1_n_0 ),
        .CO({\j2_i_reg_105_reg[24]_i_1_n_0 ,\j2_i_reg_105_reg[24]_i_1_n_1 ,\j2_i_reg_105_reg[24]_i_1_n_2 ,\j2_i_reg_105_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j2_i_reg_105_reg[24]_i_1_n_4 ,\j2_i_reg_105_reg[24]_i_1_n_5 ,\j2_i_reg_105_reg[24]_i_1_n_6 ,\j2_i_reg_105_reg[24]_i_1_n_7 }),
        .S(j2_i_reg_105_reg[27:24]));
  FDRE \j2_i_reg_105_reg[25] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[24]_i_1_n_6 ),
        .Q(j2_i_reg_105_reg[25]),
        .R(j2_i_reg_105));
  FDRE \j2_i_reg_105_reg[26] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[24]_i_1_n_5 ),
        .Q(j2_i_reg_105_reg[26]),
        .R(j2_i_reg_105));
  FDRE \j2_i_reg_105_reg[27] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[24]_i_1_n_4 ),
        .Q(j2_i_reg_105_reg[27]),
        .R(j2_i_reg_105));
  FDRE \j2_i_reg_105_reg[28] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[28]_i_1_n_7 ),
        .Q(j2_i_reg_105_reg[28]),
        .R(j2_i_reg_105));
  CARRY4 \j2_i_reg_105_reg[28]_i_1 
       (.CI(\j2_i_reg_105_reg[24]_i_1_n_0 ),
        .CO({\NLW_j2_i_reg_105_reg[28]_i_1_CO_UNCONNECTED [3:2],\j2_i_reg_105_reg[28]_i_1_n_2 ,\j2_i_reg_105_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j2_i_reg_105_reg[28]_i_1_O_UNCONNECTED [3],\j2_i_reg_105_reg[28]_i_1_n_5 ,\j2_i_reg_105_reg[28]_i_1_n_6 ,\j2_i_reg_105_reg[28]_i_1_n_7 }),
        .S({1'b0,j2_i_reg_105_reg[30:28]}));
  FDRE \j2_i_reg_105_reg[29] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[28]_i_1_n_6 ),
        .Q(j2_i_reg_105_reg[29]),
        .R(j2_i_reg_105));
  FDRE \j2_i_reg_105_reg[2] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[0]_i_3_n_5 ),
        .Q(j2_i_reg_105_reg[2]),
        .R(j2_i_reg_105));
  FDRE \j2_i_reg_105_reg[30] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[28]_i_1_n_5 ),
        .Q(j2_i_reg_105_reg[30]),
        .R(j2_i_reg_105));
  FDRE \j2_i_reg_105_reg[3] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[0]_i_3_n_4 ),
        .Q(j2_i_reg_105_reg[3]),
        .R(j2_i_reg_105));
  FDRE \j2_i_reg_105_reg[4] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[4]_i_1_n_7 ),
        .Q(j2_i_reg_105_reg[4]),
        .R(j2_i_reg_105));
  CARRY4 \j2_i_reg_105_reg[4]_i_1 
       (.CI(\j2_i_reg_105_reg[0]_i_3_n_0 ),
        .CO({\j2_i_reg_105_reg[4]_i_1_n_0 ,\j2_i_reg_105_reg[4]_i_1_n_1 ,\j2_i_reg_105_reg[4]_i_1_n_2 ,\j2_i_reg_105_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j2_i_reg_105_reg[4]_i_1_n_4 ,\j2_i_reg_105_reg[4]_i_1_n_5 ,\j2_i_reg_105_reg[4]_i_1_n_6 ,\j2_i_reg_105_reg[4]_i_1_n_7 }),
        .S(j2_i_reg_105_reg[7:4]));
  FDRE \j2_i_reg_105_reg[5] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[4]_i_1_n_6 ),
        .Q(j2_i_reg_105_reg[5]),
        .R(j2_i_reg_105));
  FDRE \j2_i_reg_105_reg[6] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[4]_i_1_n_5 ),
        .Q(j2_i_reg_105_reg[6]),
        .R(j2_i_reg_105));
  FDRE \j2_i_reg_105_reg[7] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[4]_i_1_n_4 ),
        .Q(j2_i_reg_105_reg[7]),
        .R(j2_i_reg_105));
  FDRE \j2_i_reg_105_reg[8] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[8]_i_1_n_7 ),
        .Q(j2_i_reg_105_reg[8]),
        .R(j2_i_reg_105));
  CARRY4 \j2_i_reg_105_reg[8]_i_1 
       (.CI(\j2_i_reg_105_reg[4]_i_1_n_0 ),
        .CO({\j2_i_reg_105_reg[8]_i_1_n_0 ,\j2_i_reg_105_reg[8]_i_1_n_1 ,\j2_i_reg_105_reg[8]_i_1_n_2 ,\j2_i_reg_105_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j2_i_reg_105_reg[8]_i_1_n_4 ,\j2_i_reg_105_reg[8]_i_1_n_5 ,\j2_i_reg_105_reg[8]_i_1_n_6 ,\j2_i_reg_105_reg[8]_i_1_n_7 }),
        .S(j2_i_reg_105_reg[11:8]));
  FDRE \j2_i_reg_105_reg[9] 
       (.C(ap_clk),
        .CE(j2_i_reg_1050),
        .D(\j2_i_reg_105_reg[8]_i_1_n_6 ),
        .Q(j2_i_reg_105_reg[9]),
        .R(j2_i_reg_105));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \mOutPtr[1]_i_3__0 
       (.I0(ap_block_pp0_stage0_subdone9_out__7),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_25_i_reg_165),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(grp_Sobel_fu_94_p_dst_maty_data_V_write));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[2]_i_4 
       (.I0(Q),
        .I1(CO),
        .O(\mOutPtr_reg[0] ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \p_dst_matx_cols_read_1_reg_151[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(p_dst_matx_rows_read_s_empty_n),
        .I2(p_dst_matx_cols_read_s_empty_n),
        .I3(ap_done_reg),
        .I4(Sobel_Loop_2_proc62_U0_ap_start),
        .O(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[0] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[0]),
        .Q(p_dst_matx_cols_read_1_reg_151[0]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[10] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[10]),
        .Q(p_dst_matx_cols_read_1_reg_151[10]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[11] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[11]),
        .Q(p_dst_matx_cols_read_1_reg_151[11]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[12] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[12]),
        .Q(p_dst_matx_cols_read_1_reg_151[12]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[13] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[13]),
        .Q(p_dst_matx_cols_read_1_reg_151[13]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[14] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[14]),
        .Q(p_dst_matx_cols_read_1_reg_151[14]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[15] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[15]),
        .Q(p_dst_matx_cols_read_1_reg_151[15]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[16] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[16]),
        .Q(p_dst_matx_cols_read_1_reg_151[16]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[17] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[17]),
        .Q(p_dst_matx_cols_read_1_reg_151[17]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[18] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[18]),
        .Q(p_dst_matx_cols_read_1_reg_151[18]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[19] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[19]),
        .Q(p_dst_matx_cols_read_1_reg_151[19]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[1] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[1]),
        .Q(p_dst_matx_cols_read_1_reg_151[1]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[20] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[20]),
        .Q(p_dst_matx_cols_read_1_reg_151[20]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[21] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[21]),
        .Q(p_dst_matx_cols_read_1_reg_151[21]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[22] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[22]),
        .Q(p_dst_matx_cols_read_1_reg_151[22]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[23] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[23]),
        .Q(p_dst_matx_cols_read_1_reg_151[23]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[24] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[24]),
        .Q(p_dst_matx_cols_read_1_reg_151[24]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[25] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[25]),
        .Q(p_dst_matx_cols_read_1_reg_151[25]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[26] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[26]),
        .Q(p_dst_matx_cols_read_1_reg_151[26]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[27] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[27]),
        .Q(p_dst_matx_cols_read_1_reg_151[27]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[28] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[28]),
        .Q(p_dst_matx_cols_read_1_reg_151[28]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[29] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[29]),
        .Q(p_dst_matx_cols_read_1_reg_151[29]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[2] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[2]),
        .Q(p_dst_matx_cols_read_1_reg_151[2]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[30] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[30]),
        .Q(p_dst_matx_cols_read_1_reg_151[30]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[31] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[31]),
        .Q(p_dst_matx_cols_read_1_reg_151[31]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[3] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[3]),
        .Q(p_dst_matx_cols_read_1_reg_151[3]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[4] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[4]),
        .Q(p_dst_matx_cols_read_1_reg_151[4]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[5] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[5]),
        .Q(p_dst_matx_cols_read_1_reg_151[5]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[6] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[6]),
        .Q(p_dst_matx_cols_read_1_reg_151[6]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[7] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[7]),
        .Q(p_dst_matx_cols_read_1_reg_151[7]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[8] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[8]),
        .Q(p_dst_matx_cols_read_1_reg_151[8]),
        .R(1'b0));
  FDRE \p_dst_matx_cols_read_1_reg_151_reg[9] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(out[9]),
        .Q(p_dst_matx_cols_read_1_reg_151[9]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[0] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [0]),
        .Q(p_dst_matx_rows_read_1_reg_146[0]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[10] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [10]),
        .Q(p_dst_matx_rows_read_1_reg_146[10]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[11] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [11]),
        .Q(p_dst_matx_rows_read_1_reg_146[11]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[12] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [12]),
        .Q(p_dst_matx_rows_read_1_reg_146[12]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[13] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [13]),
        .Q(p_dst_matx_rows_read_1_reg_146[13]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[14] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [14]),
        .Q(p_dst_matx_rows_read_1_reg_146[14]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[15] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [15]),
        .Q(p_dst_matx_rows_read_1_reg_146[15]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[16] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [16]),
        .Q(p_dst_matx_rows_read_1_reg_146[16]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[17] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [17]),
        .Q(p_dst_matx_rows_read_1_reg_146[17]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[18] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [18]),
        .Q(p_dst_matx_rows_read_1_reg_146[18]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[19] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [19]),
        .Q(p_dst_matx_rows_read_1_reg_146[19]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[1] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [1]),
        .Q(p_dst_matx_rows_read_1_reg_146[1]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[20] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [20]),
        .Q(p_dst_matx_rows_read_1_reg_146[20]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[21] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [21]),
        .Q(p_dst_matx_rows_read_1_reg_146[21]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[22] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [22]),
        .Q(p_dst_matx_rows_read_1_reg_146[22]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[23] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [23]),
        .Q(p_dst_matx_rows_read_1_reg_146[23]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[24] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [24]),
        .Q(p_dst_matx_rows_read_1_reg_146[24]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[25] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [25]),
        .Q(p_dst_matx_rows_read_1_reg_146[25]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[26] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [26]),
        .Q(p_dst_matx_rows_read_1_reg_146[26]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[27] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [27]),
        .Q(p_dst_matx_rows_read_1_reg_146[27]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[28] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [28]),
        .Q(p_dst_matx_rows_read_1_reg_146[28]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[29] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [29]),
        .Q(p_dst_matx_rows_read_1_reg_146[29]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[2] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [2]),
        .Q(p_dst_matx_rows_read_1_reg_146[2]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[30] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [30]),
        .Q(p_dst_matx_rows_read_1_reg_146[30]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[31] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [31]),
        .Q(p_dst_matx_rows_read_1_reg_146[31]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[3] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [3]),
        .Q(p_dst_matx_rows_read_1_reg_146[3]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[4] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [4]),
        .Q(p_dst_matx_rows_read_1_reg_146[4]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[5] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [5]),
        .Q(p_dst_matx_rows_read_1_reg_146[5]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[6] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [6]),
        .Q(p_dst_matx_rows_read_1_reg_146[6]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[7] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [7]),
        .Q(p_dst_matx_rows_read_1_reg_146[7]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[8] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [8]),
        .Q(p_dst_matx_rows_read_1_reg_146[8]),
        .R(1'b0));
  FDRE \p_dst_matx_rows_read_1_reg_146_reg[9] 
       (.C(ap_clk),
        .CE(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [9]),
        .Q(p_dst_matx_rows_read_1_reg_146[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00EC)) 
    start_once_reg_i_1__0
       (.I0(sobel_accel_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_xfMat2AXIvideo57_U0_full_n),
        .I3(ap_sync_reg_grp_Sobel_fu_94_ap_done_reg),
        .O(start_once_reg_reg));
  CARRY4 tmp_19_i_fu_120_p2_carry
       (.CI(1'b0),
        .CO({tmp_19_i_fu_120_p2_carry_n_0,tmp_19_i_fu_120_p2_carry_n_1,tmp_19_i_fu_120_p2_carry_n_2,tmp_19_i_fu_120_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_19_i_fu_120_p2_carry_i_1_n_0,tmp_19_i_fu_120_p2_carry_i_2_n_0,tmp_19_i_fu_120_p2_carry_i_3_n_0,tmp_19_i_fu_120_p2_carry_i_4_n_0}),
        .O(NLW_tmp_19_i_fu_120_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_19_i_fu_120_p2_carry_i_5_n_0,tmp_19_i_fu_120_p2_carry_i_6_n_0,tmp_19_i_fu_120_p2_carry_i_7_n_0,tmp_19_i_fu_120_p2_carry_i_8_n_0}));
  CARRY4 tmp_19_i_fu_120_p2_carry__0
       (.CI(tmp_19_i_fu_120_p2_carry_n_0),
        .CO({tmp_19_i_fu_120_p2_carry__0_n_0,tmp_19_i_fu_120_p2_carry__0_n_1,tmp_19_i_fu_120_p2_carry__0_n_2,tmp_19_i_fu_120_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_19_i_fu_120_p2_carry__0_i_1_n_0,tmp_19_i_fu_120_p2_carry__0_i_2_n_0,tmp_19_i_fu_120_p2_carry__0_i_3_n_0,tmp_19_i_fu_120_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_19_i_fu_120_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_19_i_fu_120_p2_carry__0_i_5_n_0,tmp_19_i_fu_120_p2_carry__0_i_6_n_0,tmp_19_i_fu_120_p2_carry__0_i_7_n_0,tmp_19_i_fu_120_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_19_i_fu_120_p2_carry__0_i_1
       (.I0(p_dst_matx_rows_read_1_reg_146[14]),
        .I1(\i1_i_reg_94_reg_n_0_[14] ),
        .I2(\i1_i_reg_94_reg_n_0_[15] ),
        .I3(p_dst_matx_rows_read_1_reg_146[15]),
        .O(tmp_19_i_fu_120_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_19_i_fu_120_p2_carry__0_i_2
       (.I0(p_dst_matx_rows_read_1_reg_146[12]),
        .I1(\i1_i_reg_94_reg_n_0_[12] ),
        .I2(\i1_i_reg_94_reg_n_0_[13] ),
        .I3(p_dst_matx_rows_read_1_reg_146[13]),
        .O(tmp_19_i_fu_120_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_19_i_fu_120_p2_carry__0_i_3
       (.I0(p_dst_matx_rows_read_1_reg_146[10]),
        .I1(\i1_i_reg_94_reg_n_0_[10] ),
        .I2(\i1_i_reg_94_reg_n_0_[11] ),
        .I3(p_dst_matx_rows_read_1_reg_146[11]),
        .O(tmp_19_i_fu_120_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_19_i_fu_120_p2_carry__0_i_4
       (.I0(p_dst_matx_rows_read_1_reg_146[8]),
        .I1(\i1_i_reg_94_reg_n_0_[8] ),
        .I2(\i1_i_reg_94_reg_n_0_[9] ),
        .I3(p_dst_matx_rows_read_1_reg_146[9]),
        .O(tmp_19_i_fu_120_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_19_i_fu_120_p2_carry__0_i_5
       (.I0(p_dst_matx_rows_read_1_reg_146[14]),
        .I1(\i1_i_reg_94_reg_n_0_[14] ),
        .I2(p_dst_matx_rows_read_1_reg_146[15]),
        .I3(\i1_i_reg_94_reg_n_0_[15] ),
        .O(tmp_19_i_fu_120_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_19_i_fu_120_p2_carry__0_i_6
       (.I0(p_dst_matx_rows_read_1_reg_146[12]),
        .I1(\i1_i_reg_94_reg_n_0_[12] ),
        .I2(p_dst_matx_rows_read_1_reg_146[13]),
        .I3(\i1_i_reg_94_reg_n_0_[13] ),
        .O(tmp_19_i_fu_120_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_19_i_fu_120_p2_carry__0_i_7
       (.I0(p_dst_matx_rows_read_1_reg_146[10]),
        .I1(\i1_i_reg_94_reg_n_0_[10] ),
        .I2(p_dst_matx_rows_read_1_reg_146[11]),
        .I3(\i1_i_reg_94_reg_n_0_[11] ),
        .O(tmp_19_i_fu_120_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_19_i_fu_120_p2_carry__0_i_8
       (.I0(p_dst_matx_rows_read_1_reg_146[8]),
        .I1(\i1_i_reg_94_reg_n_0_[8] ),
        .I2(p_dst_matx_rows_read_1_reg_146[9]),
        .I3(\i1_i_reg_94_reg_n_0_[9] ),
        .O(tmp_19_i_fu_120_p2_carry__0_i_8_n_0));
  CARRY4 tmp_19_i_fu_120_p2_carry__1
       (.CI(tmp_19_i_fu_120_p2_carry__0_n_0),
        .CO({tmp_19_i_fu_120_p2_carry__1_n_0,tmp_19_i_fu_120_p2_carry__1_n_1,tmp_19_i_fu_120_p2_carry__1_n_2,tmp_19_i_fu_120_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_19_i_fu_120_p2_carry__1_i_1_n_0,tmp_19_i_fu_120_p2_carry__1_i_2_n_0,tmp_19_i_fu_120_p2_carry__1_i_3_n_0,tmp_19_i_fu_120_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_19_i_fu_120_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_19_i_fu_120_p2_carry__1_i_5_n_0,tmp_19_i_fu_120_p2_carry__1_i_6_n_0,tmp_19_i_fu_120_p2_carry__1_i_7_n_0,tmp_19_i_fu_120_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_19_i_fu_120_p2_carry__1_i_1
       (.I0(p_dst_matx_rows_read_1_reg_146[22]),
        .I1(\i1_i_reg_94_reg_n_0_[22] ),
        .I2(\i1_i_reg_94_reg_n_0_[23] ),
        .I3(p_dst_matx_rows_read_1_reg_146[23]),
        .O(tmp_19_i_fu_120_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_19_i_fu_120_p2_carry__1_i_2
       (.I0(p_dst_matx_rows_read_1_reg_146[20]),
        .I1(\i1_i_reg_94_reg_n_0_[20] ),
        .I2(\i1_i_reg_94_reg_n_0_[21] ),
        .I3(p_dst_matx_rows_read_1_reg_146[21]),
        .O(tmp_19_i_fu_120_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_19_i_fu_120_p2_carry__1_i_3
       (.I0(p_dst_matx_rows_read_1_reg_146[18]),
        .I1(\i1_i_reg_94_reg_n_0_[18] ),
        .I2(\i1_i_reg_94_reg_n_0_[19] ),
        .I3(p_dst_matx_rows_read_1_reg_146[19]),
        .O(tmp_19_i_fu_120_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_19_i_fu_120_p2_carry__1_i_4
       (.I0(p_dst_matx_rows_read_1_reg_146[16]),
        .I1(\i1_i_reg_94_reg_n_0_[16] ),
        .I2(\i1_i_reg_94_reg_n_0_[17] ),
        .I3(p_dst_matx_rows_read_1_reg_146[17]),
        .O(tmp_19_i_fu_120_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_19_i_fu_120_p2_carry__1_i_5
       (.I0(p_dst_matx_rows_read_1_reg_146[22]),
        .I1(\i1_i_reg_94_reg_n_0_[22] ),
        .I2(p_dst_matx_rows_read_1_reg_146[23]),
        .I3(\i1_i_reg_94_reg_n_0_[23] ),
        .O(tmp_19_i_fu_120_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_19_i_fu_120_p2_carry__1_i_6
       (.I0(p_dst_matx_rows_read_1_reg_146[20]),
        .I1(\i1_i_reg_94_reg_n_0_[20] ),
        .I2(p_dst_matx_rows_read_1_reg_146[21]),
        .I3(\i1_i_reg_94_reg_n_0_[21] ),
        .O(tmp_19_i_fu_120_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_19_i_fu_120_p2_carry__1_i_7
       (.I0(p_dst_matx_rows_read_1_reg_146[18]),
        .I1(\i1_i_reg_94_reg_n_0_[18] ),
        .I2(p_dst_matx_rows_read_1_reg_146[19]),
        .I3(\i1_i_reg_94_reg_n_0_[19] ),
        .O(tmp_19_i_fu_120_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_19_i_fu_120_p2_carry__1_i_8
       (.I0(p_dst_matx_rows_read_1_reg_146[16]),
        .I1(\i1_i_reg_94_reg_n_0_[16] ),
        .I2(p_dst_matx_rows_read_1_reg_146[17]),
        .I3(\i1_i_reg_94_reg_n_0_[17] ),
        .O(tmp_19_i_fu_120_p2_carry__1_i_8_n_0));
  CARRY4 tmp_19_i_fu_120_p2_carry__2
       (.CI(tmp_19_i_fu_120_p2_carry__1_n_0),
        .CO({CO,tmp_19_i_fu_120_p2_carry__2_n_1,tmp_19_i_fu_120_p2_carry__2_n_2,tmp_19_i_fu_120_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_19_i_fu_120_p2_carry__2_i_1_n_0,tmp_19_i_fu_120_p2_carry__2_i_2_n_0,tmp_19_i_fu_120_p2_carry__2_i_3_n_0,tmp_19_i_fu_120_p2_carry__2_i_4_n_0}),
        .O(NLW_tmp_19_i_fu_120_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_19_i_fu_120_p2_carry__2_i_5_n_0,tmp_19_i_fu_120_p2_carry__2_i_6_n_0,tmp_19_i_fu_120_p2_carry__2_i_7_n_0,tmp_19_i_fu_120_p2_carry__2_i_8_n_0}));
  LUT3 #(
    .INIT(8'h04)) 
    tmp_19_i_fu_120_p2_carry__2_i_1
       (.I0(\i1_i_reg_94_reg_n_0_[30] ),
        .I1(p_dst_matx_rows_read_1_reg_146[30]),
        .I2(p_dst_matx_rows_read_1_reg_146[31]),
        .O(tmp_19_i_fu_120_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_19_i_fu_120_p2_carry__2_i_2
       (.I0(p_dst_matx_rows_read_1_reg_146[28]),
        .I1(\i1_i_reg_94_reg_n_0_[28] ),
        .I2(\i1_i_reg_94_reg_n_0_[29] ),
        .I3(p_dst_matx_rows_read_1_reg_146[29]),
        .O(tmp_19_i_fu_120_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_19_i_fu_120_p2_carry__2_i_3
       (.I0(p_dst_matx_rows_read_1_reg_146[26]),
        .I1(\i1_i_reg_94_reg_n_0_[26] ),
        .I2(\i1_i_reg_94_reg_n_0_[27] ),
        .I3(p_dst_matx_rows_read_1_reg_146[27]),
        .O(tmp_19_i_fu_120_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_19_i_fu_120_p2_carry__2_i_4
       (.I0(p_dst_matx_rows_read_1_reg_146[24]),
        .I1(\i1_i_reg_94_reg_n_0_[24] ),
        .I2(\i1_i_reg_94_reg_n_0_[25] ),
        .I3(p_dst_matx_rows_read_1_reg_146[25]),
        .O(tmp_19_i_fu_120_p2_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    tmp_19_i_fu_120_p2_carry__2_i_5
       (.I0(p_dst_matx_rows_read_1_reg_146[30]),
        .I1(\i1_i_reg_94_reg_n_0_[30] ),
        .I2(p_dst_matx_rows_read_1_reg_146[31]),
        .O(tmp_19_i_fu_120_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_19_i_fu_120_p2_carry__2_i_6
       (.I0(p_dst_matx_rows_read_1_reg_146[28]),
        .I1(\i1_i_reg_94_reg_n_0_[28] ),
        .I2(p_dst_matx_rows_read_1_reg_146[29]),
        .I3(\i1_i_reg_94_reg_n_0_[29] ),
        .O(tmp_19_i_fu_120_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_19_i_fu_120_p2_carry__2_i_7
       (.I0(p_dst_matx_rows_read_1_reg_146[26]),
        .I1(\i1_i_reg_94_reg_n_0_[26] ),
        .I2(p_dst_matx_rows_read_1_reg_146[27]),
        .I3(\i1_i_reg_94_reg_n_0_[27] ),
        .O(tmp_19_i_fu_120_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_19_i_fu_120_p2_carry__2_i_8
       (.I0(p_dst_matx_rows_read_1_reg_146[24]),
        .I1(\i1_i_reg_94_reg_n_0_[24] ),
        .I2(p_dst_matx_rows_read_1_reg_146[25]),
        .I3(\i1_i_reg_94_reg_n_0_[25] ),
        .O(tmp_19_i_fu_120_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_19_i_fu_120_p2_carry_i_1
       (.I0(p_dst_matx_rows_read_1_reg_146[6]),
        .I1(\i1_i_reg_94_reg_n_0_[6] ),
        .I2(\i1_i_reg_94_reg_n_0_[7] ),
        .I3(p_dst_matx_rows_read_1_reg_146[7]),
        .O(tmp_19_i_fu_120_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_19_i_fu_120_p2_carry_i_2
       (.I0(p_dst_matx_rows_read_1_reg_146[4]),
        .I1(\i1_i_reg_94_reg_n_0_[4] ),
        .I2(\i1_i_reg_94_reg_n_0_[5] ),
        .I3(p_dst_matx_rows_read_1_reg_146[5]),
        .O(tmp_19_i_fu_120_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_19_i_fu_120_p2_carry_i_3
       (.I0(p_dst_matx_rows_read_1_reg_146[2]),
        .I1(\i1_i_reg_94_reg_n_0_[2] ),
        .I2(\i1_i_reg_94_reg_n_0_[3] ),
        .I3(p_dst_matx_rows_read_1_reg_146[3]),
        .O(tmp_19_i_fu_120_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_19_i_fu_120_p2_carry_i_4
       (.I0(p_dst_matx_rows_read_1_reg_146[0]),
        .I1(\i1_i_reg_94_reg_n_0_[0] ),
        .I2(\i1_i_reg_94_reg_n_0_[1] ),
        .I3(p_dst_matx_rows_read_1_reg_146[1]),
        .O(tmp_19_i_fu_120_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_19_i_fu_120_p2_carry_i_5
       (.I0(p_dst_matx_rows_read_1_reg_146[6]),
        .I1(\i1_i_reg_94_reg_n_0_[6] ),
        .I2(p_dst_matx_rows_read_1_reg_146[7]),
        .I3(\i1_i_reg_94_reg_n_0_[7] ),
        .O(tmp_19_i_fu_120_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_19_i_fu_120_p2_carry_i_6
       (.I0(p_dst_matx_rows_read_1_reg_146[4]),
        .I1(\i1_i_reg_94_reg_n_0_[4] ),
        .I2(p_dst_matx_rows_read_1_reg_146[5]),
        .I3(\i1_i_reg_94_reg_n_0_[5] ),
        .O(tmp_19_i_fu_120_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_19_i_fu_120_p2_carry_i_7
       (.I0(p_dst_matx_rows_read_1_reg_146[2]),
        .I1(\i1_i_reg_94_reg_n_0_[2] ),
        .I2(p_dst_matx_rows_read_1_reg_146[3]),
        .I3(\i1_i_reg_94_reg_n_0_[3] ),
        .O(tmp_19_i_fu_120_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_19_i_fu_120_p2_carry_i_8
       (.I0(p_dst_matx_rows_read_1_reg_146[0]),
        .I1(\i1_i_reg_94_reg_n_0_[0] ),
        .I2(p_dst_matx_rows_read_1_reg_146[1]),
        .I3(\i1_i_reg_94_reg_n_0_[1] ),
        .O(tmp_19_i_fu_120_p2_carry_i_8_n_0));
  CARRY4 tmp_25_i_fu_135_p2_carry
       (.CI(1'b0),
        .CO({tmp_25_i_fu_135_p2_carry_n_0,tmp_25_i_fu_135_p2_carry_n_1,tmp_25_i_fu_135_p2_carry_n_2,tmp_25_i_fu_135_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_25_i_fu_135_p2_carry_i_1_n_0,tmp_25_i_fu_135_p2_carry_i_2_n_0,tmp_25_i_fu_135_p2_carry_i_3_n_0,tmp_25_i_fu_135_p2_carry_i_4_n_0}),
        .O(NLW_tmp_25_i_fu_135_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_25_i_fu_135_p2_carry_i_5_n_0,tmp_25_i_fu_135_p2_carry_i_6_n_0,tmp_25_i_fu_135_p2_carry_i_7_n_0,tmp_25_i_fu_135_p2_carry_i_8_n_0}));
  CARRY4 tmp_25_i_fu_135_p2_carry__0
       (.CI(tmp_25_i_fu_135_p2_carry_n_0),
        .CO({tmp_25_i_fu_135_p2_carry__0_n_0,tmp_25_i_fu_135_p2_carry__0_n_1,tmp_25_i_fu_135_p2_carry__0_n_2,tmp_25_i_fu_135_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_25_i_fu_135_p2_carry__0_i_1_n_0,tmp_25_i_fu_135_p2_carry__0_i_2_n_0,tmp_25_i_fu_135_p2_carry__0_i_3_n_0,tmp_25_i_fu_135_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_25_i_fu_135_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_25_i_fu_135_p2_carry__0_i_5_n_0,tmp_25_i_fu_135_p2_carry__0_i_6_n_0,tmp_25_i_fu_135_p2_carry__0_i_7_n_0,tmp_25_i_fu_135_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_25_i_fu_135_p2_carry__0_i_1
       (.I0(p_dst_matx_cols_read_1_reg_151[14]),
        .I1(j2_i_reg_105_reg[14]),
        .I2(j2_i_reg_105_reg[15]),
        .I3(p_dst_matx_cols_read_1_reg_151[15]),
        .O(tmp_25_i_fu_135_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_25_i_fu_135_p2_carry__0_i_2
       (.I0(p_dst_matx_cols_read_1_reg_151[12]),
        .I1(j2_i_reg_105_reg[12]),
        .I2(j2_i_reg_105_reg[13]),
        .I3(p_dst_matx_cols_read_1_reg_151[13]),
        .O(tmp_25_i_fu_135_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_25_i_fu_135_p2_carry__0_i_3
       (.I0(p_dst_matx_cols_read_1_reg_151[10]),
        .I1(j2_i_reg_105_reg[10]),
        .I2(j2_i_reg_105_reg[11]),
        .I3(p_dst_matx_cols_read_1_reg_151[11]),
        .O(tmp_25_i_fu_135_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_25_i_fu_135_p2_carry__0_i_4
       (.I0(p_dst_matx_cols_read_1_reg_151[8]),
        .I1(j2_i_reg_105_reg[8]),
        .I2(j2_i_reg_105_reg[9]),
        .I3(p_dst_matx_cols_read_1_reg_151[9]),
        .O(tmp_25_i_fu_135_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_25_i_fu_135_p2_carry__0_i_5
       (.I0(p_dst_matx_cols_read_1_reg_151[14]),
        .I1(j2_i_reg_105_reg[14]),
        .I2(p_dst_matx_cols_read_1_reg_151[15]),
        .I3(j2_i_reg_105_reg[15]),
        .O(tmp_25_i_fu_135_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_25_i_fu_135_p2_carry__0_i_6
       (.I0(p_dst_matx_cols_read_1_reg_151[12]),
        .I1(j2_i_reg_105_reg[12]),
        .I2(p_dst_matx_cols_read_1_reg_151[13]),
        .I3(j2_i_reg_105_reg[13]),
        .O(tmp_25_i_fu_135_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_25_i_fu_135_p2_carry__0_i_7
       (.I0(p_dst_matx_cols_read_1_reg_151[10]),
        .I1(j2_i_reg_105_reg[10]),
        .I2(p_dst_matx_cols_read_1_reg_151[11]),
        .I3(j2_i_reg_105_reg[11]),
        .O(tmp_25_i_fu_135_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_25_i_fu_135_p2_carry__0_i_8
       (.I0(p_dst_matx_cols_read_1_reg_151[8]),
        .I1(j2_i_reg_105_reg[8]),
        .I2(p_dst_matx_cols_read_1_reg_151[9]),
        .I3(j2_i_reg_105_reg[9]),
        .O(tmp_25_i_fu_135_p2_carry__0_i_8_n_0));
  CARRY4 tmp_25_i_fu_135_p2_carry__1
       (.CI(tmp_25_i_fu_135_p2_carry__0_n_0),
        .CO({tmp_25_i_fu_135_p2_carry__1_n_0,tmp_25_i_fu_135_p2_carry__1_n_1,tmp_25_i_fu_135_p2_carry__1_n_2,tmp_25_i_fu_135_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_25_i_fu_135_p2_carry__1_i_1_n_0,tmp_25_i_fu_135_p2_carry__1_i_2_n_0,tmp_25_i_fu_135_p2_carry__1_i_3_n_0,tmp_25_i_fu_135_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_25_i_fu_135_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_25_i_fu_135_p2_carry__1_i_5_n_0,tmp_25_i_fu_135_p2_carry__1_i_6_n_0,tmp_25_i_fu_135_p2_carry__1_i_7_n_0,tmp_25_i_fu_135_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_25_i_fu_135_p2_carry__1_i_1
       (.I0(p_dst_matx_cols_read_1_reg_151[22]),
        .I1(j2_i_reg_105_reg[22]),
        .I2(j2_i_reg_105_reg[23]),
        .I3(p_dst_matx_cols_read_1_reg_151[23]),
        .O(tmp_25_i_fu_135_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_25_i_fu_135_p2_carry__1_i_2
       (.I0(p_dst_matx_cols_read_1_reg_151[20]),
        .I1(j2_i_reg_105_reg[20]),
        .I2(j2_i_reg_105_reg[21]),
        .I3(p_dst_matx_cols_read_1_reg_151[21]),
        .O(tmp_25_i_fu_135_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_25_i_fu_135_p2_carry__1_i_3
       (.I0(p_dst_matx_cols_read_1_reg_151[18]),
        .I1(j2_i_reg_105_reg[18]),
        .I2(j2_i_reg_105_reg[19]),
        .I3(p_dst_matx_cols_read_1_reg_151[19]),
        .O(tmp_25_i_fu_135_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_25_i_fu_135_p2_carry__1_i_4
       (.I0(p_dst_matx_cols_read_1_reg_151[16]),
        .I1(j2_i_reg_105_reg[16]),
        .I2(j2_i_reg_105_reg[17]),
        .I3(p_dst_matx_cols_read_1_reg_151[17]),
        .O(tmp_25_i_fu_135_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_25_i_fu_135_p2_carry__1_i_5
       (.I0(p_dst_matx_cols_read_1_reg_151[22]),
        .I1(j2_i_reg_105_reg[22]),
        .I2(p_dst_matx_cols_read_1_reg_151[23]),
        .I3(j2_i_reg_105_reg[23]),
        .O(tmp_25_i_fu_135_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_25_i_fu_135_p2_carry__1_i_6
       (.I0(p_dst_matx_cols_read_1_reg_151[20]),
        .I1(j2_i_reg_105_reg[20]),
        .I2(p_dst_matx_cols_read_1_reg_151[21]),
        .I3(j2_i_reg_105_reg[21]),
        .O(tmp_25_i_fu_135_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_25_i_fu_135_p2_carry__1_i_7
       (.I0(p_dst_matx_cols_read_1_reg_151[18]),
        .I1(j2_i_reg_105_reg[18]),
        .I2(p_dst_matx_cols_read_1_reg_151[19]),
        .I3(j2_i_reg_105_reg[19]),
        .O(tmp_25_i_fu_135_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_25_i_fu_135_p2_carry__1_i_8
       (.I0(p_dst_matx_cols_read_1_reg_151[16]),
        .I1(j2_i_reg_105_reg[16]),
        .I2(p_dst_matx_cols_read_1_reg_151[17]),
        .I3(j2_i_reg_105_reg[17]),
        .O(tmp_25_i_fu_135_p2_carry__1_i_8_n_0));
  CARRY4 tmp_25_i_fu_135_p2_carry__2
       (.CI(tmp_25_i_fu_135_p2_carry__1_n_0),
        .CO({tmp_25_i_fu_135_p2,tmp_25_i_fu_135_p2_carry__2_n_1,tmp_25_i_fu_135_p2_carry__2_n_2,tmp_25_i_fu_135_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_25_i_fu_135_p2_carry__2_i_1_n_0,tmp_25_i_fu_135_p2_carry__2_i_2_n_0,tmp_25_i_fu_135_p2_carry__2_i_3_n_0,tmp_25_i_fu_135_p2_carry__2_i_4_n_0}),
        .O(NLW_tmp_25_i_fu_135_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_25_i_fu_135_p2_carry__2_i_5_n_0,tmp_25_i_fu_135_p2_carry__2_i_6_n_0,tmp_25_i_fu_135_p2_carry__2_i_7_n_0,tmp_25_i_fu_135_p2_carry__2_i_8_n_0}));
  LUT3 #(
    .INIT(8'h04)) 
    tmp_25_i_fu_135_p2_carry__2_i_1
       (.I0(j2_i_reg_105_reg[30]),
        .I1(p_dst_matx_cols_read_1_reg_151[30]),
        .I2(p_dst_matx_cols_read_1_reg_151[31]),
        .O(tmp_25_i_fu_135_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_25_i_fu_135_p2_carry__2_i_2
       (.I0(p_dst_matx_cols_read_1_reg_151[28]),
        .I1(j2_i_reg_105_reg[28]),
        .I2(j2_i_reg_105_reg[29]),
        .I3(p_dst_matx_cols_read_1_reg_151[29]),
        .O(tmp_25_i_fu_135_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_25_i_fu_135_p2_carry__2_i_3
       (.I0(p_dst_matx_cols_read_1_reg_151[26]),
        .I1(j2_i_reg_105_reg[26]),
        .I2(j2_i_reg_105_reg[27]),
        .I3(p_dst_matx_cols_read_1_reg_151[27]),
        .O(tmp_25_i_fu_135_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_25_i_fu_135_p2_carry__2_i_4
       (.I0(p_dst_matx_cols_read_1_reg_151[24]),
        .I1(j2_i_reg_105_reg[24]),
        .I2(j2_i_reg_105_reg[25]),
        .I3(p_dst_matx_cols_read_1_reg_151[25]),
        .O(tmp_25_i_fu_135_p2_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    tmp_25_i_fu_135_p2_carry__2_i_5
       (.I0(p_dst_matx_cols_read_1_reg_151[30]),
        .I1(j2_i_reg_105_reg[30]),
        .I2(p_dst_matx_cols_read_1_reg_151[31]),
        .O(tmp_25_i_fu_135_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_25_i_fu_135_p2_carry__2_i_6
       (.I0(p_dst_matx_cols_read_1_reg_151[28]),
        .I1(j2_i_reg_105_reg[28]),
        .I2(p_dst_matx_cols_read_1_reg_151[29]),
        .I3(j2_i_reg_105_reg[29]),
        .O(tmp_25_i_fu_135_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_25_i_fu_135_p2_carry__2_i_7
       (.I0(p_dst_matx_cols_read_1_reg_151[26]),
        .I1(j2_i_reg_105_reg[26]),
        .I2(p_dst_matx_cols_read_1_reg_151[27]),
        .I3(j2_i_reg_105_reg[27]),
        .O(tmp_25_i_fu_135_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_25_i_fu_135_p2_carry__2_i_8
       (.I0(p_dst_matx_cols_read_1_reg_151[24]),
        .I1(j2_i_reg_105_reg[24]),
        .I2(p_dst_matx_cols_read_1_reg_151[25]),
        .I3(j2_i_reg_105_reg[25]),
        .O(tmp_25_i_fu_135_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_25_i_fu_135_p2_carry_i_1
       (.I0(p_dst_matx_cols_read_1_reg_151[6]),
        .I1(j2_i_reg_105_reg[6]),
        .I2(j2_i_reg_105_reg[7]),
        .I3(p_dst_matx_cols_read_1_reg_151[7]),
        .O(tmp_25_i_fu_135_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_25_i_fu_135_p2_carry_i_2
       (.I0(p_dst_matx_cols_read_1_reg_151[4]),
        .I1(j2_i_reg_105_reg[4]),
        .I2(j2_i_reg_105_reg[5]),
        .I3(p_dst_matx_cols_read_1_reg_151[5]),
        .O(tmp_25_i_fu_135_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_25_i_fu_135_p2_carry_i_3
       (.I0(p_dst_matx_cols_read_1_reg_151[2]),
        .I1(j2_i_reg_105_reg[2]),
        .I2(j2_i_reg_105_reg[3]),
        .I3(p_dst_matx_cols_read_1_reg_151[3]),
        .O(tmp_25_i_fu_135_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_25_i_fu_135_p2_carry_i_4
       (.I0(p_dst_matx_cols_read_1_reg_151[0]),
        .I1(j2_i_reg_105_reg[0]),
        .I2(j2_i_reg_105_reg[1]),
        .I3(p_dst_matx_cols_read_1_reg_151[1]),
        .O(tmp_25_i_fu_135_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_25_i_fu_135_p2_carry_i_5
       (.I0(p_dst_matx_cols_read_1_reg_151[6]),
        .I1(j2_i_reg_105_reg[6]),
        .I2(p_dst_matx_cols_read_1_reg_151[7]),
        .I3(j2_i_reg_105_reg[7]),
        .O(tmp_25_i_fu_135_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_25_i_fu_135_p2_carry_i_6
       (.I0(p_dst_matx_cols_read_1_reg_151[4]),
        .I1(j2_i_reg_105_reg[4]),
        .I2(p_dst_matx_cols_read_1_reg_151[5]),
        .I3(j2_i_reg_105_reg[5]),
        .O(tmp_25_i_fu_135_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_25_i_fu_135_p2_carry_i_7
       (.I0(p_dst_matx_cols_read_1_reg_151[2]),
        .I1(j2_i_reg_105_reg[2]),
        .I2(p_dst_matx_cols_read_1_reg_151[3]),
        .I3(j2_i_reg_105_reg[3]),
        .O(tmp_25_i_fu_135_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_25_i_fu_135_p2_carry_i_8
       (.I0(p_dst_matx_cols_read_1_reg_151[0]),
        .I1(j2_i_reg_105_reg[0]),
        .I2(p_dst_matx_cols_read_1_reg_151[1]),
        .I3(j2_i_reg_105_reg[1]),
        .O(tmp_25_i_fu_135_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_25_i_reg_165[0]_i_1 
       (.I0(tmp_25_i_fu_135_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone9_out__7),
        .I3(tmp_25_i_reg_165),
        .O(\tmp_25_i_reg_165[0]_i_1_n_0 ));
  FDRE \tmp_25_i_reg_165_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_25_i_reg_165[0]_i_1_n_0 ),
        .Q(tmp_25_i_reg_165),
        .R(1'b0));
endmodule

module system_sobel_ip_0_1_fifo_w32_d2_A
   (p_src_mat_cols_read_c_full_n,
    p_src_mat_cols_read_c_empty_n,
    \tmp_21_reg_65_reg[15] ,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read,
    Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
    p_src_mat_rows_read_c_empty_n,
    Sobel_Block_xFSobelF_U0_ap_start,
    Q,
    ap_rst_n_inv,
    \p_src_cols_read_reg_134_reg[15] );
  output p_src_mat_cols_read_c_full_n;
  output p_src_mat_cols_read_c_empty_n;
  output [15:0]\tmp_21_reg_65_reg[15] ;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read;
  input Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write;
  input p_src_mat_rows_read_c_empty_n;
  input Sobel_Block_xFSobelF_U0_ap_start;
  input [0:0]Q;
  input ap_rst_n_inv;
  input [15:0]\p_src_cols_read_reg_134_reg[15] ;

  wire [0:0]Q;
  wire Sobel_Block_xFSobelF_U0_ap_start;
  wire Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read;
  wire Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_full_n_i_1__4_n_0;
  wire internal_full_n_i_2__20_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [15:0]\p_src_cols_read_reg_134_reg[15] ;
  wire p_src_mat_cols_read_c_empty_n;
  wire p_src_mat_cols_read_c_full_n;
  wire p_src_mat_rows_read_c_empty_n;
  wire [15:0]\tmp_21_reg_65_reg[15] ;

  system_sobel_ip_0_1_fifo_w32_d2_A_shiftReg_14 U_fifo_w32_d2_A_ram
       (.Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .ap_clk(ap_clk),
        .internal_full_n_reg(p_src_mat_cols_read_c_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\p_src_cols_read_reg_134_reg[15] (\p_src_cols_read_reg_134_reg[15] ),
        .\tmp_21_reg_65_reg[15] (\tmp_21_reg_65_reg[15] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(p_src_mat_cols_read_c_empty_n),
        .I3(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(p_src_mat_cols_read_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n_i_2__20_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_src_mat_cols_read_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__20
       (.I0(p_src_mat_cols_read_c_empty_n),
        .I1(Q),
        .I2(Sobel_Block_xFSobelF_U0_ap_start),
        .I3(p_src_mat_rows_read_c_empty_n),
        .I4(p_src_mat_cols_read_c_full_n),
        .I5(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .O(internal_full_n_i_2__20_n_0));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__1
       (.I0(p_src_mat_rows_read_c_empty_n),
        .I1(Sobel_Block_xFSobelF_U0_ap_start),
        .I2(Q),
        .I3(p_src_mat_cols_read_c_empty_n),
        .I4(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .I5(p_src_mat_cols_read_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(p_src_mat_cols_read_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__1 
       (.I0(p_src_mat_cols_read_c_empty_n),
        .I1(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .I2(p_src_mat_cols_read_c_full_n),
        .I3(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .I2(p_src_mat_cols_read_c_full_n),
        .I3(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .I4(p_src_mat_cols_read_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module system_sobel_ip_0_1_fifo_w32_d2_A_13
   (p_src_mat_rows_read_c_full_n,
    p_src_mat_rows_read_c_empty_n,
    \tmp_reg_60_reg[15] ,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read,
    Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
    p_src_mat_cols_read_c_empty_n,
    Sobel_Block_xFSobelF_U0_ap_start,
    Q,
    ap_rst_n_inv,
    \p_src_rows_read_reg_129_reg[15] );
  output p_src_mat_rows_read_c_full_n;
  output p_src_mat_rows_read_c_empty_n;
  output [15:0]\tmp_reg_60_reg[15] ;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read;
  input Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write;
  input p_src_mat_cols_read_c_empty_n;
  input Sobel_Block_xFSobelF_U0_ap_start;
  input [0:0]Q;
  input ap_rst_n_inv;
  input [15:0]\p_src_rows_read_reg_129_reg[15] ;

  wire [0:0]Q;
  wire Sobel_Block_xFSobelF_U0_ap_start;
  wire Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read;
  wire Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_full_n_i_1__3_n_0;
  wire internal_full_n_i_2__21_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_src_mat_cols_read_c_empty_n;
  wire p_src_mat_rows_read_c_empty_n;
  wire p_src_mat_rows_read_c_full_n;
  wire [15:0]\p_src_rows_read_reg_129_reg[15] ;
  wire [15:0]\tmp_reg_60_reg[15] ;

  system_sobel_ip_0_1_fifo_w32_d2_A_shiftReg U_fifo_w32_d2_A_ram
       (.Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .ap_clk(ap_clk),
        .internal_full_n_reg(p_src_mat_rows_read_c_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\p_src_rows_read_reg_129_reg[15] (\p_src_rows_read_reg_129_reg[15] ),
        .\tmp_reg_60_reg[15] (\tmp_reg_60_reg[15] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(p_src_mat_rows_read_c_empty_n),
        .I3(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(p_src_mat_rows_read_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n_i_2__21_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_src_mat_rows_read_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__21
       (.I0(p_src_mat_rows_read_c_empty_n),
        .I1(Q),
        .I2(Sobel_Block_xFSobelF_U0_ap_start),
        .I3(p_src_mat_cols_read_c_empty_n),
        .I4(p_src_mat_rows_read_c_full_n),
        .I5(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .O(internal_full_n_i_2__21_n_0));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__2
       (.I0(p_src_mat_cols_read_c_empty_n),
        .I1(Sobel_Block_xFSobelF_U0_ap_start),
        .I2(Q),
        .I3(p_src_mat_rows_read_c_empty_n),
        .I4(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .I5(p_src_mat_rows_read_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(p_src_mat_rows_read_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__0 
       (.I0(p_src_mat_rows_read_c_empty_n),
        .I1(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .I2(p_src_mat_rows_read_c_full_n),
        .I3(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .I2(p_src_mat_rows_read_c_full_n),
        .I3(Sobel_Block_xFSobelF_U0_p_src_mat_cols_read_read),
        .I4(p_src_mat_rows_read_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module system_sobel_ip_0_1_fifo_w32_d2_A_shiftReg
   (\tmp_reg_60_reg[15] ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    internal_full_n_reg,
    Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
    \p_src_rows_read_reg_129_reg[15] ,
    ap_clk);
  output [15:0]\tmp_reg_60_reg[15] ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input internal_full_n_reg;
  input Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write;
  input [15:0]\p_src_rows_read_reg_129_reg[15] ;
  input ap_clk;

  wire [15:0]\SRL_SIG_reg[0]_2 ;
  wire [15:0]\SRL_SIG_reg[1]_3 ;
  wire Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [15:0]\p_src_rows_read_reg_129_reg[15] ;
  wire shiftReg_ce;
  wire [15:0]\tmp_reg_60_reg[15] ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_rows_read_reg_129_reg[15] [0]),
        .Q(\SRL_SIG_reg[0]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_rows_read_reg_129_reg[15] [10]),
        .Q(\SRL_SIG_reg[0]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_rows_read_reg_129_reg[15] [11]),
        .Q(\SRL_SIG_reg[0]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_rows_read_reg_129_reg[15] [12]),
        .Q(\SRL_SIG_reg[0]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_rows_read_reg_129_reg[15] [13]),
        .Q(\SRL_SIG_reg[0]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_rows_read_reg_129_reg[15] [14]),
        .Q(\SRL_SIG_reg[0]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_rows_read_reg_129_reg[15] [15]),
        .Q(\SRL_SIG_reg[0]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_rows_read_reg_129_reg[15] [1]),
        .Q(\SRL_SIG_reg[0]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_rows_read_reg_129_reg[15] [2]),
        .Q(\SRL_SIG_reg[0]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_rows_read_reg_129_reg[15] [3]),
        .Q(\SRL_SIG_reg[0]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_rows_read_reg_129_reg[15] [4]),
        .Q(\SRL_SIG_reg[0]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_rows_read_reg_129_reg[15] [5]),
        .Q(\SRL_SIG_reg[0]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_rows_read_reg_129_reg[15] [6]),
        .Q(\SRL_SIG_reg[0]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_rows_read_reg_129_reg[15] [7]),
        .Q(\SRL_SIG_reg[0]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_rows_read_reg_129_reg[15] [8]),
        .Q(\SRL_SIG_reg[0]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_rows_read_reg_129_reg[15] [9]),
        .Q(\SRL_SIG_reg[0]_2 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [0]),
        .Q(\SRL_SIG_reg[1]_3 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [10]),
        .Q(\SRL_SIG_reg[1]_3 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [11]),
        .Q(\SRL_SIG_reg[1]_3 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [12]),
        .Q(\SRL_SIG_reg[1]_3 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [13]),
        .Q(\SRL_SIG_reg[1]_3 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [14]),
        .Q(\SRL_SIG_reg[1]_3 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [15]),
        .Q(\SRL_SIG_reg[1]_3 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [1]),
        .Q(\SRL_SIG_reg[1]_3 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [2]),
        .Q(\SRL_SIG_reg[1]_3 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [3]),
        .Q(\SRL_SIG_reg[1]_3 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [4]),
        .Q(\SRL_SIG_reg[1]_3 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [5]),
        .Q(\SRL_SIG_reg[1]_3 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [6]),
        .Q(\SRL_SIG_reg[1]_3 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [7]),
        .Q(\SRL_SIG_reg[1]_3 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [8]),
        .Q(\SRL_SIG_reg[1]_3 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [9]),
        .Q(\SRL_SIG_reg[1]_3 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_60[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [0]),
        .I1(\SRL_SIG_reg[0]_2 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_60_reg[15] [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_60[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [10]),
        .I1(\SRL_SIG_reg[0]_2 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_60_reg[15] [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_60[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [11]),
        .I1(\SRL_SIG_reg[0]_2 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_60_reg[15] [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_60[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [12]),
        .I1(\SRL_SIG_reg[0]_2 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_60_reg[15] [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_60[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [13]),
        .I1(\SRL_SIG_reg[0]_2 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_60_reg[15] [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_60[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [14]),
        .I1(\SRL_SIG_reg[0]_2 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_60_reg[15] [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_60[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [15]),
        .I1(\SRL_SIG_reg[0]_2 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_60_reg[15] [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_60[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [1]),
        .I1(\SRL_SIG_reg[0]_2 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_60_reg[15] [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_60[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [2]),
        .I1(\SRL_SIG_reg[0]_2 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_60_reg[15] [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_60[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [3]),
        .I1(\SRL_SIG_reg[0]_2 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_60_reg[15] [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_60[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [4]),
        .I1(\SRL_SIG_reg[0]_2 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_60_reg[15] [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_60[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [5]),
        .I1(\SRL_SIG_reg[0]_2 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_60_reg[15] [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_60[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [6]),
        .I1(\SRL_SIG_reg[0]_2 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_60_reg[15] [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_60[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [7]),
        .I1(\SRL_SIG_reg[0]_2 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_60_reg[15] [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_60[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [8]),
        .I1(\SRL_SIG_reg[0]_2 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_60_reg[15] [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_60[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [9]),
        .I1(\SRL_SIG_reg[0]_2 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_60_reg[15] [9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module system_sobel_ip_0_1_fifo_w32_d2_A_shiftReg_14
   (\tmp_21_reg_65_reg[15] ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    internal_full_n_reg,
    Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
    \p_src_cols_read_reg_134_reg[15] ,
    ap_clk);
  output [15:0]\tmp_21_reg_65_reg[15] ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input internal_full_n_reg;
  input Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write;
  input [15:0]\p_src_cols_read_reg_134_reg[15] ;
  input ap_clk;

  wire [15:0]\SRL_SIG_reg[0]_4 ;
  wire [15:0]\SRL_SIG_reg[1]_5 ;
  wire Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [15:0]\p_src_cols_read_reg_134_reg[15] ;
  wire shiftReg_ce;
  wire [15:0]\tmp_21_reg_65_reg[15] ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(internal_full_n_reg),
        .I1(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_cols_read_reg_134_reg[15] [0]),
        .Q(\SRL_SIG_reg[0]_4 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_cols_read_reg_134_reg[15] [10]),
        .Q(\SRL_SIG_reg[0]_4 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_cols_read_reg_134_reg[15] [11]),
        .Q(\SRL_SIG_reg[0]_4 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_cols_read_reg_134_reg[15] [12]),
        .Q(\SRL_SIG_reg[0]_4 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_cols_read_reg_134_reg[15] [13]),
        .Q(\SRL_SIG_reg[0]_4 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_cols_read_reg_134_reg[15] [14]),
        .Q(\SRL_SIG_reg[0]_4 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_cols_read_reg_134_reg[15] [15]),
        .Q(\SRL_SIG_reg[0]_4 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_cols_read_reg_134_reg[15] [1]),
        .Q(\SRL_SIG_reg[0]_4 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_cols_read_reg_134_reg[15] [2]),
        .Q(\SRL_SIG_reg[0]_4 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_cols_read_reg_134_reg[15] [3]),
        .Q(\SRL_SIG_reg[0]_4 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_cols_read_reg_134_reg[15] [4]),
        .Q(\SRL_SIG_reg[0]_4 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_cols_read_reg_134_reg[15] [5]),
        .Q(\SRL_SIG_reg[0]_4 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_cols_read_reg_134_reg[15] [6]),
        .Q(\SRL_SIG_reg[0]_4 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_cols_read_reg_134_reg[15] [7]),
        .Q(\SRL_SIG_reg[0]_4 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_cols_read_reg_134_reg[15] [8]),
        .Q(\SRL_SIG_reg[0]_4 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_src_cols_read_reg_134_reg[15] [9]),
        .Q(\SRL_SIG_reg[0]_4 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [0]),
        .Q(\SRL_SIG_reg[1]_5 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [10]),
        .Q(\SRL_SIG_reg[1]_5 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [11]),
        .Q(\SRL_SIG_reg[1]_5 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [12]),
        .Q(\SRL_SIG_reg[1]_5 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [13]),
        .Q(\SRL_SIG_reg[1]_5 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [14]),
        .Q(\SRL_SIG_reg[1]_5 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [15]),
        .Q(\SRL_SIG_reg[1]_5 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [1]),
        .Q(\SRL_SIG_reg[1]_5 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [2]),
        .Q(\SRL_SIG_reg[1]_5 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [3]),
        .Q(\SRL_SIG_reg[1]_5 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [4]),
        .Q(\SRL_SIG_reg[1]_5 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [5]),
        .Q(\SRL_SIG_reg[1]_5 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [6]),
        .Q(\SRL_SIG_reg[1]_5 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [7]),
        .Q(\SRL_SIG_reg[1]_5 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [8]),
        .Q(\SRL_SIG_reg[1]_5 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [9]),
        .Q(\SRL_SIG_reg[1]_5 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_21_reg_65[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [0]),
        .I1(\SRL_SIG_reg[0]_4 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_21_reg_65_reg[15] [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_21_reg_65[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [10]),
        .I1(\SRL_SIG_reg[0]_4 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_21_reg_65_reg[15] [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_21_reg_65[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [11]),
        .I1(\SRL_SIG_reg[0]_4 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_21_reg_65_reg[15] [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_21_reg_65[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [12]),
        .I1(\SRL_SIG_reg[0]_4 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_21_reg_65_reg[15] [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_21_reg_65[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [13]),
        .I1(\SRL_SIG_reg[0]_4 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_21_reg_65_reg[15] [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_21_reg_65[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [14]),
        .I1(\SRL_SIG_reg[0]_4 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_21_reg_65_reg[15] [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_21_reg_65[15]_i_2 
       (.I0(\SRL_SIG_reg[1]_5 [15]),
        .I1(\SRL_SIG_reg[0]_4 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_21_reg_65_reg[15] [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_21_reg_65[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [1]),
        .I1(\SRL_SIG_reg[0]_4 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_21_reg_65_reg[15] [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_21_reg_65[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [2]),
        .I1(\SRL_SIG_reg[0]_4 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_21_reg_65_reg[15] [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_21_reg_65[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [3]),
        .I1(\SRL_SIG_reg[0]_4 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_21_reg_65_reg[15] [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_21_reg_65[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [4]),
        .I1(\SRL_SIG_reg[0]_4 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_21_reg_65_reg[15] [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_21_reg_65[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [5]),
        .I1(\SRL_SIG_reg[0]_4 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_21_reg_65_reg[15] [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_21_reg_65[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [6]),
        .I1(\SRL_SIG_reg[0]_4 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_21_reg_65_reg[15] [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_21_reg_65[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [7]),
        .I1(\SRL_SIG_reg[0]_4 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_21_reg_65_reg[15] [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_21_reg_65[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [8]),
        .I1(\SRL_SIG_reg[0]_4 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_21_reg_65_reg[15] [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_21_reg_65[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [9]),
        .I1(\SRL_SIG_reg[0]_4 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_21_reg_65_reg[15] [9]));
endmodule

module system_sobel_ip_0_1_fifo_w32_d2_A_x
   (imgInput1_cols_c12_full_n,
    \p_dstgx_cols_read_reg_119_reg[0] ,
    D,
    ap_clk,
    imgInput1_rows_c11_empty_n,
    imgOutput1_cols_c_empty_n,
    imgOutput1_rows_c_empty_n,
    ap_rst_n,
    sobel_accel_U0_p_dstgy_cols_read,
    AXIvideo2xfMat_U0_img_cols_read,
    internal_full_n_reg_0,
    ap_rst_n_inv,
    \SRL_SIG_reg[1][31] );
  output imgInput1_cols_c12_full_n;
  output \p_dstgx_cols_read_reg_119_reg[0] ;
  output [31:0]D;
  input ap_clk;
  input imgInput1_rows_c11_empty_n;
  input imgOutput1_cols_c_empty_n;
  input imgOutput1_rows_c_empty_n;
  input ap_rst_n;
  input sobel_accel_U0_p_dstgy_cols_read;
  input AXIvideo2xfMat_U0_img_cols_read;
  input internal_full_n_reg_0;
  input ap_rst_n_inv;
  input [31:0]\SRL_SIG_reg[1][31] ;

  wire AXIvideo2xfMat_U0_img_cols_read;
  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgInput1_cols_c12_empty_n;
  wire imgInput1_cols_c12_full_n;
  wire imgInput1_rows_c11_empty_n;
  wire imgOutput1_cols_c_empty_n;
  wire imgOutput1_rows_c_empty_n;
  wire internal_empty_n_i_1__11_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__11_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \p_dstgx_cols_read_reg_119_reg[0] ;
  wire sobel_accel_U0_p_dstgy_cols_read;

  system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_33 U_fifo_w32_d2_A_x_ram
       (.AXIvideo2xfMat_U0_img_cols_read(AXIvideo2xfMat_U0_img_cols_read),
        .D(D),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .ap_clk(ap_clk),
        .internal_full_n_reg(imgInput1_cols_c12_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__11
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(imgInput1_cols_c12_empty_n),
        .I3(sobel_accel_U0_p_dstgy_cols_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_0),
        .Q(imgInput1_cols_c12_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__11
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_accel_U0_p_dstgy_cols_read),
        .I3(imgInput1_cols_c12_empty_n),
        .I4(AXIvideo2xfMat_U0_img_cols_read),
        .I5(imgInput1_cols_c12_full_n),
        .O(internal_full_n_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_0),
        .Q(imgInput1_cols_c12_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__7 
       (.I0(imgInput1_cols_c12_empty_n),
        .I1(sobel_accel_U0_p_dstgy_cols_read),
        .I2(imgInput1_cols_c12_full_n),
        .I3(AXIvideo2xfMat_U0_img_cols_read),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIvideo2xfMat_U0_img_cols_read),
        .I2(imgInput1_cols_c12_full_n),
        .I3(sobel_accel_U0_p_dstgy_cols_read),
        .I4(imgInput1_cols_c12_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \p_src_rows_read_reg_129[31]_i_3 
       (.I0(imgInput1_cols_c12_empty_n),
        .I1(imgInput1_rows_c11_empty_n),
        .I2(imgOutput1_cols_c_empty_n),
        .I3(imgOutput1_rows_c_empty_n),
        .O(\p_dstgx_cols_read_reg_119_reg[0] ));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_x" *) 
module system_sobel_ip_0_1_fifo_w32_d2_A_x_0
   (imgInput1_cols_c_full_n,
    imgInput1_cols_c_empty_n,
    \SRL_SIG_reg[0][31] ,
    ap_clk,
    ap_rst_n,
    AXIvideo2xfMat_U0_img_cols_read,
    shiftReg_ce,
    internal_full_n_reg_0,
    ap_rst_n_inv,
    Q);
  output imgInput1_cols_c_full_n;
  output imgInput1_cols_c_empty_n;
  output [31:0]\SRL_SIG_reg[0][31] ;
  input ap_clk;
  input ap_rst_n;
  input AXIvideo2xfMat_U0_img_cols_read;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input ap_rst_n_inv;
  input [31:0]Q;

  wire AXIvideo2xfMat_U0_img_cols_read;
  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgInput1_cols_c_empty_n;
  wire imgInput1_cols_c_full_n;
  wire internal_empty_n_i_1__9_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__9_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_32 U_fifo_w32_d2_A_x_ram
       (.Q(Q),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .internal_full_n_reg(imgInput1_cols_c_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(imgInput1_cols_c_empty_n),
        .I3(AXIvideo2xfMat_U0_img_cols_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_0),
        .Q(imgInput1_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__9
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(AXIvideo2xfMat_U0_img_cols_read),
        .I3(imgInput1_cols_c_empty_n),
        .I4(shiftReg_ce),
        .I5(imgInput1_cols_c_full_n),
        .O(internal_full_n_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_0),
        .Q(imgInput1_cols_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__5 
       (.I0(imgInput1_cols_c_empty_n),
        .I1(AXIvideo2xfMat_U0_img_cols_read),
        .I2(imgInput1_cols_c_full_n),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(imgInput1_cols_c_full_n),
        .I3(AXIvideo2xfMat_U0_img_cols_read),
        .I4(imgInput1_cols_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_x" *) 
module system_sobel_ip_0_1_fifo_w32_d2_A_x_1
   (imgInput1_rows_c11_full_n,
    imgInput1_rows_c11_empty_n,
    \ap_CS_fsm_reg[0] ,
    D,
    ap_clk,
    ap_sync_reg_AXIvideo2xfMat_U0_ap_ready,
    ap_start,
    imgInput1_cols_c12_full_n,
    imgInput1_rows_c_empty_n,
    imgInput1_cols_c_empty_n,
    ap_rst_n,
    sobel_accel_U0_p_dstgy_cols_read,
    AXIvideo2xfMat_U0_img_cols_read,
    internal_full_n_reg_0,
    ap_rst_n_inv,
    \SRL_SIG_reg[1][31] );
  output imgInput1_rows_c11_full_n;
  output imgInput1_rows_c11_empty_n;
  output \ap_CS_fsm_reg[0] ;
  output [31:0]D;
  input ap_clk;
  input ap_sync_reg_AXIvideo2xfMat_U0_ap_ready;
  input ap_start;
  input imgInput1_cols_c12_full_n;
  input imgInput1_rows_c_empty_n;
  input imgInput1_cols_c_empty_n;
  input ap_rst_n;
  input sobel_accel_U0_p_dstgy_cols_read;
  input AXIvideo2xfMat_U0_img_cols_read;
  input internal_full_n_reg_0;
  input ap_rst_n_inv;
  input [31:0]\SRL_SIG_reg[1][31] ;

  wire AXIvideo2xfMat_U0_img_cols_read;
  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_AXIvideo2xfMat_U0_ap_ready;
  wire imgInput1_cols_c12_full_n;
  wire imgInput1_cols_c_empty_n;
  wire imgInput1_rows_c11_empty_n;
  wire imgInput1_rows_c11_full_n;
  wire imgInput1_rows_c_empty_n;
  wire internal_empty_n_i_1__10_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__10_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_accel_U0_p_dstgy_cols_read;

  system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_30 U_fifo_w32_d2_A_x_ram
       (.AXIvideo2xfMat_U0_img_cols_read(AXIvideo2xfMat_U0_img_cols_read),
        .D(D),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .ap_clk(ap_clk),
        .internal_full_n_reg(imgInput1_rows_c11_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \cols_reg_346[31]_i_3 
       (.I0(imgInput1_rows_c11_full_n),
        .I1(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready),
        .I2(ap_start),
        .I3(imgInput1_cols_c12_full_n),
        .I4(imgInput1_rows_c_empty_n),
        .I5(imgInput1_cols_c_empty_n),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__10
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(imgInput1_rows_c11_empty_n),
        .I3(sobel_accel_U0_p_dstgy_cols_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_0),
        .Q(imgInput1_rows_c11_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__10
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_accel_U0_p_dstgy_cols_read),
        .I3(imgInput1_rows_c11_empty_n),
        .I4(AXIvideo2xfMat_U0_img_cols_read),
        .I5(imgInput1_rows_c11_full_n),
        .O(internal_full_n_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_0),
        .Q(imgInput1_rows_c11_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__6 
       (.I0(imgInput1_rows_c11_empty_n),
        .I1(sobel_accel_U0_p_dstgy_cols_read),
        .I2(imgInput1_rows_c11_full_n),
        .I3(AXIvideo2xfMat_U0_img_cols_read),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIvideo2xfMat_U0_img_cols_read),
        .I2(imgInput1_rows_c11_full_n),
        .I3(sobel_accel_U0_p_dstgy_cols_read),
        .I4(imgInput1_rows_c11_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_x" *) 
module system_sobel_ip_0_1_fifo_w32_d2_A_x_2
   (imgInput1_rows_c_full_n,
    imgInput1_rows_c_empty_n,
    \SRL_SIG_reg[0][31] ,
    ap_clk,
    ap_rst_n,
    AXIvideo2xfMat_U0_img_cols_read,
    shiftReg_ce,
    internal_full_n_reg_0,
    ap_rst_n_inv,
    Q);
  output imgInput1_rows_c_full_n;
  output imgInput1_rows_c_empty_n;
  output [31:0]\SRL_SIG_reg[0][31] ;
  input ap_clk;
  input ap_rst_n;
  input AXIvideo2xfMat_U0_img_cols_read;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input ap_rst_n_inv;
  input [31:0]Q;

  wire AXIvideo2xfMat_U0_img_cols_read;
  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgInput1_rows_c_empty_n;
  wire imgInput1_rows_c_full_n;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__8_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_29 U_fifo_w32_d2_A_x_ram
       (.Q(Q),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .internal_full_n_reg(imgInput1_rows_c_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(imgInput1_rows_c_empty_n),
        .I3(AXIvideo2xfMat_U0_img_cols_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(imgInput1_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__8
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(AXIvideo2xfMat_U0_img_cols_read),
        .I3(imgInput1_rows_c_empty_n),
        .I4(shiftReg_ce),
        .I5(imgInput1_rows_c_full_n),
        .O(internal_full_n_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(imgInput1_rows_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__4 
       (.I0(imgInput1_rows_c_empty_n),
        .I1(AXIvideo2xfMat_U0_img_cols_read),
        .I2(imgInput1_rows_c_full_n),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(imgInput1_rows_c_full_n),
        .I3(AXIvideo2xfMat_U0_img_cols_read),
        .I4(imgInput1_rows_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_x" *) 
module system_sobel_ip_0_1_fifo_w32_d2_A_x_3
   (imgOutput1_cols_c14_full_n,
    imgOutput1_cols_c14_empty_n,
    \cols_reg_219_reg[31] ,
    \cols_reg_219_reg[31]_0 ,
    D,
    Q,
    \SRL_SIG_reg[1][31] ,
    img_cols_dout,
    ap_clk,
    ap_rst_n,
    xfMat2AXIvideo57_U0_img_cols_read,
    sobel_accel_U0_p_dstgy_cols_read,
    internal_full_n_reg_0,
    ap_rst_n_inv,
    out);
  output imgOutput1_cols_c14_full_n;
  output imgOutput1_cols_c14_empty_n;
  output \cols_reg_219_reg[31] ;
  output \cols_reg_219_reg[31]_0 ;
  output [31:0]D;
  output [31:0]Q;
  output [31:0]\SRL_SIG_reg[1][31] ;
  output [29:0]img_cols_dout;
  input ap_clk;
  input ap_rst_n;
  input xfMat2AXIvideo57_U0_img_cols_read;
  input sobel_accel_U0_p_dstgy_cols_read;
  input internal_full_n_reg_0;
  input ap_rst_n_inv;
  input [31:0]out;

  wire [31:0]D;
  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \cols_reg_219_reg[31] ;
  wire \cols_reg_219_reg[31]_0 ;
  wire imgOutput1_cols_c14_empty_n;
  wire imgOutput1_cols_c14_full_n;
  wire [29:0]img_cols_dout;
  wire internal_empty_n_i_1__13_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__13_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire [31:0]out;
  wire sobel_accel_U0_p_dstgy_cols_read;
  wire xfMat2AXIvideo57_U0_img_cols_read;

  system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_28 U_fifo_w32_d2_A_x_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .ap_clk(ap_clk),
        .img_cols_dout(img_cols_dout),
        .internal_full_n_reg(imgOutput1_cols_c14_full_n),
        .\mOutPtr_reg[0] (\cols_reg_219_reg[31]_0 ),
        .\mOutPtr_reg[1] (\cols_reg_219_reg[31] ),
        .out(out),
        .sobel_accel_U0_p_dstgy_cols_read(sobel_accel_U0_p_dstgy_cols_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__13
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(imgOutput1_cols_c14_empty_n),
        .I3(xfMat2AXIvideo57_U0_img_cols_read),
        .I4(\cols_reg_219_reg[31] ),
        .I5(\cols_reg_219_reg[31]_0 ),
        .O(internal_empty_n_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_0),
        .Q(imgOutput1_cols_c14_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__13
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xfMat2AXIvideo57_U0_img_cols_read),
        .I3(imgOutput1_cols_c14_empty_n),
        .I4(sobel_accel_U0_p_dstgy_cols_read),
        .I5(imgOutput1_cols_c14_full_n),
        .O(internal_full_n_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__7
       (.I0(\cols_reg_219_reg[31]_0 ),
        .I1(\cols_reg_219_reg[31] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_0),
        .Q(imgOutput1_cols_c14_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__9 
       (.I0(imgOutput1_cols_c14_empty_n),
        .I1(xfMat2AXIvideo57_U0_img_cols_read),
        .I2(imgOutput1_cols_c14_full_n),
        .I3(sobel_accel_U0_p_dstgy_cols_read),
        .I4(\cols_reg_219_reg[31]_0 ),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\cols_reg_219_reg[31]_0 ),
        .I1(sobel_accel_U0_p_dstgy_cols_read),
        .I2(imgOutput1_cols_c14_full_n),
        .I3(xfMat2AXIvideo57_U0_img_cols_read),
        .I4(imgOutput1_cols_c14_empty_n),
        .I5(\cols_reg_219_reg[31] ),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(\cols_reg_219_reg[31]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(\cols_reg_219_reg[31] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_x" *) 
module system_sobel_ip_0_1_fifo_w32_d2_A_x_5
   (imgOutput1_rows_c13_full_n,
    imgOutput1_rows_c13_empty_n,
    \p_dstgx_cols_read_reg_119_reg[0] ,
    D,
    ap_clk,
    imgOutput2_cols_c_empty_n,
    sobel_accel_U0_ap_start,
    start_once_reg,
    start_for_xfMat2AXIvideo57_U0_full_n,
    imgOutput1_cols_c14_full_n,
    ap_rst_n,
    xfMat2AXIvideo57_U0_img_cols_read,
    sobel_accel_U0_p_dstgy_cols_read,
    internal_full_n_reg_0,
    ap_rst_n_inv,
    out);
  output imgOutput1_rows_c13_full_n;
  output imgOutput1_rows_c13_empty_n;
  output \p_dstgx_cols_read_reg_119_reg[0] ;
  output [31:0]D;
  input ap_clk;
  input imgOutput2_cols_c_empty_n;
  input sobel_accel_U0_ap_start;
  input start_once_reg;
  input start_for_xfMat2AXIvideo57_U0_full_n;
  input imgOutput1_cols_c14_full_n;
  input ap_rst_n;
  input xfMat2AXIvideo57_U0_img_cols_read;
  input sobel_accel_U0_p_dstgy_cols_read;
  input internal_full_n_reg_0;
  input ap_rst_n_inv;
  input [31:0]out;

  wire [31:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgOutput1_cols_c14_full_n;
  wire imgOutput1_rows_c13_empty_n;
  wire imgOutput1_rows_c13_full_n;
  wire imgOutput2_cols_c_empty_n;
  wire internal_empty_n_i_1__12_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__12_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [31:0]out;
  wire \p_dstgx_cols_read_reg_119_reg[0] ;
  wire sobel_accel_U0_ap_start;
  wire sobel_accel_U0_p_dstgy_cols_read;
  wire start_for_xfMat2AXIvideo57_U0_full_n;
  wire start_once_reg;
  wire xfMat2AXIvideo57_U0_img_cols_read;

  system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_25 U_fifo_w32_d2_A_x_ram
       (.D(D),
        .ap_clk(ap_clk),
        .internal_full_n_reg(imgOutput1_rows_c13_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .out(out),
        .sobel_accel_U0_p_dstgy_cols_read(sobel_accel_U0_p_dstgy_cols_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__12
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(imgOutput1_rows_c13_empty_n),
        .I3(xfMat2AXIvideo57_U0_img_cols_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_0),
        .Q(imgOutput1_rows_c13_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__12
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xfMat2AXIvideo57_U0_img_cols_read),
        .I3(imgOutput1_rows_c13_empty_n),
        .I4(sobel_accel_U0_p_dstgy_cols_read),
        .I5(imgOutput1_rows_c13_full_n),
        .O(internal_full_n_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_0),
        .Q(imgOutput1_rows_c13_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__8 
       (.I0(imgOutput1_rows_c13_empty_n),
        .I1(xfMat2AXIvideo57_U0_img_cols_read),
        .I2(imgOutput1_rows_c13_full_n),
        .I3(sobel_accel_U0_p_dstgy_cols_read),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(sobel_accel_U0_p_dstgy_cols_read),
        .I2(imgOutput1_rows_c13_full_n),
        .I3(xfMat2AXIvideo57_U0_img_cols_read),
        .I4(imgOutput1_rows_c13_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7F7F7FFFFFFFFFFF)) 
    \p_src_rows_read_reg_129[31]_i_4 
       (.I0(imgOutput1_rows_c13_full_n),
        .I1(imgOutput2_cols_c_empty_n),
        .I2(sobel_accel_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_xfMat2AXIvideo57_U0_full_n),
        .I5(imgOutput1_cols_c14_full_n),
        .O(\p_dstgx_cols_read_reg_119_reg[0] ));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_x" *) 
module system_sobel_ip_0_1_fifo_w32_d2_A_x_7
   (imgOutput2_cols_c15_full_n,
    imgOutput2_cols_c15_empty_n,
    \cols_reg_219_reg[31] ,
    \cols_reg_219_reg[31]_0 ,
    D,
    Q,
    \SRL_SIG_reg[1][31] ,
    img_cols_dout,
    ap_clk,
    ap_rst_n,
    xfMat2AXIvideo_U0_img_rows_read,
    sobel_accel_U0_p_dstgy_cols_read,
    internal_full_n_reg_0,
    ap_rst_n_inv,
    out);
  output imgOutput2_cols_c15_full_n;
  output imgOutput2_cols_c15_empty_n;
  output \cols_reg_219_reg[31] ;
  output \cols_reg_219_reg[31]_0 ;
  output [31:0]D;
  output [31:0]Q;
  output [31:0]\SRL_SIG_reg[1][31] ;
  output [29:0]img_cols_dout;
  input ap_clk;
  input ap_rst_n;
  input xfMat2AXIvideo_U0_img_rows_read;
  input sobel_accel_U0_p_dstgy_cols_read;
  input internal_full_n_reg_0;
  input ap_rst_n_inv;
  input [31:0]out;

  wire [31:0]D;
  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \cols_reg_219_reg[31] ;
  wire \cols_reg_219_reg[31]_0 ;
  wire imgOutput2_cols_c15_empty_n;
  wire imgOutput2_cols_c15_full_n;
  wire [29:0]img_cols_dout;
  wire internal_empty_n_i_1__14_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__14_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire [31:0]out;
  wire sobel_accel_U0_p_dstgy_cols_read;
  wire xfMat2AXIvideo_U0_img_rows_read;

  system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg U_fifo_w32_d2_A_x_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .ap_clk(ap_clk),
        .img_cols_dout(img_cols_dout),
        .internal_full_n_reg(imgOutput2_cols_c15_full_n),
        .\mOutPtr_reg[0] (\cols_reg_219_reg[31]_0 ),
        .\mOutPtr_reg[1] (\cols_reg_219_reg[31] ),
        .out(out),
        .sobel_accel_U0_p_dstgy_cols_read(sobel_accel_U0_p_dstgy_cols_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__14
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(imgOutput2_cols_c15_empty_n),
        .I3(xfMat2AXIvideo_U0_img_rows_read),
        .I4(\cols_reg_219_reg[31] ),
        .I5(\cols_reg_219_reg[31]_0 ),
        .O(internal_empty_n_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_0),
        .Q(imgOutput2_cols_c15_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__14
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xfMat2AXIvideo_U0_img_rows_read),
        .I3(imgOutput2_cols_c15_empty_n),
        .I4(sobel_accel_U0_p_dstgy_cols_read),
        .I5(imgOutput2_cols_c15_full_n),
        .O(internal_full_n_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__8
       (.I0(\cols_reg_219_reg[31]_0 ),
        .I1(\cols_reg_219_reg[31] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_0),
        .Q(imgOutput2_cols_c15_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__10 
       (.I0(imgOutput2_cols_c15_empty_n),
        .I1(xfMat2AXIvideo_U0_img_rows_read),
        .I2(imgOutput2_cols_c15_full_n),
        .I3(sobel_accel_U0_p_dstgy_cols_read),
        .I4(\cols_reg_219_reg[31]_0 ),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\cols_reg_219_reg[31]_0 ),
        .I1(sobel_accel_U0_p_dstgy_cols_read),
        .I2(imgOutput2_cols_c15_full_n),
        .I3(xfMat2AXIvideo_U0_img_rows_read),
        .I4(imgOutput2_cols_c15_empty_n),
        .I5(\cols_reg_219_reg[31] ),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(\cols_reg_219_reg[31]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(\cols_reg_219_reg[31] ),
        .S(ap_rst_n_inv));
endmodule

module system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg
   (D,
    Q,
    \SRL_SIG_reg[1][31]_0 ,
    img_cols_dout,
    internal_full_n_reg,
    sobel_accel_U0_p_dstgy_cols_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    out,
    ap_clk);
  output [31:0]D;
  output [31:0]Q;
  output [31:0]\SRL_SIG_reg[1][31]_0 ;
  output [29:0]img_cols_dout;
  input internal_full_n_reg;
  input sobel_accel_U0_p_dstgy_cols_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [31:0]out;
  input ap_clk;

  wire [31:0]D;
  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire ap_clk;
  wire [29:0]img_cols_dout;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [31:0]out;
  wire shiftReg_ce;
  wire sobel_accel_U0_p_dstgy_cols_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__5 
       (.I0(internal_full_n_reg),
        .I1(sobel_accel_U0_p_dstgy_cols_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[0]),
        .Q(\SRL_SIG_reg[1][31]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[10]),
        .Q(\SRL_SIG_reg[1][31]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[11]),
        .Q(\SRL_SIG_reg[1][31]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[12]),
        .Q(\SRL_SIG_reg[1][31]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[13]),
        .Q(\SRL_SIG_reg[1][31]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[14]),
        .Q(\SRL_SIG_reg[1][31]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[15]),
        .Q(\SRL_SIG_reg[1][31]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[16]),
        .Q(\SRL_SIG_reg[1][31]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[17]),
        .Q(\SRL_SIG_reg[1][31]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[18]),
        .Q(\SRL_SIG_reg[1][31]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[19]),
        .Q(\SRL_SIG_reg[1][31]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[1]),
        .Q(\SRL_SIG_reg[1][31]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[20]),
        .Q(\SRL_SIG_reg[1][31]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[21]),
        .Q(\SRL_SIG_reg[1][31]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[22]),
        .Q(\SRL_SIG_reg[1][31]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[23]),
        .Q(\SRL_SIG_reg[1][31]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[24]),
        .Q(\SRL_SIG_reg[1][31]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[25]),
        .Q(\SRL_SIG_reg[1][31]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[26]),
        .Q(\SRL_SIG_reg[1][31]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[27]),
        .Q(\SRL_SIG_reg[1][31]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[28]),
        .Q(\SRL_SIG_reg[1][31]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[29]),
        .Q(\SRL_SIG_reg[1][31]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[2]),
        .Q(\SRL_SIG_reg[1][31]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[30]),
        .Q(\SRL_SIG_reg[1][31]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[31]),
        .Q(\SRL_SIG_reg[1][31]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[3]),
        .Q(\SRL_SIG_reg[1][31]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[4]),
        .Q(\SRL_SIG_reg[1][31]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[5]),
        .Q(\SRL_SIG_reg[1][31]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[6]),
        .Q(\SRL_SIG_reg[1][31]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[7]),
        .Q(\SRL_SIG_reg[1][31]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[8]),
        .Q(\SRL_SIG_reg[1][31]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[9]),
        .Q(\SRL_SIG_reg[1][31]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[0]_i_1__0 
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[1][31]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[10]_i_1__0 
       (.I0(Q[10]),
        .I1(\SRL_SIG_reg[1][31]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[11]_i_1__0 
       (.I0(Q[11]),
        .I1(\SRL_SIG_reg[1][31]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[12]_i_1__0 
       (.I0(Q[12]),
        .I1(\SRL_SIG_reg[1][31]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[13]_i_1__0 
       (.I0(Q[13]),
        .I1(\SRL_SIG_reg[1][31]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[14]_i_1__0 
       (.I0(Q[14]),
        .I1(\SRL_SIG_reg[1][31]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[15]_i_1__0 
       (.I0(Q[15]),
        .I1(\SRL_SIG_reg[1][31]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[16]_i_1__0 
       (.I0(Q[16]),
        .I1(\SRL_SIG_reg[1][31]_0 [16]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[17]_i_1__0 
       (.I0(Q[17]),
        .I1(\SRL_SIG_reg[1][31]_0 [17]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[18]_i_1__0 
       (.I0(Q[18]),
        .I1(\SRL_SIG_reg[1][31]_0 [18]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[19]_i_1__0 
       (.I0(Q[19]),
        .I1(\SRL_SIG_reg[1][31]_0 [19]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[1]_i_1__0 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1][31]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[20]_i_1__0 
       (.I0(Q[20]),
        .I1(\SRL_SIG_reg[1][31]_0 [20]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[21]_i_1__0 
       (.I0(Q[21]),
        .I1(\SRL_SIG_reg[1][31]_0 [21]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[22]_i_1__0 
       (.I0(Q[22]),
        .I1(\SRL_SIG_reg[1][31]_0 [22]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[23]_i_1__0 
       (.I0(Q[23]),
        .I1(\SRL_SIG_reg[1][31]_0 [23]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[24]_i_1__0 
       (.I0(Q[24]),
        .I1(\SRL_SIG_reg[1][31]_0 [24]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[25]_i_1__0 
       (.I0(Q[25]),
        .I1(\SRL_SIG_reg[1][31]_0 [25]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[26]_i_1__0 
       (.I0(Q[26]),
        .I1(\SRL_SIG_reg[1][31]_0 [26]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[27]_i_1__0 
       (.I0(Q[27]),
        .I1(\SRL_SIG_reg[1][31]_0 [27]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[28]_i_1__0 
       (.I0(Q[28]),
        .I1(\SRL_SIG_reg[1][31]_0 [28]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[29]_i_1__0 
       (.I0(Q[29]),
        .I1(\SRL_SIG_reg[1][31]_0 [29]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[2]_i_1__0 
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[1][31]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[30]_i_1__0 
       (.I0(Q[30]),
        .I1(\SRL_SIG_reg[1][31]_0 [30]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[31]_i_2__0 
       (.I0(Q[31]),
        .I1(\SRL_SIG_reg[1][31]_0 [31]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[3]_i_1__0 
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[1][31]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[4]_i_1__0 
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg[1][31]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[5]_i_1__0 
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[1][31]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[6]_i_1__0 
       (.I0(Q[6]),
        .I1(\SRL_SIG_reg[1][31]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[7]_i_1__0 
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[1][31]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[8]_i_1__0 
       (.I0(Q[8]),
        .I1(\SRL_SIG_reg[1][31]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[9]_i_1__0 
       (.I0(Q[9]),
        .I1(\SRL_SIG_reg[1][31]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[12]_i_2__0 
       (.I0(Q[12]),
        .I1(\SRL_SIG_reg[1][31]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[12]_i_3__0 
       (.I0(Q[11]),
        .I1(\SRL_SIG_reg[1][31]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[12]_i_4__0 
       (.I0(Q[10]),
        .I1(\SRL_SIG_reg[1][31]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[12]_i_5__0 
       (.I0(Q[9]),
        .I1(\SRL_SIG_reg[1][31]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[16]_i_2__0 
       (.I0(Q[16]),
        .I1(\SRL_SIG_reg[1][31]_0 [16]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[16]_i_3__0 
       (.I0(Q[15]),
        .I1(\SRL_SIG_reg[1][31]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[16]_i_4__0 
       (.I0(Q[14]),
        .I1(\SRL_SIG_reg[1][31]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[16]_i_5__0 
       (.I0(Q[13]),
        .I1(\SRL_SIG_reg[1][31]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[20]_i_2__0 
       (.I0(Q[20]),
        .I1(\SRL_SIG_reg[1][31]_0 [20]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[20]_i_3__0 
       (.I0(Q[19]),
        .I1(\SRL_SIG_reg[1][31]_0 [19]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[20]_i_4__0 
       (.I0(Q[18]),
        .I1(\SRL_SIG_reg[1][31]_0 [18]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[20]_i_5__0 
       (.I0(Q[17]),
        .I1(\SRL_SIG_reg[1][31]_0 [17]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[24]_i_2__0 
       (.I0(Q[24]),
        .I1(\SRL_SIG_reg[1][31]_0 [24]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[24]_i_3__0 
       (.I0(Q[23]),
        .I1(\SRL_SIG_reg[1][31]_0 [23]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[24]_i_4__0 
       (.I0(Q[22]),
        .I1(\SRL_SIG_reg[1][31]_0 [22]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[24]_i_5__0 
       (.I0(Q[21]),
        .I1(\SRL_SIG_reg[1][31]_0 [21]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[28]_i_2__0 
       (.I0(Q[28]),
        .I1(\SRL_SIG_reg[1][31]_0 [28]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[28]_i_3__0 
       (.I0(Q[27]),
        .I1(\SRL_SIG_reg[1][31]_0 [27]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[28]_i_4__0 
       (.I0(Q[26]),
        .I1(\SRL_SIG_reg[1][31]_0 [26]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[28]_i_5__0 
       (.I0(Q[25]),
        .I1(\SRL_SIG_reg[1][31]_0 [25]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[31]_i_2__0 
       (.I0(Q[30]),
        .I1(\SRL_SIG_reg[1][31]_0 [30]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[31]_i_3__0 
       (.I0(Q[29]),
        .I1(\SRL_SIG_reg[1][31]_0 [29]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[4]_i_2__0 
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg[1][31]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[4]_i_3__0 
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[1][31]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[4]_i_4__0 
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[1][31]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[4]_i_5__0 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1][31]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[8]_i_2__0 
       (.I0(Q[8]),
        .I1(\SRL_SIG_reg[1][31]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[8]_i_3__0 
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[1][31]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[8]_i_4__0 
       (.I0(Q[6]),
        .I1(\SRL_SIG_reg[1][31]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[8]_i_5__0 
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[1][31]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[4]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_x_shiftReg" *) 
module system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_25
   (D,
    internal_full_n_reg,
    sobel_accel_U0_p_dstgy_cols_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    out,
    ap_clk);
  output [31:0]D;
  input internal_full_n_reg;
  input sobel_accel_U0_p_dstgy_cols_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [31:0]out;
  input ap_clk;

  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [31:0]out;
  wire shiftReg_ce;
  wire sobel_accel_U0_p_dstgy_cols_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__3 
       (.I0(internal_full_n_reg),
        .I1(sobel_accel_U0_p_dstgy_cols_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_214[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_x_shiftReg" *) 
module system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_28
   (D,
    Q,
    \SRL_SIG_reg[1][31]_0 ,
    img_cols_dout,
    internal_full_n_reg,
    sobel_accel_U0_p_dstgy_cols_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    out,
    ap_clk);
  output [31:0]D;
  output [31:0]Q;
  output [31:0]\SRL_SIG_reg[1][31]_0 ;
  output [29:0]img_cols_dout;
  input internal_full_n_reg;
  input sobel_accel_U0_p_dstgy_cols_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [31:0]out;
  input ap_clk;

  wire [31:0]D;
  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire ap_clk;
  wire [29:0]img_cols_dout;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [31:0]out;
  wire shiftReg_ce;
  wire sobel_accel_U0_p_dstgy_cols_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__4 
       (.I0(internal_full_n_reg),
        .I1(sobel_accel_U0_p_dstgy_cols_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[0]),
        .Q(\SRL_SIG_reg[1][31]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[10]),
        .Q(\SRL_SIG_reg[1][31]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[11]),
        .Q(\SRL_SIG_reg[1][31]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[12]),
        .Q(\SRL_SIG_reg[1][31]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[13]),
        .Q(\SRL_SIG_reg[1][31]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[14]),
        .Q(\SRL_SIG_reg[1][31]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[15]),
        .Q(\SRL_SIG_reg[1][31]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[16]),
        .Q(\SRL_SIG_reg[1][31]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[17]),
        .Q(\SRL_SIG_reg[1][31]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[18]),
        .Q(\SRL_SIG_reg[1][31]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[19]),
        .Q(\SRL_SIG_reg[1][31]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[1]),
        .Q(\SRL_SIG_reg[1][31]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[20]),
        .Q(\SRL_SIG_reg[1][31]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[21]),
        .Q(\SRL_SIG_reg[1][31]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[22]),
        .Q(\SRL_SIG_reg[1][31]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[23]),
        .Q(\SRL_SIG_reg[1][31]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[24]),
        .Q(\SRL_SIG_reg[1][31]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[25]),
        .Q(\SRL_SIG_reg[1][31]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[26]),
        .Q(\SRL_SIG_reg[1][31]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[27]),
        .Q(\SRL_SIG_reg[1][31]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[28]),
        .Q(\SRL_SIG_reg[1][31]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[29]),
        .Q(\SRL_SIG_reg[1][31]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[2]),
        .Q(\SRL_SIG_reg[1][31]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[30]),
        .Q(\SRL_SIG_reg[1][31]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[31]),
        .Q(\SRL_SIG_reg[1][31]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[3]),
        .Q(\SRL_SIG_reg[1][31]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[4]),
        .Q(\SRL_SIG_reg[1][31]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[5]),
        .Q(\SRL_SIG_reg[1][31]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[6]),
        .Q(\SRL_SIG_reg[1][31]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[7]),
        .Q(\SRL_SIG_reg[1][31]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[8]),
        .Q(\SRL_SIG_reg[1][31]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(out[9]),
        .Q(\SRL_SIG_reg[1][31]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[0]_i_1 
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[1][31]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[10]_i_1 
       (.I0(Q[10]),
        .I1(\SRL_SIG_reg[1][31]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[11]_i_1 
       (.I0(Q[11]),
        .I1(\SRL_SIG_reg[1][31]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[12]_i_1 
       (.I0(Q[12]),
        .I1(\SRL_SIG_reg[1][31]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[13]_i_1 
       (.I0(Q[13]),
        .I1(\SRL_SIG_reg[1][31]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[14]_i_1 
       (.I0(Q[14]),
        .I1(\SRL_SIG_reg[1][31]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[15]_i_1 
       (.I0(Q[15]),
        .I1(\SRL_SIG_reg[1][31]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[16]_i_1 
       (.I0(Q[16]),
        .I1(\SRL_SIG_reg[1][31]_0 [16]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[17]_i_1 
       (.I0(Q[17]),
        .I1(\SRL_SIG_reg[1][31]_0 [17]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[18]_i_1 
       (.I0(Q[18]),
        .I1(\SRL_SIG_reg[1][31]_0 [18]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[19]_i_1 
       (.I0(Q[19]),
        .I1(\SRL_SIG_reg[1][31]_0 [19]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[1]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1][31]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[20]_i_1 
       (.I0(Q[20]),
        .I1(\SRL_SIG_reg[1][31]_0 [20]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[21]_i_1 
       (.I0(Q[21]),
        .I1(\SRL_SIG_reg[1][31]_0 [21]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[22]_i_1 
       (.I0(Q[22]),
        .I1(\SRL_SIG_reg[1][31]_0 [22]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[23]_i_1 
       (.I0(Q[23]),
        .I1(\SRL_SIG_reg[1][31]_0 [23]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[24]_i_1 
       (.I0(Q[24]),
        .I1(\SRL_SIG_reg[1][31]_0 [24]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[25]_i_1 
       (.I0(Q[25]),
        .I1(\SRL_SIG_reg[1][31]_0 [25]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[26]_i_1 
       (.I0(Q[26]),
        .I1(\SRL_SIG_reg[1][31]_0 [26]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[27]_i_1 
       (.I0(Q[27]),
        .I1(\SRL_SIG_reg[1][31]_0 [27]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[28]_i_1 
       (.I0(Q[28]),
        .I1(\SRL_SIG_reg[1][31]_0 [28]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[29]_i_1 
       (.I0(Q[29]),
        .I1(\SRL_SIG_reg[1][31]_0 [29]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[2]_i_1 
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[1][31]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[30]_i_1 
       (.I0(Q[30]),
        .I1(\SRL_SIG_reg[1][31]_0 [30]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[31]_i_2 
       (.I0(Q[31]),
        .I1(\SRL_SIG_reg[1][31]_0 [31]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[3]_i_1 
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[1][31]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[4]_i_1 
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg[1][31]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[5]_i_1 
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[1][31]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[6]_i_1 
       (.I0(Q[6]),
        .I1(\SRL_SIG_reg[1][31]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[7]_i_1 
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[1][31]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[8]_i_1 
       (.I0(Q[8]),
        .I1(\SRL_SIG_reg[1][31]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_219[9]_i_1 
       (.I0(Q[9]),
        .I1(\SRL_SIG_reg[1][31]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[12]_i_2 
       (.I0(Q[12]),
        .I1(\SRL_SIG_reg[1][31]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[12]_i_3 
       (.I0(Q[11]),
        .I1(\SRL_SIG_reg[1][31]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[12]_i_4 
       (.I0(Q[10]),
        .I1(\SRL_SIG_reg[1][31]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[12]_i_5 
       (.I0(Q[9]),
        .I1(\SRL_SIG_reg[1][31]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[16]_i_2 
       (.I0(Q[16]),
        .I1(\SRL_SIG_reg[1][31]_0 [16]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[16]_i_3 
       (.I0(Q[15]),
        .I1(\SRL_SIG_reg[1][31]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[16]_i_4 
       (.I0(Q[14]),
        .I1(\SRL_SIG_reg[1][31]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[16]_i_5 
       (.I0(Q[13]),
        .I1(\SRL_SIG_reg[1][31]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[20]_i_2 
       (.I0(Q[20]),
        .I1(\SRL_SIG_reg[1][31]_0 [20]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[20]_i_3 
       (.I0(Q[19]),
        .I1(\SRL_SIG_reg[1][31]_0 [19]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[20]_i_4 
       (.I0(Q[18]),
        .I1(\SRL_SIG_reg[1][31]_0 [18]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[20]_i_5 
       (.I0(Q[17]),
        .I1(\SRL_SIG_reg[1][31]_0 [17]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[24]_i_2 
       (.I0(Q[24]),
        .I1(\SRL_SIG_reg[1][31]_0 [24]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[24]_i_3 
       (.I0(Q[23]),
        .I1(\SRL_SIG_reg[1][31]_0 [23]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[24]_i_4 
       (.I0(Q[22]),
        .I1(\SRL_SIG_reg[1][31]_0 [22]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[24]_i_5 
       (.I0(Q[21]),
        .I1(\SRL_SIG_reg[1][31]_0 [21]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[28]_i_2 
       (.I0(Q[28]),
        .I1(\SRL_SIG_reg[1][31]_0 [28]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[28]_i_3 
       (.I0(Q[27]),
        .I1(\SRL_SIG_reg[1][31]_0 [27]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[28]_i_4 
       (.I0(Q[26]),
        .I1(\SRL_SIG_reg[1][31]_0 [26]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[28]_i_5 
       (.I0(Q[25]),
        .I1(\SRL_SIG_reg[1][31]_0 [25]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[31]_i_2 
       (.I0(Q[30]),
        .I1(\SRL_SIG_reg[1][31]_0 [30]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[31]_i_3 
       (.I0(Q[29]),
        .I1(\SRL_SIG_reg[1][31]_0 [29]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[4]_i_2 
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg[1][31]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[4]_i_3 
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[1][31]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[4]_i_4 
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[1][31]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[4]_i_5 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[1][31]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[8]_i_2 
       (.I0(Q[8]),
        .I1(\SRL_SIG_reg[1][31]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[8]_i_3 
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[1][31]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[8]_i_4 
       (.I0(Q[6]),
        .I1(\SRL_SIG_reg[1][31]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_3_i_reg_224[8]_i_5 
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[1][31]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(img_cols_dout[4]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_x_shiftReg" *) 
module system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_29
   (\SRL_SIG_reg[0][31]_0 ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    internal_full_n_reg,
    shiftReg_ce,
    Q,
    ap_clk);
  output [31:0]\SRL_SIG_reg[0][31]_0 ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input internal_full_n_reg;
  input shiftReg_ce;
  input [31:0]Q;
  input ap_clk;

  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_1 ;
  wire [31:0]\SRL_SIG_reg[1]_2 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(internal_full_n_reg),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[0]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[0]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[0]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[0]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[16]),
        .Q(\SRL_SIG_reg[0]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[17]),
        .Q(\SRL_SIG_reg[0]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[18]),
        .Q(\SRL_SIG_reg[0]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[19]),
        .Q(\SRL_SIG_reg[0]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[20]),
        .Q(\SRL_SIG_reg[0]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[21]),
        .Q(\SRL_SIG_reg[0]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[22]),
        .Q(\SRL_SIG_reg[0]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[23]),
        .Q(\SRL_SIG_reg[0]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[24]),
        .Q(\SRL_SIG_reg[0]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[25]),
        .Q(\SRL_SIG_reg[0]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[26]),
        .Q(\SRL_SIG_reg[0]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[27]),
        .Q(\SRL_SIG_reg[0]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[28]),
        .Q(\SRL_SIG_reg[0]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[29]),
        .Q(\SRL_SIG_reg[0]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[30]),
        .Q(\SRL_SIG_reg[0]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[31]),
        .Q(\SRL_SIG_reg[0]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[0]_1 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [10]),
        .Q(\SRL_SIG_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [11]),
        .Q(\SRL_SIG_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [12]),
        .Q(\SRL_SIG_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [13]),
        .Q(\SRL_SIG_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [14]),
        .Q(\SRL_SIG_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [15]),
        .Q(\SRL_SIG_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [16]),
        .Q(\SRL_SIG_reg[1]_2 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [17]),
        .Q(\SRL_SIG_reg[1]_2 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [18]),
        .Q(\SRL_SIG_reg[1]_2 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [19]),
        .Q(\SRL_SIG_reg[1]_2 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [20]),
        .Q(\SRL_SIG_reg[1]_2 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [21]),
        .Q(\SRL_SIG_reg[1]_2 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [22]),
        .Q(\SRL_SIG_reg[1]_2 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [23]),
        .Q(\SRL_SIG_reg[1]_2 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [24]),
        .Q(\SRL_SIG_reg[1]_2 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [25]),
        .Q(\SRL_SIG_reg[1]_2 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [26]),
        .Q(\SRL_SIG_reg[1]_2 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [27]),
        .Q(\SRL_SIG_reg[1]_2 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [28]),
        .Q(\SRL_SIG_reg[1]_2 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [29]),
        .Q(\SRL_SIG_reg[1]_2 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [30]),
        .Q(\SRL_SIG_reg[1]_2 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [31]),
        .Q(\SRL_SIG_reg[1]_2 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [9]),
        .Q(\SRL_SIG_reg[1]_2 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [0]),
        .I1(\SRL_SIG_reg[0]_1 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [10]),
        .I1(\SRL_SIG_reg[0]_1 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [11]),
        .I1(\SRL_SIG_reg[0]_1 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [12]),
        .I1(\SRL_SIG_reg[0]_1 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [13]),
        .I1(\SRL_SIG_reg[0]_1 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [14]),
        .I1(\SRL_SIG_reg[0]_1 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [15]),
        .I1(\SRL_SIG_reg[0]_1 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [16]),
        .I1(\SRL_SIG_reg[0]_1 [16]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [17]),
        .I1(\SRL_SIG_reg[0]_1 [17]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [18]),
        .I1(\SRL_SIG_reg[0]_1 [18]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [19]),
        .I1(\SRL_SIG_reg[0]_1 [19]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [1]),
        .I1(\SRL_SIG_reg[0]_1 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [20]),
        .I1(\SRL_SIG_reg[0]_1 [20]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [21]),
        .I1(\SRL_SIG_reg[0]_1 [21]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [22]),
        .I1(\SRL_SIG_reg[0]_1 [22]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [23]),
        .I1(\SRL_SIG_reg[0]_1 [23]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [24]),
        .I1(\SRL_SIG_reg[0]_1 [24]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [25]),
        .I1(\SRL_SIG_reg[0]_1 [25]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [26]),
        .I1(\SRL_SIG_reg[0]_1 [26]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [27]),
        .I1(\SRL_SIG_reg[0]_1 [27]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [28]),
        .I1(\SRL_SIG_reg[0]_1 [28]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [29]),
        .I1(\SRL_SIG_reg[0]_1 [29]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [2]),
        .I1(\SRL_SIG_reg[0]_1 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [30]),
        .I1(\SRL_SIG_reg[0]_1 [30]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [31]),
        .I1(\SRL_SIG_reg[0]_1 [31]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [3]),
        .I1(\SRL_SIG_reg[0]_1 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [4]),
        .I1(\SRL_SIG_reg[0]_1 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [5]),
        .I1(\SRL_SIG_reg[0]_1 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [6]),
        .I1(\SRL_SIG_reg[0]_1 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(\SRL_SIG_reg[0]_1 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [8]),
        .I1(\SRL_SIG_reg[0]_1 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_341[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [9]),
        .I1(\SRL_SIG_reg[0]_1 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_x_shiftReg" *) 
module system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_30
   (D,
    internal_full_n_reg,
    AXIvideo2xfMat_U0_img_cols_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    \SRL_SIG_reg[1][31]_0 ,
    ap_clk);
  output [31:0]D;
  input internal_full_n_reg;
  input AXIvideo2xfMat_U0_img_cols_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [31:0]\SRL_SIG_reg[1][31]_0 ;
  input ap_clk;

  wire AXIvideo2xfMat_U0_img_cols_read;
  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__1 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2xfMat_U0_img_cols_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[31]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_read_reg_129[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_x_shiftReg" *) 
module system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_32
   (\SRL_SIG_reg[0][31]_0 ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    internal_full_n_reg,
    shiftReg_ce,
    Q,
    ap_clk);
  output [31:0]\SRL_SIG_reg[0][31]_0 ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input internal_full_n_reg;
  input shiftReg_ce;
  input [31:0]Q;
  input ap_clk;

  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_1 ;
  wire [31:0]\SRL_SIG_reg[1]_2 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(shiftReg_ce),
        .O(shiftReg_ce_0));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[0]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[0]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[0]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[0]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[16]),
        .Q(\SRL_SIG_reg[0]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[17]),
        .Q(\SRL_SIG_reg[0]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[18]),
        .Q(\SRL_SIG_reg[0]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[19]),
        .Q(\SRL_SIG_reg[0]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[20]),
        .Q(\SRL_SIG_reg[0]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[21]),
        .Q(\SRL_SIG_reg[0]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[22]),
        .Q(\SRL_SIG_reg[0]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[23]),
        .Q(\SRL_SIG_reg[0]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[24]),
        .Q(\SRL_SIG_reg[0]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[25]),
        .Q(\SRL_SIG_reg[0]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[26]),
        .Q(\SRL_SIG_reg[0]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[27]),
        .Q(\SRL_SIG_reg[0]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[28]),
        .Q(\SRL_SIG_reg[0]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[29]),
        .Q(\SRL_SIG_reg[0]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[30]),
        .Q(\SRL_SIG_reg[0]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[31]),
        .Q(\SRL_SIG_reg[0]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[0]_1 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [10]),
        .Q(\SRL_SIG_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [11]),
        .Q(\SRL_SIG_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [12]),
        .Q(\SRL_SIG_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [13]),
        .Q(\SRL_SIG_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [14]),
        .Q(\SRL_SIG_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [15]),
        .Q(\SRL_SIG_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [16]),
        .Q(\SRL_SIG_reg[1]_2 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [17]),
        .Q(\SRL_SIG_reg[1]_2 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [18]),
        .Q(\SRL_SIG_reg[1]_2 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [19]),
        .Q(\SRL_SIG_reg[1]_2 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [20]),
        .Q(\SRL_SIG_reg[1]_2 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [21]),
        .Q(\SRL_SIG_reg[1]_2 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [22]),
        .Q(\SRL_SIG_reg[1]_2 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [23]),
        .Q(\SRL_SIG_reg[1]_2 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [24]),
        .Q(\SRL_SIG_reg[1]_2 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [25]),
        .Q(\SRL_SIG_reg[1]_2 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [26]),
        .Q(\SRL_SIG_reg[1]_2 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [27]),
        .Q(\SRL_SIG_reg[1]_2 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [28]),
        .Q(\SRL_SIG_reg[1]_2 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [29]),
        .Q(\SRL_SIG_reg[1]_2 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [30]),
        .Q(\SRL_SIG_reg[1]_2 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [31]),
        .Q(\SRL_SIG_reg[1]_2 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_1 [9]),
        .Q(\SRL_SIG_reg[1]_2 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [0]),
        .I1(\SRL_SIG_reg[0]_1 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [10]),
        .I1(\SRL_SIG_reg[0]_1 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [11]),
        .I1(\SRL_SIG_reg[0]_1 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [12]),
        .I1(\SRL_SIG_reg[0]_1 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [13]),
        .I1(\SRL_SIG_reg[0]_1 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [14]),
        .I1(\SRL_SIG_reg[0]_1 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [15]),
        .I1(\SRL_SIG_reg[0]_1 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [16]),
        .I1(\SRL_SIG_reg[0]_1 [16]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [17]),
        .I1(\SRL_SIG_reg[0]_1 [17]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [18]),
        .I1(\SRL_SIG_reg[0]_1 [18]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [19]),
        .I1(\SRL_SIG_reg[0]_1 [19]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [1]),
        .I1(\SRL_SIG_reg[0]_1 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [20]),
        .I1(\SRL_SIG_reg[0]_1 [20]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [21]),
        .I1(\SRL_SIG_reg[0]_1 [21]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [22]),
        .I1(\SRL_SIG_reg[0]_1 [22]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [23]),
        .I1(\SRL_SIG_reg[0]_1 [23]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [24]),
        .I1(\SRL_SIG_reg[0]_1 [24]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [25]),
        .I1(\SRL_SIG_reg[0]_1 [25]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [26]),
        .I1(\SRL_SIG_reg[0]_1 [26]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [27]),
        .I1(\SRL_SIG_reg[0]_1 [27]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [28]),
        .I1(\SRL_SIG_reg[0]_1 [28]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [29]),
        .I1(\SRL_SIG_reg[0]_1 [29]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [2]),
        .I1(\SRL_SIG_reg[0]_1 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [30]),
        .I1(\SRL_SIG_reg[0]_1 [30]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[31]_i_2 
       (.I0(\SRL_SIG_reg[1]_2 [31]),
        .I1(\SRL_SIG_reg[0]_1 [31]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [3]),
        .I1(\SRL_SIG_reg[0]_1 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [4]),
        .I1(\SRL_SIG_reg[0]_1 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [5]),
        .I1(\SRL_SIG_reg[0]_1 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [6]),
        .I1(\SRL_SIG_reg[0]_1 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(\SRL_SIG_reg[0]_1 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [8]),
        .I1(\SRL_SIG_reg[0]_1 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_346[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [9]),
        .I1(\SRL_SIG_reg[0]_1 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_x_shiftReg" *) 
module system_sobel_ip_0_1_fifo_w32_d2_A_x_shiftReg_33
   (D,
    internal_full_n_reg,
    AXIvideo2xfMat_U0_img_cols_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    \SRL_SIG_reg[1][31]_0 ,
    ap_clk);
  output [31:0]D;
  input internal_full_n_reg;
  input AXIvideo2xfMat_U0_img_cols_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [31:0]\SRL_SIG_reg[1][31]_0 ;
  input ap_clk;

  wire AXIvideo2xfMat_U0_img_cols_read;
  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__2 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2xfMat_U0_img_cols_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[1][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_read_reg_134[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[9]));
endmodule

module system_sobel_ip_0_1_fifo_w32_d3_A
   (p_dst_matx_cols_read_s_full_n,
    p_dst_matx_cols_read_s_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read,
    Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
    \p_dstgx_cols_read_reg_119_reg[31] ,
    internal_full_n_reg_0,
    ap_rst_n_inv);
  output p_dst_matx_cols_read_s_full_n;
  output p_dst_matx_cols_read_s_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read;
  input Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write;
  input [31:0]\p_dstgx_cols_read_reg_119_reg[31] ;
  input internal_full_n_reg_0;
  input ap_rst_n_inv;

  wire Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write;
  wire Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__6_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [31:0]out;
  wire p_dst_matx_cols_read_s_empty_n;
  wire p_dst_matx_cols_read_s_full_n;
  wire [31:0]\p_dstgx_cols_read_reg_119_reg[31] ;

  system_sobel_ip_0_1_fifo_w32_d3_A_shiftReg_17 U_fifo_w32_d3_A_ram
       (.Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .ap_clk(ap_clk),
        .internal_full_n_reg(p_dst_matx_cols_read_s_full_n),
        .mOutPtr(mOutPtr),
        .out(out),
        .\p_dstgx_cols_read_reg_119_reg[31] (\p_dstgx_cols_read_reg_119_reg[31] ));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(p_dst_matx_cols_read_s_full_n),
        .I2(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .I3(p_dst_matx_cols_read_s_empty_n),
        .I4(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(p_dst_matx_cols_read_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__6
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .I3(p_dst_matx_cols_read_s_empty_n),
        .I4(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .I5(p_dst_matx_cols_read_s_full_n),
        .O(internal_full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(p_dst_matx_cols_read_s_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(p_dst_matx_cols_read_s_empty_n),
        .I1(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .I2(p_dst_matx_cols_read_s_full_n),
        .I3(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .I2(p_dst_matx_cols_read_s_full_n),
        .I3(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .I4(p_dst_matx_cols_read_s_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(internal_full_n_reg_0),
        .I3(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .I4(p_dst_matx_cols_read_s_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d3_A" *) 
module system_sobel_ip_0_1_fifo_w32_d3_A_10
   (p_dst_matx_rows_read_s_full_n,
    p_dst_matx_rows_read_s_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read,
    Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
    \p_dstgx_rows_read_reg_114_reg[31] ,
    internal_full_n_reg_0,
    ap_rst_n_inv);
  output p_dst_matx_rows_read_s_full_n;
  output p_dst_matx_rows_read_s_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read;
  input Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write;
  input [31:0]\p_dstgx_rows_read_reg_114_reg[31] ;
  input internal_full_n_reg_0;
  input ap_rst_n_inv;

  wire Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write;
  wire Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__5_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [31:0]out;
  wire p_dst_matx_rows_read_s_empty_n;
  wire p_dst_matx_rows_read_s_full_n;
  wire [31:0]\p_dstgx_rows_read_reg_114_reg[31] ;

  system_sobel_ip_0_1_fifo_w32_d3_A_shiftReg U_fifo_w32_d3_A_ram
       (.Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .ap_clk(ap_clk),
        .internal_full_n_reg(p_dst_matx_rows_read_s_full_n),
        .mOutPtr(mOutPtr),
        .out(out),
        .\p_dstgx_rows_read_reg_114_reg[31] (\p_dstgx_rows_read_reg_114_reg[31] ));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(p_dst_matx_rows_read_s_full_n),
        .I2(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .I3(p_dst_matx_rows_read_s_empty_n),
        .I4(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(p_dst_matx_rows_read_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .I3(p_dst_matx_rows_read_s_empty_n),
        .I4(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .I5(p_dst_matx_rows_read_s_full_n),
        .O(internal_full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(p_dst_matx_rows_read_s_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(p_dst_matx_rows_read_s_empty_n),
        .I1(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .I2(p_dst_matx_rows_read_s_full_n),
        .I3(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .I2(p_dst_matx_rows_read_s_full_n),
        .I3(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .I4(p_dst_matx_rows_read_s_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(internal_full_n_reg_0),
        .I3(Sobel_Loop_2_proc62_U0_p_dst_matx_cols_read_read),
        .I4(p_dst_matx_rows_read_s_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module system_sobel_ip_0_1_fifo_w32_d3_A_shiftReg
   (out,
    internal_full_n_reg,
    Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
    mOutPtr,
    \p_dstgx_rows_read_reg_114_reg[31] ,
    ap_clk);
  output [31:0]out;
  input internal_full_n_reg;
  input Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write;
  input [2:0]mOutPtr;
  input [31:0]\p_dstgx_rows_read_reg_114_reg[31] ;
  input ap_clk;

  wire Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write;
  wire ap_clk;
  wire internal_full_n_reg;
  wire [2:0]mOutPtr;
  wire [31:0]out;
  wire [31:0]\p_dstgx_rows_read_reg_114_reg[31] ;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_rows_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_rows_read_reg_114_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d3_A_shiftReg" *) 
module system_sobel_ip_0_1_fifo_w32_d3_A_shiftReg_17
   (out,
    internal_full_n_reg,
    Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write,
    mOutPtr,
    \p_dstgx_cols_read_reg_119_reg[31] ,
    ap_clk);
  output [31:0]out;
  input internal_full_n_reg;
  input Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write;
  input [2:0]mOutPtr;
  input [31:0]\p_dstgx_cols_read_reg_119_reg[31] ;
  input ap_clk;

  wire Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write;
  wire ap_clk;
  wire internal_full_n_reg;
  wire [2:0]mOutPtr;
  wire [31:0]out;
  wire [31:0]\p_dstgx_cols_read_reg_119_reg[31] ;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(internal_full_n_reg),
        .I1(Sobel_Loop_1_proc616_U0_p_dst_matx_cols_read_out_write),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/p_dst_matx_cols_read_s_U/U_fifo_w32_d3_A_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_dstgx_cols_read_reg_119_reg[31] [9]),
        .Q(out[9]));
endmodule

module system_sobel_ip_0_1_fifo_w32_d3_A_x
   (imgOutput1_cols_c_full_n,
    imgOutput1_cols_c_empty_n,
    out,
    ap_clk,
    sobel_accel_U0_p_dstgy_cols_read,
    shiftReg_ce,
    ap_rst_n,
    internal_empty_n_reg_0,
    Q,
    ap_rst_n_inv);
  output imgOutput1_cols_c_full_n;
  output imgOutput1_cols_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input sobel_accel_U0_p_dstgy_cols_read;
  input shiftReg_ce;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [31:0]Q;
  input ap_rst_n_inv;

  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgOutput1_cols_c_empty_n;
  wire imgOutput1_cols_c_full_n;
  wire internal_empty_n_i_1__20_n_0;
  wire internal_empty_n_i_2__14_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__21_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire sobel_accel_U0_p_dstgy_cols_read;

  system_sobel_ip_0_1_fifo_w32_d3_A_x_shiftReg_27 U_fifo_w32_d3_A_x_ram
       (.Q(Q),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .out(out),
        .\p_dstgx_cols_read_reg_119_reg[31] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hFBF00000)) 
    internal_empty_n_i_1__20
       (.I0(internal_empty_n_i_2__14_n_0),
        .I1(sobel_accel_U0_p_dstgy_cols_read),
        .I2(shiftReg_ce),
        .I3(imgOutput1_cols_c_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__20_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    internal_empty_n_i_2__14
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n_i_2__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_0),
        .Q(imgOutput1_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__21
       (.I0(ap_rst_n),
        .I1(imgOutput1_cols_c_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__21_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_0),
        .Q(imgOutput1_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(sobel_accel_U0_p_dstgy_cols_read),
        .I1(imgOutput1_cols_c_empty_n),
        .I2(shiftReg_ce),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(imgOutput1_cols_c_empty_n),
        .I3(sobel_accel_U0_p_dstgy_cols_read),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(imgOutput1_cols_c_empty_n),
        .I4(sobel_accel_U0_p_dstgy_cols_read),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d3_A_x" *) 
module system_sobel_ip_0_1_fifo_w32_d3_A_x_6
   (imgOutput1_rows_c_full_n,
    imgOutput1_rows_c_empty_n,
    out,
    ap_clk,
    sobel_accel_U0_p_dstgy_cols_read,
    shiftReg_ce,
    ap_rst_n,
    Q,
    ap_rst_n_inv);
  output imgOutput1_rows_c_full_n;
  output imgOutput1_rows_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input sobel_accel_U0_p_dstgy_cols_read;
  input shiftReg_ce;
  input ap_rst_n;
  input [31:0]Q;
  input ap_rst_n_inv;

  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgOutput1_rows_c_empty_n;
  wire imgOutput1_rows_c_full_n;
  wire internal_empty_n_i_1__19_n_0;
  wire internal_empty_n_i_2__13_n_0;
  wire internal_full_n_i_1__20_n_0;
  wire internal_full_n_i_2__9_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire sobel_accel_U0_p_dstgy_cols_read;

  system_sobel_ip_0_1_fifo_w32_d3_A_x_shiftReg_24 U_fifo_w32_d3_A_x_ram
       (.Q(Q),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .out(out),
        .\p_dstgx_rows_read_reg_114_reg[31] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFBF00000)) 
    internal_empty_n_i_1__19
       (.I0(internal_empty_n_i_2__13_n_0),
        .I1(sobel_accel_U0_p_dstgy_cols_read),
        .I2(shiftReg_ce),
        .I3(imgOutput1_rows_c_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__19_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    internal_empty_n_i_2__13
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n_i_2__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_0),
        .Q(imgOutput1_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__20
       (.I0(ap_rst_n),
        .I1(imgOutput1_rows_c_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_full_n_i_2__9_n_0),
        .O(internal_full_n_i_1__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__9
       (.I0(imgOutput1_rows_c_empty_n),
        .I1(sobel_accel_U0_p_dstgy_cols_read),
        .O(internal_full_n_i_2__9_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_0),
        .Q(imgOutput1_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(imgOutput1_rows_c_empty_n),
        .I1(sobel_accel_U0_p_dstgy_cols_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(sobel_accel_U0_p_dstgy_cols_read),
        .I3(imgOutput1_rows_c_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(sobel_accel_U0_p_dstgy_cols_read),
        .I4(imgOutput1_rows_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d3_A_x" *) 
module system_sobel_ip_0_1_fifo_w32_d3_A_x_8
   (imgOutput2_cols_c_empty_n,
    start_once_reg_reg,
    start_once_reg_reg_0,
    out,
    ap_clk,
    sobel_accel_U0_p_dstgy_cols_read,
    shiftReg_ce,
    ap_rst_n,
    internal_empty_n_reg_0,
    imgOutput1_rows_c_full_n,
    imgOutput2_rows_c_full_n,
    imgOutput1_cols_c_full_n,
    imgInput1_rows_c_full_n,
    imgInput1_cols_c_full_n,
    start_for_sobel_accel_U0_full_n,
    start_for_xfMat2AXIvideo_U0_full_n,
    start_once_reg,
    ap_start,
    ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg,
    Q,
    ap_rst_n_inv);
  output imgOutput2_cols_c_empty_n;
  output start_once_reg_reg;
  output start_once_reg_reg_0;
  output [31:0]out;
  input ap_clk;
  input sobel_accel_U0_p_dstgy_cols_read;
  input shiftReg_ce;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input imgOutput1_rows_c_full_n;
  input imgOutput2_rows_c_full_n;
  input imgOutput1_cols_c_full_n;
  input imgInput1_rows_c_full_n;
  input imgInput1_cols_c_full_n;
  input start_for_sobel_accel_U0_full_n;
  input start_for_xfMat2AXIvideo_U0_full_n;
  input start_once_reg;
  input ap_start;
  input ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg;
  input [31:0]Q;
  input ap_rst_n_inv;

  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg;
  wire imgInput1_cols_c_full_n;
  wire imgInput1_rows_c_full_n;
  wire imgOutput1_cols_c_full_n;
  wire imgOutput1_rows_c_full_n;
  wire imgOutput2_cols_c_empty_n;
  wire imgOutput2_cols_c_full_n;
  wire imgOutput2_rows_c_full_n;
  wire internal_empty_n_i_1__21_n_0;
  wire internal_empty_n_i_2__15_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__22_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire sobel_accel_U0_p_dstgy_cols_read;
  wire start_for_sobel_accel_U0_full_n;
  wire start_for_xfMat2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;

  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \SRL_SIG_reg[2][0]_srl3_i_4 
       (.I0(imgOutput2_cols_c_full_n),
        .I1(imgOutput1_rows_c_full_n),
        .I2(imgOutput2_rows_c_full_n),
        .I3(imgOutput1_cols_c_full_n),
        .I4(imgInput1_rows_c_full_n),
        .I5(imgInput1_cols_c_full_n),
        .O(start_once_reg_reg));
  system_sobel_ip_0_1_fifo_w32_d3_A_x_shiftReg U_fifo_w32_d3_A_x_ram
       (.Q(Q),
        .\SRL_SIG_reg[0][31] (shiftReg_addr),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hFBF00000)) 
    internal_empty_n_i_1__21
       (.I0(internal_empty_n_i_2__15_n_0),
        .I1(sobel_accel_U0_p_dstgy_cols_read),
        .I2(shiftReg_ce),
        .I3(imgOutput2_cols_c_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__21_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    internal_empty_n_i_2__15
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n_i_2__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_0),
        .Q(imgOutput2_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__22
       (.I0(ap_rst_n),
        .I1(imgOutput2_cols_c_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__22_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__22_n_0),
        .Q(imgOutput2_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(sobel_accel_U0_p_dstgy_cols_read),
        .I1(imgOutput2_cols_c_empty_n),
        .I2(shiftReg_ce),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(imgOutput2_cols_c_empty_n),
        .I3(sobel_accel_U0_p_dstgy_cols_read),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(imgOutput2_cols_c_empty_n),
        .I4(sobel_accel_U0_p_dstgy_cols_read),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFF00FF00AA80FF00)) 
    start_once_reg_i_1__1
       (.I0(start_once_reg_reg),
        .I1(start_for_sobel_accel_U0_full_n),
        .I2(start_for_xfMat2AXIvideo_U0_full_n),
        .I3(start_once_reg),
        .I4(ap_start),
        .I5(ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg),
        .O(start_once_reg_reg_0));
endmodule

module system_sobel_ip_0_1_fifo_w32_d3_A_x_shiftReg
   (\SRL_SIG_reg[0][31] ,
    out,
    mOutPtr,
    shiftReg_ce,
    Q,
    ap_clk);
  output [0:0]\SRL_SIG_reg[0][31] ;
  output [31:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [31:0]Q;
  input ap_clk;

  wire [31:0]Q;
  wire [0:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire [2:0]mOutPtr;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\SRL_SIG_reg[0][31] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput2_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\SRL_SIG_reg[0][31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d3_A_x_shiftReg" *) 
module system_sobel_ip_0_1_fifo_w32_d3_A_x_shiftReg_24
   (\p_dstgx_rows_read_reg_114_reg[31] ,
    out,
    mOutPtr,
    shiftReg_ce,
    Q,
    ap_clk);
  output [0:0]\p_dstgx_rows_read_reg_114_reg[31] ;
  output [31:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [31:0]Q;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [2:0]mOutPtr;
  wire [31:0]out;
  wire [0:0]\p_dstgx_rows_read_reg_114_reg[31] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\p_dstgx_rows_read_reg_114_reg[31] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_rows_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\p_dstgx_rows_read_reg_114_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d3_A_x_shiftReg" *) 
module system_sobel_ip_0_1_fifo_w32_d3_A_x_shiftReg_27
   (\p_dstgx_cols_read_reg_119_reg[31] ,
    out,
    mOutPtr,
    shiftReg_ce,
    Q,
    ap_clk);
  output [0:0]\p_dstgx_cols_read_reg_119_reg[31] ;
  output [31:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [31:0]Q;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [2:0]mOutPtr;
  wire [31:0]out;
  wire [0:0]\p_dstgx_cols_read_reg_119_reg[31] ;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(\p_dstgx_cols_read_reg_119_reg[31] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\imgOutput1_cols_c_U/U_fifo_w32_d3_A_x_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\p_dstgx_cols_read_reg_119_reg[31] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(out[9]));
endmodule

module system_sobel_ip_0_1_fifo_w32_d4_A
   (imgOutput2_rows_c_full_n,
    imgOutput2_rows_c_empty_n,
    out,
    ap_clk,
    shiftReg_ce,
    xfMat2AXIvideo_U0_img_rows_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    Q,
    ap_rst_n_inv);
  output imgOutput2_rows_c_full_n;
  output imgOutput2_rows_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input shiftReg_ce;
  input xfMat2AXIvideo_U0_img_rows_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [31:0]Q;
  input ap_rst_n_inv;

  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgOutput2_rows_c_empty_n;
  wire imgOutput2_rows_c_full_n;
  wire internal_empty_n_i_1__23_n_0;
  wire internal_empty_n_i_2__11_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__23_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire xfMat2AXIvideo_U0_img_rows_read;

  system_sobel_ip_0_1_fifo_w32_d4_A_shiftReg U_fifo_w32_d4_A_ram
       (.Q(Q),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .out(out),
        .\rows_reg_214_reg[31] (shiftReg_addr),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__23
       (.I0(internal_empty_n_i_2__11_n_0),
        .I1(mOutPtr[2]),
        .I2(shiftReg_ce),
        .I3(imgOutput2_rows_c_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    internal_empty_n_i_2__11
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(imgOutput2_rows_c_empty_n),
        .I4(xfMat2AXIvideo_U0_img_rows_read),
        .O(internal_empty_n_i_2__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__23_n_0),
        .Q(imgOutput2_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__23
       (.I0(ap_rst_n),
        .I1(imgOutput2_rows_c_full_n),
        .I2(mOutPtr[0]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__23_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__23_n_0),
        .Q(imgOutput2_rows_c_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(imgOutput2_rows_c_empty_n),
        .I1(xfMat2AXIvideo_U0_img_rows_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(xfMat2AXIvideo_U0_img_rows_read),
        .I3(imgOutput2_rows_c_empty_n),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(xfMat2AXIvideo_U0_img_rows_read),
        .I4(imgOutput2_rows_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module system_sobel_ip_0_1_fifo_w32_d4_A_shiftReg
   (\rows_reg_214_reg[31] ,
    out,
    mOutPtr,
    shiftReg_ce,
    Q,
    ap_clk);
  output [0:0]\rows_reg_214_reg[31] ;
  output [31:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [31:0]Q;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [2:0]mOutPtr;
  wire [31:0]out;
  wire [0:0]\rows_reg_214_reg[31] ;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\rows_reg_214_reg[31] ));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput2_rows_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\rows_reg_214_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(out[9]));
endmodule

module system_sobel_ip_0_1_fifo_w8_d1_A
   (imgInput1_data_V_cha_full_n,
    imgInput1_data_V_cha_empty_n,
    Q,
    ap_clk,
    ap_rst_n,
    AXIvideo2xfMat_U0_img_data_V_write,
    internal_empty_n_reg_0,
    E,
    D,
    ap_rst_n_inv);
  output imgInput1_data_V_cha_full_n;
  output imgInput1_data_V_cha_empty_n;
  output [7:0]Q;
  input ap_clk;
  input ap_rst_n;
  input AXIvideo2xfMat_U0_img_data_V_write;
  input internal_empty_n_reg_0;
  input [0:0]E;
  input [7:0]D;
  input ap_rst_n_inv;

  wire AXIvideo2xfMat_U0_img_data_V_write;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgInput1_data_V_cha_empty_n;
  wire imgInput1_data_V_cha_full_n;
  wire internal_empty_n_i_1__15_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__15_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  system_sobel_ip_0_1_fifo_w8_d1_A_shiftReg_31 U_fifo_w8_d1_A_ram
       (.D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__15
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(internal_empty_n_reg_0),
        .I3(E),
        .I4(imgInput1_data_V_cha_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_0),
        .Q(imgInput1_data_V_cha_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFF5555)) 
    internal_full_n_i_1__15
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(AXIvideo2xfMat_U0_img_data_V_write),
        .I4(imgInput1_data_V_cha_full_n),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__15_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_0),
        .Q(imgInput1_data_V_cha_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h956A)) 
    \mOutPtr[0]_i_1 
       (.I0(internal_empty_n_reg_0),
        .I1(imgInput1_data_V_cha_full_n),
        .I2(AXIvideo2xfMat_U0_img_data_V_write),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hEA7F1580)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIvideo2xfMat_U0_img_data_V_write),
        .I2(imgInput1_data_V_cha_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module system_sobel_ip_0_1_fifo_w8_d1_A_4
   (imgOutput1_data_V_ch_full_n,
    imgOutput1_data_V_ch_empty_n,
    Q,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    xfMat2AXIvideo57_U0_img_data_V_read,
    D,
    ap_rst_n_inv);
  output imgOutput1_data_V_ch_full_n;
  output imgOutput1_data_V_ch_empty_n;
  output [7:0]Q;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input xfMat2AXIvideo57_U0_img_data_V_read;
  input [7:0]D;
  input ap_rst_n_inv;

  wire [7:0]D;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgOutput1_data_V_ch_empty_n;
  wire imgOutput1_data_V_ch_full_n;
  wire internal_empty_n_i_1__17_n_0;
  wire internal_full_n_i_1__17_n_0;
  wire internal_full_n_i_2__12_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire xfMat2AXIvideo57_U0_img_data_V_read;

  system_sobel_ip_0_1_fifo_w8_d1_A_shiftReg_26 U_fifo_w8_d1_A_ram
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__17
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(xfMat2AXIvideo57_U0_img_data_V_read),
        .I3(shiftReg_ce),
        .I4(imgOutput1_data_V_ch_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_0),
        .Q(imgOutput1_data_V_ch_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFF5DDDDDDD)) 
    internal_full_n_i_1__17
       (.I0(ap_rst_n),
        .I1(imgOutput1_data_V_ch_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_full_n_i_2__12_n_0),
        .O(internal_full_n_i_1__17_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__12
       (.I0(imgOutput1_data_V_ch_empty_n),
        .I1(xfMat2AXIvideo57_U0_img_data_V_read),
        .O(internal_full_n_i_2__12_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_0),
        .Q(imgOutput1_data_V_ch_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(imgOutput1_data_V_ch_empty_n),
        .I1(xfMat2AXIvideo57_U0_img_data_V_read),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(xfMat2AXIvideo57_U0_img_data_V_read),
        .I3(imgOutput1_data_V_ch_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module system_sobel_ip_0_1_fifo_w8_d1_A_9
   (imgOutput2_data_V_ch_full_n,
    imgOutput2_data_V_ch_empty_n,
    Q,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    xfMat2AXIvideo_U0_img_data_V_read,
    D,
    ap_rst_n_inv);
  output imgOutput2_data_V_ch_full_n;
  output imgOutput2_data_V_ch_empty_n;
  output [7:0]Q;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input xfMat2AXIvideo_U0_img_data_V_read;
  input [7:0]D;
  input ap_rst_n_inv;

  wire [7:0]D;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgOutput2_data_V_ch_empty_n;
  wire imgOutput2_data_V_ch_full_n;
  wire internal_empty_n_i_1__18_n_0;
  wire internal_full_n_i_1__18_n_0;
  wire internal_full_n_i_2__14_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire xfMat2AXIvideo_U0_img_data_V_read;

  system_sobel_ip_0_1_fifo_w8_d1_A_shiftReg U_fifo_w8_d1_A_ram
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__18
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(xfMat2AXIvideo_U0_img_data_V_read),
        .I3(shiftReg_ce),
        .I4(imgOutput2_data_V_ch_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__18_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_0),
        .Q(imgOutput2_data_V_ch_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFF5DDDDDDD)) 
    internal_full_n_i_1__18
       (.I0(ap_rst_n),
        .I1(imgOutput2_data_V_ch_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_full_n_i_2__14_n_0),
        .O(internal_full_n_i_1__18_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__14
       (.I0(imgOutput2_data_V_ch_empty_n),
        .I1(xfMat2AXIvideo_U0_img_data_V_read),
        .O(internal_full_n_i_2__14_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_0),
        .Q(imgOutput2_data_V_ch_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(imgOutput2_data_V_ch_empty_n),
        .I1(xfMat2AXIvideo_U0_img_data_V_read),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(xfMat2AXIvideo_U0_img_data_V_read),
        .I3(imgOutput2_data_V_ch_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module system_sobel_ip_0_1_fifo_w8_d1_A_shiftReg
   (Q,
    shiftReg_ce,
    D,
    ap_clk);
  output [7:0]Q;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]Q;
  wire ap_clk;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module system_sobel_ip_0_1_fifo_w8_d1_A_shiftReg_26
   (Q,
    shiftReg_ce,
    D,
    ap_clk);
  output [7:0]Q;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]Q;
  wire ap_clk;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module system_sobel_ip_0_1_fifo_w8_d1_A_shiftReg_31
   (Q,
    E,
    D,
    ap_clk);
  output [7:0]Q;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

module system_sobel_ip_0_1_fifo_w8_d2_A
   (p_dstx_V_V_full_n,
    p_dstx_V_V_empty_n,
    \SRL_SIG_reg[0][7] ,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    ap_enable_reg_pp1_iter5_reg,
    grp_Sobel_fu_94_p_dst_maty_data_V_write,
    ap_rst_n_inv,
    E,
    D);
  output p_dstx_V_V_full_n;
  output p_dstx_V_V_empty_n;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input ap_enable_reg_pp1_iter5_reg;
  input grp_Sobel_fu_94_p_dst_maty_data_V_write;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter5_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_Sobel_fu_94_p_dst_maty_data_V_write;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_full_n_i_1__0_n_0;
  wire internal_full_n_i_2__17_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_dstx_V_V_empty_n;
  wire p_dstx_V_V_full_n;

  system_sobel_ip_0_1_fifo_w8_d2_A_shiftReg_16 U_fifo_w8_d2_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter5_reg),
        .I2(p_dstx_V_V_empty_n),
        .I3(grp_Sobel_fu_94_p_dst_maty_data_V_write),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(p_dstx_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n_i_2__17_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_dstx_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h07)) 
    internal_full_n_i_2__17
       (.I0(p_dstx_V_V_empty_n),
        .I1(grp_Sobel_fu_94_p_dst_maty_data_V_write),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .O(internal_full_n_i_2__17_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(p_dstx_V_V_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__2 
       (.I0(p_dstx_V_V_empty_n),
        .I1(grp_Sobel_fu_94_p_dst_maty_data_V_write),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp1_iter5_reg),
        .I2(grp_Sobel_fu_94_p_dst_maty_data_V_write),
        .I3(p_dstx_V_V_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module system_sobel_ip_0_1_fifo_w8_d2_A_11
   (p_dsty_V_V_full_n,
    p_dsty_V_V_empty_n,
    \SRL_SIG_reg[0][7] ,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    ap_enable_reg_pp1_iter5_reg,
    grp_Sobel_fu_94_p_dst_maty_data_V_write,
    ap_rst_n_inv,
    E,
    D);
  output p_dsty_V_V_full_n;
  output p_dsty_V_V_empty_n;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input ap_enable_reg_pp1_iter5_reg;
  input grp_Sobel_fu_94_p_dst_maty_data_V_write;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter5_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_Sobel_fu_94_p_dst_maty_data_V_write;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_full_n_i_1__1_n_0;
  wire internal_full_n_i_2__18_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_dsty_V_V_empty_n;
  wire p_dsty_V_V_full_n;

  system_sobel_ip_0_1_fifo_w8_d2_A_shiftReg_15 U_fifo_w8_d2_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter5_reg),
        .I2(p_dsty_V_V_empty_n),
        .I3(grp_Sobel_fu_94_p_dst_maty_data_V_write),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(p_dsty_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n_i_2__18_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_dsty_V_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h07)) 
    internal_full_n_i_2__18
       (.I0(p_dsty_V_V_empty_n),
        .I1(grp_Sobel_fu_94_p_dst_maty_data_V_write),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .O(internal_full_n_i_2__18_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(p_dsty_V_V_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__3 
       (.I0(p_dsty_V_V_empty_n),
        .I1(grp_Sobel_fu_94_p_dst_maty_data_V_write),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp1_iter5_reg),
        .I2(grp_Sobel_fu_94_p_dst_maty_data_V_write),
        .I3(p_dsty_V_V_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module system_sobel_ip_0_1_fifo_w8_d2_A_12
   (p_src_V_V_full_n,
    p_src_V_V_empty_n,
    ram_reg,
    DIADI,
    ram_reg_0,
    ap_clk,
    ap_rst_n,
    Sobel_Block_xFSobelF_U0_p_src_V_V_read,
    ap_enable_reg_pp0_iter1_reg,
    buf_1_V_address11__0,
    buf_0_V_address1137_out__0,
    \tmp_14_reg_768_reg[1] ,
    tmp_5_reg_764,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][7] );
  output p_src_V_V_full_n;
  output p_src_V_V_empty_n;
  output [7:0]ram_reg;
  output [7:0]DIADI;
  output [7:0]ram_reg_0;
  input ap_clk;
  input ap_rst_n;
  input Sobel_Block_xFSobelF_U0_p_src_V_V_read;
  input ap_enable_reg_pp0_iter1_reg;
  input buf_1_V_address11__0;
  input buf_0_V_address1137_out__0;
  input [0:0]\tmp_14_reg_768_reg[1] ;
  input tmp_5_reg_764;
  input ap_rst_n_inv;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]DIADI;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire Sobel_Block_xFSobelF_U0_p_src_V_V_read;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buf_0_V_address1137_out__0;
  wire buf_1_V_address11__0;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_full_n__0;
  wire internal_full_n_i_1__2_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_src_V_V_empty_n;
  wire p_src_V_V_full_n;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [0:0]\tmp_14_reg_768_reg[1] ;
  wire tmp_5_reg_764;

  system_sobel_ip_0_1_fifo_w8_d2_A_shiftReg U_fifo_w8_d2_A_ram
       (.DIADI(DIADI),
        .E(E),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .buf_0_V_address1137_out__0(buf_0_V_address1137_out__0),
        .buf_1_V_address11__0(buf_1_V_address11__0),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .\tmp_14_reg_768_reg[1] (\tmp_14_reg_768_reg[1] ),
        .tmp_5_reg_764(tmp_5_reg_764));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(p_src_V_V_empty_n),
        .I3(Sobel_Block_xFSobelF_U0_p_src_V_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(p_src_V_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n__0),
        .I1(p_src_V_V_full_n),
        .I2(ap_rst_n),
        .I3(Sobel_Block_xFSobelF_U0_p_src_V_V_read),
        .I4(p_src_V_V_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(internal_full_n_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n__0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(p_src_V_V_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1 
       (.I0(p_src_V_V_empty_n),
        .I1(Sobel_Block_xFSobelF_U0_p_src_V_V_read),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(Sobel_Block_xFSobelF_U0_p_src_V_V_read),
        .I3(p_src_V_V_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module system_sobel_ip_0_1_fifo_w8_d2_A_shiftReg
   (ram_reg,
    DIADI,
    ram_reg_0,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[0] ,
    buf_1_V_address11__0,
    buf_0_V_address1137_out__0,
    \tmp_14_reg_768_reg[1] ,
    tmp_5_reg_764,
    E,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]ram_reg;
  output [7:0]DIADI;
  output [7:0]ram_reg_0;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[0] ;
  input buf_1_V_address11__0;
  input buf_0_V_address1137_out__0;
  input [0:0]\tmp_14_reg_768_reg[1] ;
  input tmp_5_reg_764;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]DIADI;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire buf_0_V_address1137_out__0;
  wire buf_1_V_address11__0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [0:0]\tmp_14_reg_768_reg[1] ;
  wire tmp_5_reg_764;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_14__0
       (.I0(buf_0_V_address1137_out__0),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\SRL_SIG_reg[1]_1 [7]),
        .O(DIADI[7]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_15
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [7]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .I4(buf_1_V_address11__0),
        .O(ram_reg[7]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_15__0
       (.I0(buf_0_V_address1137_out__0),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(\SRL_SIG_reg[1]_1 [6]),
        .O(DIADI[6]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_16
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [6]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(buf_1_V_address11__0),
        .O(ram_reg[6]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_16__0
       (.I0(buf_0_V_address1137_out__0),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(\SRL_SIG_reg[1]_1 [5]),
        .O(DIADI[5]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_17
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [5]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(buf_1_V_address11__0),
        .O(ram_reg[5]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_17__0
       (.I0(buf_0_V_address1137_out__0),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(\SRL_SIG_reg[1]_1 [4]),
        .O(DIADI[4]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_18
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(buf_1_V_address11__0),
        .O(ram_reg[4]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_18__0
       (.I0(buf_0_V_address1137_out__0),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(\SRL_SIG_reg[1]_1 [3]),
        .O(DIADI[3]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_19
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [3]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(buf_1_V_address11__0),
        .O(ram_reg[3]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_19__0
       (.I0(buf_0_V_address1137_out__0),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(\SRL_SIG_reg[1]_1 [2]),
        .O(DIADI[2]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_20
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [2]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(buf_1_V_address11__0),
        .O(ram_reg[2]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_20__0
       (.I0(buf_0_V_address1137_out__0),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(\SRL_SIG_reg[1]_1 [1]),
        .O(DIADI[1]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_21
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [1]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(buf_1_V_address11__0),
        .O(ram_reg[1]));
  LUT5 #(
    .INIT(32'hAA208A00)) 
    ram_reg_i_21__0
       (.I0(buf_0_V_address1137_out__0),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[0] ),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(\SRL_SIG_reg[1]_1 [0]),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'h0000F4B0)) 
    ram_reg_i_22__0
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(buf_1_V_address11__0),
        .O(ram_reg[0]));
  LUT6 #(
    .INIT(64'hF0002000D0000000)) 
    ram_reg_i_2__1
       (.I0(\mOutPtr_reg[0] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\tmp_14_reg_768_reg[1] ),
        .I3(tmp_5_reg_764),
        .I4(\SRL_SIG_reg[0]_0 [7]),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(ram_reg_0[7]));
  LUT6 #(
    .INIT(64'hF0002000D0000000)) 
    ram_reg_i_3__1
       (.I0(\mOutPtr_reg[0] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\tmp_14_reg_768_reg[1] ),
        .I3(tmp_5_reg_764),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(ram_reg_0[6]));
  LUT6 #(
    .INIT(64'hF0002000D0000000)) 
    ram_reg_i_4__1
       (.I0(\mOutPtr_reg[0] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\tmp_14_reg_768_reg[1] ),
        .I3(tmp_5_reg_764),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(ram_reg_0[5]));
  LUT6 #(
    .INIT(64'hF0002000D0000000)) 
    ram_reg_i_5__1
       (.I0(\mOutPtr_reg[0] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\tmp_14_reg_768_reg[1] ),
        .I3(tmp_5_reg_764),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(ram_reg_0[4]));
  LUT6 #(
    .INIT(64'hF0002000D0000000)) 
    ram_reg_i_6__1
       (.I0(\mOutPtr_reg[0] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\tmp_14_reg_768_reg[1] ),
        .I3(tmp_5_reg_764),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(ram_reg_0[3]));
  LUT6 #(
    .INIT(64'hF0002000D0000000)) 
    ram_reg_i_7__1
       (.I0(\mOutPtr_reg[0] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\tmp_14_reg_768_reg[1] ),
        .I3(tmp_5_reg_764),
        .I4(\SRL_SIG_reg[0]_0 [2]),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(ram_reg_0[2]));
  LUT6 #(
    .INIT(64'hF0002000D0000000)) 
    ram_reg_i_8__1
       (.I0(\mOutPtr_reg[0] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\tmp_14_reg_768_reg[1] ),
        .I3(tmp_5_reg_764),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(ram_reg_0[1]));
  LUT6 #(
    .INIT(64'hF0002000D0000000)) 
    ram_reg_i_9__1
       (.I0(\mOutPtr_reg[0] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\tmp_14_reg_768_reg[1] ),
        .I3(tmp_5_reg_764),
        .I4(\SRL_SIG_reg[0]_0 [0]),
        .I5(\SRL_SIG_reg[1]_1 [0]),
        .O(ram_reg_0[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module system_sobel_ip_0_1_fifo_w8_d2_A_shiftReg_15
   (\SRL_SIG_reg[0][7]_0 ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    E,
    D,
    ap_clk);
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_8 ;
  wire [7:0]\SRL_SIG_reg[1]_9 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_9 [0]),
        .I1(\SRL_SIG_reg[0]_8 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_9 [1]),
        .I1(\SRL_SIG_reg[0]_8 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_9 [2]),
        .I1(\SRL_SIG_reg[0]_8 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_9 [3]),
        .I1(\SRL_SIG_reg[0]_8 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_9 [4]),
        .I1(\SRL_SIG_reg[0]_8 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_9 [5]),
        .I1(\SRL_SIG_reg[0]_8 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_9 [6]),
        .I1(\SRL_SIG_reg[0]_8 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_2__1 
       (.I0(\SRL_SIG_reg[1]_9 [7]),
        .I1(\SRL_SIG_reg[0]_8 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_8 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_8 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_8 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_8 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_8 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_8 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_8 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_8 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [0]),
        .Q(\SRL_SIG_reg[1]_9 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [1]),
        .Q(\SRL_SIG_reg[1]_9 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [2]),
        .Q(\SRL_SIG_reg[1]_9 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [3]),
        .Q(\SRL_SIG_reg[1]_9 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [4]),
        .Q(\SRL_SIG_reg[1]_9 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [5]),
        .Q(\SRL_SIG_reg[1]_9 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [6]),
        .Q(\SRL_SIG_reg[1]_9 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [7]),
        .Q(\SRL_SIG_reg[1]_9 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module system_sobel_ip_0_1_fifo_w8_d2_A_shiftReg_16
   (\SRL_SIG_reg[0][7]_0 ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    E,
    D,
    ap_clk);
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_6 ;
  wire [7:0]\SRL_SIG_reg[1]_7 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_7 [0]),
        .I1(\SRL_SIG_reg[0]_6 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_7 [1]),
        .I1(\SRL_SIG_reg[0]_6 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_7 [2]),
        .I1(\SRL_SIG_reg[0]_6 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_7 [3]),
        .I1(\SRL_SIG_reg[0]_6 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_7 [4]),
        .I1(\SRL_SIG_reg[0]_6 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_7 [5]),
        .I1(\SRL_SIG_reg[0]_6 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_7 [6]),
        .I1(\SRL_SIG_reg[0]_6 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(\SRL_SIG_reg[1]_7 [7]),
        .I1(\SRL_SIG_reg[0]_6 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_6 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_6 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_6 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_6 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_6 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_6 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_6 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_6 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [0]),
        .Q(\SRL_SIG_reg[1]_7 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [1]),
        .Q(\SRL_SIG_reg[1]_7 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [2]),
        .Q(\SRL_SIG_reg[1]_7 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [3]),
        .Q(\SRL_SIG_reg[1]_7 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [4]),
        .Q(\SRL_SIG_reg[1]_7 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [5]),
        .Q(\SRL_SIG_reg[1]_7 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [6]),
        .Q(\SRL_SIG_reg[1]_7 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_6 [7]),
        .Q(\SRL_SIG_reg[1]_7 [7]),
        .R(1'b0));
endmodule

module system_sobel_ip_0_1_sobel_accel
   (start_once_reg,
    sobel_accel_U0_ap_ready,
    Q,
    sobel_accel_U0_p_dstgy_cols_read,
    D,
    \SRL_SIG_reg[0][7] ,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    internal_full_n_reg,
    \mOutPtr_reg[0] ,
    shiftReg_ce,
    shiftReg_ce_0,
    \mOutPtr_reg[2] ,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    imgInput1_data_V_cha_empty_n,
    imgOutput1_data_V_ch_full_n,
    imgOutput2_data_V_ch_full_n,
    imgOutput2_cols_c15_full_n,
    internal_empty_n_reg_2,
    internal_full_n_reg_2,
    sobel_accel_U0_ap_start,
    start_for_xfMat2AXIvideo57_U0_full_n,
    imgOutput1_rows_c13_full_n,
    imgOutput1_cols_c14_full_n,
    imgOutput1_cols_c_empty_n,
    imgOutput2_cols_c_empty_n,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[1][31] ,
    \SRL_SIG_reg[1][31]_0 ,
    \int_height_reg[31] ,
    \int_width_reg[31] );
  output start_once_reg;
  output sobel_accel_U0_ap_ready;
  output [0:0]Q;
  output sobel_accel_U0_p_dstgy_cols_read;
  output [7:0]D;
  output [7:0]\SRL_SIG_reg[0][7] ;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output internal_full_n_reg;
  output \mOutPtr_reg[0] ;
  output shiftReg_ce;
  output shiftReg_ce_0;
  output \mOutPtr_reg[2] ;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input imgInput1_data_V_cha_empty_n;
  input imgOutput1_data_V_ch_full_n;
  input imgOutput2_data_V_ch_full_n;
  input imgOutput2_cols_c15_full_n;
  input internal_empty_n_reg_2;
  input internal_full_n_reg_2;
  input sobel_accel_U0_ap_start;
  input start_for_xfMat2AXIvideo57_U0_full_n;
  input imgOutput1_rows_c13_full_n;
  input imgOutput1_cols_c14_full_n;
  input imgOutput1_cols_c_empty_n;
  input imgOutput2_cols_c_empty_n;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input [31:0]\SRL_SIG_reg[1][31] ;
  input [31:0]\SRL_SIG_reg[1][31]_0 ;
  input [31:0]\int_height_reg[31] ;
  input [31:0]\int_width_reg[31] ;

  wire [7:0]D;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_Sobel_fu_94_ap_done;
  wire ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_n_0;
  wire grp_Sobel_fu_94_ap_start_reg;
  wire grp_Sobel_fu_94_n_1;
  wire grp_Sobel_fu_94_n_19;
  wire grp_Sobel_fu_94_n_2;
  wire grp_Sobel_fu_94_n_20;
  wire grp_Sobel_fu_94_n_25;
  wire grp_Sobel_fu_94_n_26;
  wire imgInput1_data_V_cha_empty_n;
  wire imgOutput1_cols_c14_full_n;
  wire imgOutput1_cols_c_empty_n;
  wire imgOutput1_data_V_ch_full_n;
  wire imgOutput1_rows_c13_full_n;
  wire imgOutput2_cols_c15_full_n;
  wire imgOutput2_cols_c_empty_n;
  wire imgOutput2_data_V_ch_full_n;
  wire [31:0]\int_height_reg[31] ;
  wire [31:0]\int_width_reg[31] ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[2] ;
  wire [31:0]p_dstgx_cols_read_reg_119;
  wire [31:0]p_dstgx_rows_read_reg_114;
  wire [31:0]p_src_cols_read_reg_134;
  wire [31:0]p_src_rows_read_reg_129;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire sobel_accel_U0_ap_ready;
  wire sobel_accel_U0_ap_start;
  wire sobel_accel_U0_p_dstgy_cols_read;
  wire start_for_xfMat2AXIvideo57_U0_full_n;
  wire start_once_reg;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Sobel_fu_94_n_2),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Sobel_fu_94_n_1),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_Sobel_fu_94_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Sobel_fu_94_n_25),
        .Q(ap_sync_reg_grp_Sobel_fu_94_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Sobel_fu_94_n_26),
        .Q(ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_n_0),
        .R(1'b0));
  system_sobel_ip_0_1_Sobel grp_Sobel_fu_94
       (.D({grp_Sobel_fu_94_n_1,grp_Sobel_fu_94_n_2}),
        .E(sobel_accel_U0_p_dstgy_cols_read),
        .Q(p_src_cols_read_reg_134),
        .\SRL_SIG_reg[0][7] (D),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7]_0 ),
        .\ap_CS_fsm_reg[1] ({ap_CS_fsm_state2,Q}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_Sobel_fu_94_ap_done(ap_sync_reg_grp_Sobel_fu_94_ap_done),
        .ap_sync_reg_grp_Sobel_fu_94_ap_done_reg(sobel_accel_U0_ap_ready),
        .ap_sync_reg_grp_Sobel_fu_94_ap_done_reg_0(grp_Sobel_fu_94_n_25),
        .ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg(grp_Sobel_fu_94_n_26),
        .ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_0(ap_sync_reg_grp_Sobel_fu_94_ap_ready_reg_n_0),
        .grp_Sobel_fu_94_ap_start_reg(grp_Sobel_fu_94_ap_start_reg),
        .grp_Sobel_fu_94_ap_start_reg_reg(grp_Sobel_fu_94_n_20),
        .imgInput1_data_V_cha_empty_n(imgInput1_data_V_cha_empty_n),
        .imgOutput1_data_V_ch_full_n(imgOutput1_data_V_ch_full_n),
        .imgOutput2_data_V_ch_full_n(imgOutput2_data_V_ch_full_n),
        .internal_full_n_reg(internal_full_n_reg),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\p_dstgx_cols_read_reg_119_reg[31] (p_dstgx_cols_read_reg_119),
        .\p_dstgx_rows_read_reg_114_reg[31] (p_dstgx_rows_read_reg_114),
        .\p_src_rows_read_reg_129_reg[31] (p_src_rows_read_reg_129),
        .shiftReg_ce(shiftReg_ce),
        .shiftReg_ce_0(shiftReg_ce_0),
        .sobel_accel_U0_ap_start(sobel_accel_U0_ap_start),
        .start_for_xfMat2AXIvideo57_U0_full_n(start_for_xfMat2AXIvideo57_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(grp_Sobel_fu_94_n_19));
  FDRE #(
    .INIT(1'b0)) 
    grp_Sobel_fu_94_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Sobel_fu_94_n_20),
        .Q(grp_Sobel_fu_94_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__10
       (.I0(sobel_accel_U0_p_dstgy_cols_read),
        .I1(imgOutput2_cols_c15_full_n),
        .O(internal_empty_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__8
       (.I0(sobel_accel_U0_p_dstgy_cols_read),
        .I1(imgOutput1_rows_c13_full_n),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__9
       (.I0(sobel_accel_U0_p_dstgy_cols_read),
        .I1(imgOutput1_cols_c14_full_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__10
       (.I0(sobel_accel_U0_p_dstgy_cols_read),
        .I1(imgOutput1_cols_c_empty_n),
        .O(internal_full_n_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__11
       (.I0(sobel_accel_U0_p_dstgy_cols_read),
        .I1(imgOutput2_cols_c_empty_n),
        .O(internal_full_n_reg_1));
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[2]_i_2__2 
       (.I0(start_once_reg),
        .I1(sobel_accel_U0_ap_start),
        .I2(start_for_xfMat2AXIvideo57_U0_full_n),
        .O(\mOutPtr_reg[2] ));
  FDRE \p_dstgx_cols_read_reg_119_reg[0] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [0]),
        .Q(p_dstgx_cols_read_reg_119[0]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[10] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [10]),
        .Q(p_dstgx_cols_read_reg_119[10]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[11] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [11]),
        .Q(p_dstgx_cols_read_reg_119[11]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[12] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [12]),
        .Q(p_dstgx_cols_read_reg_119[12]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[13] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [13]),
        .Q(p_dstgx_cols_read_reg_119[13]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[14] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [14]),
        .Q(p_dstgx_cols_read_reg_119[14]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[15] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [15]),
        .Q(p_dstgx_cols_read_reg_119[15]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[16] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [16]),
        .Q(p_dstgx_cols_read_reg_119[16]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[17] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [17]),
        .Q(p_dstgx_cols_read_reg_119[17]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[18] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [18]),
        .Q(p_dstgx_cols_read_reg_119[18]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[19] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [19]),
        .Q(p_dstgx_cols_read_reg_119[19]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[1] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [1]),
        .Q(p_dstgx_cols_read_reg_119[1]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[20] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [20]),
        .Q(p_dstgx_cols_read_reg_119[20]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[21] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [21]),
        .Q(p_dstgx_cols_read_reg_119[21]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[22] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [22]),
        .Q(p_dstgx_cols_read_reg_119[22]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[23] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [23]),
        .Q(p_dstgx_cols_read_reg_119[23]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[24] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [24]),
        .Q(p_dstgx_cols_read_reg_119[24]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[25] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [25]),
        .Q(p_dstgx_cols_read_reg_119[25]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[26] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [26]),
        .Q(p_dstgx_cols_read_reg_119[26]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[27] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [27]),
        .Q(p_dstgx_cols_read_reg_119[27]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[28] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [28]),
        .Q(p_dstgx_cols_read_reg_119[28]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[29] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [29]),
        .Q(p_dstgx_cols_read_reg_119[29]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[2] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [2]),
        .Q(p_dstgx_cols_read_reg_119[2]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[30] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [30]),
        .Q(p_dstgx_cols_read_reg_119[30]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[31] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [31]),
        .Q(p_dstgx_cols_read_reg_119[31]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[3] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [3]),
        .Q(p_dstgx_cols_read_reg_119[3]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[4] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [4]),
        .Q(p_dstgx_cols_read_reg_119[4]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[5] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [5]),
        .Q(p_dstgx_cols_read_reg_119[5]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[6] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [6]),
        .Q(p_dstgx_cols_read_reg_119[6]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[7] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [7]),
        .Q(p_dstgx_cols_read_reg_119[7]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[8] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [8]),
        .Q(p_dstgx_cols_read_reg_119[8]),
        .R(1'b0));
  FDRE \p_dstgx_cols_read_reg_119_reg[9] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_width_reg[31] [9]),
        .Q(p_dstgx_cols_read_reg_119[9]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[0] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [0]),
        .Q(p_dstgx_rows_read_reg_114[0]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[10] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [10]),
        .Q(p_dstgx_rows_read_reg_114[10]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[11] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [11]),
        .Q(p_dstgx_rows_read_reg_114[11]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[12] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [12]),
        .Q(p_dstgx_rows_read_reg_114[12]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[13] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [13]),
        .Q(p_dstgx_rows_read_reg_114[13]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[14] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [14]),
        .Q(p_dstgx_rows_read_reg_114[14]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[15] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [15]),
        .Q(p_dstgx_rows_read_reg_114[15]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[16] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [16]),
        .Q(p_dstgx_rows_read_reg_114[16]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[17] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [17]),
        .Q(p_dstgx_rows_read_reg_114[17]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[18] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [18]),
        .Q(p_dstgx_rows_read_reg_114[18]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[19] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [19]),
        .Q(p_dstgx_rows_read_reg_114[19]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[1] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [1]),
        .Q(p_dstgx_rows_read_reg_114[1]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[20] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [20]),
        .Q(p_dstgx_rows_read_reg_114[20]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[21] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [21]),
        .Q(p_dstgx_rows_read_reg_114[21]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[22] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [22]),
        .Q(p_dstgx_rows_read_reg_114[22]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[23] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [23]),
        .Q(p_dstgx_rows_read_reg_114[23]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[24] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [24]),
        .Q(p_dstgx_rows_read_reg_114[24]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[25] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [25]),
        .Q(p_dstgx_rows_read_reg_114[25]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[26] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [26]),
        .Q(p_dstgx_rows_read_reg_114[26]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[27] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [27]),
        .Q(p_dstgx_rows_read_reg_114[27]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[28] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [28]),
        .Q(p_dstgx_rows_read_reg_114[28]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[29] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [29]),
        .Q(p_dstgx_rows_read_reg_114[29]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[2] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [2]),
        .Q(p_dstgx_rows_read_reg_114[2]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[30] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [30]),
        .Q(p_dstgx_rows_read_reg_114[30]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[31] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [31]),
        .Q(p_dstgx_rows_read_reg_114[31]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[3] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [3]),
        .Q(p_dstgx_rows_read_reg_114[3]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[4] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [4]),
        .Q(p_dstgx_rows_read_reg_114[4]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[5] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [5]),
        .Q(p_dstgx_rows_read_reg_114[5]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[6] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [6]),
        .Q(p_dstgx_rows_read_reg_114[6]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[7] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [7]),
        .Q(p_dstgx_rows_read_reg_114[7]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[8] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [8]),
        .Q(p_dstgx_rows_read_reg_114[8]),
        .R(1'b0));
  FDRE \p_dstgx_rows_read_reg_114_reg[9] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\int_height_reg[31] [9]),
        .Q(p_dstgx_rows_read_reg_114[9]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[0] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [0]),
        .Q(p_src_cols_read_reg_134[0]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[10] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [10]),
        .Q(p_src_cols_read_reg_134[10]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[11] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [11]),
        .Q(p_src_cols_read_reg_134[11]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[12] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [12]),
        .Q(p_src_cols_read_reg_134[12]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[13] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [13]),
        .Q(p_src_cols_read_reg_134[13]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[14] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [14]),
        .Q(p_src_cols_read_reg_134[14]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[15] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [15]),
        .Q(p_src_cols_read_reg_134[15]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[16] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [16]),
        .Q(p_src_cols_read_reg_134[16]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[17] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [17]),
        .Q(p_src_cols_read_reg_134[17]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[18] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [18]),
        .Q(p_src_cols_read_reg_134[18]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[19] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [19]),
        .Q(p_src_cols_read_reg_134[19]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[1] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [1]),
        .Q(p_src_cols_read_reg_134[1]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[20] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [20]),
        .Q(p_src_cols_read_reg_134[20]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[21] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [21]),
        .Q(p_src_cols_read_reg_134[21]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[22] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [22]),
        .Q(p_src_cols_read_reg_134[22]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[23] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [23]),
        .Q(p_src_cols_read_reg_134[23]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[24] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [24]),
        .Q(p_src_cols_read_reg_134[24]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[25] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [25]),
        .Q(p_src_cols_read_reg_134[25]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[26] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [26]),
        .Q(p_src_cols_read_reg_134[26]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[27] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [27]),
        .Q(p_src_cols_read_reg_134[27]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[28] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [28]),
        .Q(p_src_cols_read_reg_134[28]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[29] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [29]),
        .Q(p_src_cols_read_reg_134[29]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[2] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [2]),
        .Q(p_src_cols_read_reg_134[2]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[30] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [30]),
        .Q(p_src_cols_read_reg_134[30]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[31] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [31]),
        .Q(p_src_cols_read_reg_134[31]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[3] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [3]),
        .Q(p_src_cols_read_reg_134[3]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[4] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [4]),
        .Q(p_src_cols_read_reg_134[4]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[5] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [5]),
        .Q(p_src_cols_read_reg_134[5]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[6] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [6]),
        .Q(p_src_cols_read_reg_134[6]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[7] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [7]),
        .Q(p_src_cols_read_reg_134[7]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[8] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [8]),
        .Q(p_src_cols_read_reg_134[8]),
        .R(1'b0));
  FDRE \p_src_cols_read_reg_134_reg[9] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31]_0 [9]),
        .Q(p_src_cols_read_reg_134[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0008)) 
    \p_src_rows_read_reg_129[31]_i_1 
       (.I0(Q),
        .I1(imgOutput2_cols_c15_full_n),
        .I2(internal_empty_n_reg_2),
        .I3(internal_full_n_reg_2),
        .O(sobel_accel_U0_p_dstgy_cols_read));
  FDRE \p_src_rows_read_reg_129_reg[0] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [0]),
        .Q(p_src_rows_read_reg_129[0]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[10] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [10]),
        .Q(p_src_rows_read_reg_129[10]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[11] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [11]),
        .Q(p_src_rows_read_reg_129[11]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[12] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [12]),
        .Q(p_src_rows_read_reg_129[12]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[13] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [13]),
        .Q(p_src_rows_read_reg_129[13]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[14] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [14]),
        .Q(p_src_rows_read_reg_129[14]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[15] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [15]),
        .Q(p_src_rows_read_reg_129[15]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[16] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [16]),
        .Q(p_src_rows_read_reg_129[16]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[17] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [17]),
        .Q(p_src_rows_read_reg_129[17]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[18] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [18]),
        .Q(p_src_rows_read_reg_129[18]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[19] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [19]),
        .Q(p_src_rows_read_reg_129[19]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[1] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [1]),
        .Q(p_src_rows_read_reg_129[1]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[20] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [20]),
        .Q(p_src_rows_read_reg_129[20]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[21] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [21]),
        .Q(p_src_rows_read_reg_129[21]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[22] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [22]),
        .Q(p_src_rows_read_reg_129[22]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[23] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [23]),
        .Q(p_src_rows_read_reg_129[23]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[24] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [24]),
        .Q(p_src_rows_read_reg_129[24]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[25] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [25]),
        .Q(p_src_rows_read_reg_129[25]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[26] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [26]),
        .Q(p_src_rows_read_reg_129[26]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[27] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [27]),
        .Q(p_src_rows_read_reg_129[27]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[28] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [28]),
        .Q(p_src_rows_read_reg_129[28]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[29] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [29]),
        .Q(p_src_rows_read_reg_129[29]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[2] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [2]),
        .Q(p_src_rows_read_reg_129[2]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[30] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [30]),
        .Q(p_src_rows_read_reg_129[30]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[31] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [31]),
        .Q(p_src_rows_read_reg_129[31]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[3] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [3]),
        .Q(p_src_rows_read_reg_129[3]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[4] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [4]),
        .Q(p_src_rows_read_reg_129[4]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[5] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [5]),
        .Q(p_src_rows_read_reg_129[5]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[6] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [6]),
        .Q(p_src_rows_read_reg_129[6]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[7] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [7]),
        .Q(p_src_rows_read_reg_129[7]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[8] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [8]),
        .Q(p_src_rows_read_reg_129[8]),
        .R(1'b0));
  FDRE \p_src_rows_read_reg_129_reg[9] 
       (.C(ap_clk),
        .CE(sobel_accel_U0_p_dstgy_cols_read),
        .D(\SRL_SIG_reg[1][31] [9]),
        .Q(p_src_rows_read_reg_129[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Sobel_fu_94_n_19),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
(* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module system_sobel_ip_0_1_sobel_ip
   (s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    p_src_TDATA,
    p_src_TKEEP,
    p_src_TSTRB,
    p_src_TUSER,
    p_src_TLAST,
    p_src_TID,
    p_src_TDEST,
    p_dst_x_TDATA,
    p_dst_x_TKEEP,
    p_dst_x_TSTRB,
    p_dst_x_TUSER,
    p_dst_x_TLAST,
    p_dst_x_TID,
    p_dst_x_TDEST,
    p_dst_y_TDATA,
    p_dst_y_TKEEP,
    p_dst_y_TSTRB,
    p_dst_y_TUSER,
    p_dst_y_TLAST,
    p_dst_y_TID,
    p_dst_y_TDEST,
    p_src_TVALID,
    p_src_TREADY,
    p_dst_x_TVALID,
    p_dst_x_TREADY,
    p_dst_y_TVALID,
    p_dst_y_TREADY);
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [7:0]p_src_TDATA;
  input [0:0]p_src_TKEEP;
  input [0:0]p_src_TSTRB;
  input [0:0]p_src_TUSER;
  input [0:0]p_src_TLAST;
  input [0:0]p_src_TID;
  input [0:0]p_src_TDEST;
  output [7:0]p_dst_x_TDATA;
  output [0:0]p_dst_x_TKEEP;
  output [0:0]p_dst_x_TSTRB;
  output [0:0]p_dst_x_TUSER;
  output [0:0]p_dst_x_TLAST;
  output [0:0]p_dst_x_TID;
  output [0:0]p_dst_x_TDEST;
  output [7:0]p_dst_y_TDATA;
  output [0:0]p_dst_y_TKEEP;
  output [0:0]p_dst_y_TSTRB;
  output [0:0]p_dst_y_TUSER;
  output [0:0]p_dst_y_TLAST;
  output [0:0]p_dst_y_TID;
  output [0:0]p_dst_y_TDEST;
  input p_src_TVALID;
  output p_src_TREADY;
  output p_dst_x_TVALID;
  input p_dst_x_TREADY;
  output p_dst_y_TVALID;
  input p_dst_y_TREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire AXIvideo2xfMat_U0_img_cols_read;
  wire [7:0]AXIvideo2xfMat_U0_img_data_V_din;
  wire AXIvideo2xfMat_U0_img_data_V_write;
  wire AXIvideo2xfMat_U0_n_1;
  wire AXIvideo2xfMat_U0_n_12;
  wire AXIvideo2xfMat_U0_n_13;
  wire AXIvideo2xfMat_U0_n_16;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_2 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire [31:0]\SRL_SIG_reg[1]_3 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_10;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_done;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2xfMat_U0_ap_ready;
  wire ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_n_0;
  wire [31:0]height;
  wire i_reg_2330;
  wire i_reg_2330_9;
  wire imgInput1_cols_c12_U_n_1;
  wire [31:0]imgInput1_cols_c12_dout;
  wire imgInput1_cols_c12_full_n;
  wire [31:0]imgInput1_cols_c_dout;
  wire imgInput1_cols_c_empty_n;
  wire imgInput1_cols_c_full_n;
  wire [7:0]imgInput1_data_V_cha_dout;
  wire imgInput1_data_V_cha_empty_n;
  wire imgInput1_data_V_cha_full_n;
  wire imgInput1_rows_c11_U_n_2;
  wire [31:0]imgInput1_rows_c11_dout;
  wire imgInput1_rows_c11_empty_n;
  wire imgInput1_rows_c11_full_n;
  wire [31:0]imgInput1_rows_c_dout;
  wire imgInput1_rows_c_empty_n;
  wire imgInput1_rows_c_full_n;
  wire imgOutput1_cols_c14_U_n_100;
  wire imgOutput1_cols_c14_U_n_101;
  wire imgOutput1_cols_c14_U_n_102;
  wire imgOutput1_cols_c14_U_n_103;
  wire imgOutput1_cols_c14_U_n_104;
  wire imgOutput1_cols_c14_U_n_105;
  wire imgOutput1_cols_c14_U_n_106;
  wire imgOutput1_cols_c14_U_n_107;
  wire imgOutput1_cols_c14_U_n_108;
  wire imgOutput1_cols_c14_U_n_109;
  wire imgOutput1_cols_c14_U_n_110;
  wire imgOutput1_cols_c14_U_n_111;
  wire imgOutput1_cols_c14_U_n_112;
  wire imgOutput1_cols_c14_U_n_113;
  wire imgOutput1_cols_c14_U_n_114;
  wire imgOutput1_cols_c14_U_n_115;
  wire imgOutput1_cols_c14_U_n_116;
  wire imgOutput1_cols_c14_U_n_117;
  wire imgOutput1_cols_c14_U_n_118;
  wire imgOutput1_cols_c14_U_n_119;
  wire imgOutput1_cols_c14_U_n_120;
  wire imgOutput1_cols_c14_U_n_121;
  wire imgOutput1_cols_c14_U_n_122;
  wire imgOutput1_cols_c14_U_n_123;
  wire imgOutput1_cols_c14_U_n_124;
  wire imgOutput1_cols_c14_U_n_125;
  wire imgOutput1_cols_c14_U_n_126;
  wire imgOutput1_cols_c14_U_n_127;
  wire imgOutput1_cols_c14_U_n_128;
  wire imgOutput1_cols_c14_U_n_129;
  wire imgOutput1_cols_c14_U_n_2;
  wire imgOutput1_cols_c14_U_n_3;
  wire [31:0]imgOutput1_cols_c14_dout;
  wire imgOutput1_cols_c14_empty_n;
  wire imgOutput1_cols_c14_full_n;
  wire [31:0]imgOutput1_cols_c_dout;
  wire imgOutput1_cols_c_empty_n;
  wire imgOutput1_cols_c_full_n;
  wire [7:0]imgOutput1_data_V_ch_dout;
  wire imgOutput1_data_V_ch_empty_n;
  wire imgOutput1_data_V_ch_full_n;
  wire imgOutput1_rows_c13_U_n_2;
  wire [31:0]imgOutput1_rows_c13_dout;
  wire imgOutput1_rows_c13_empty_n;
  wire imgOutput1_rows_c13_full_n;
  wire [31:0]imgOutput1_rows_c_dout;
  wire imgOutput1_rows_c_empty_n;
  wire imgOutput1_rows_c_full_n;
  wire imgOutput2_cols_c15_U_n_100;
  wire imgOutput2_cols_c15_U_n_101;
  wire imgOutput2_cols_c15_U_n_102;
  wire imgOutput2_cols_c15_U_n_103;
  wire imgOutput2_cols_c15_U_n_104;
  wire imgOutput2_cols_c15_U_n_105;
  wire imgOutput2_cols_c15_U_n_106;
  wire imgOutput2_cols_c15_U_n_107;
  wire imgOutput2_cols_c15_U_n_108;
  wire imgOutput2_cols_c15_U_n_109;
  wire imgOutput2_cols_c15_U_n_110;
  wire imgOutput2_cols_c15_U_n_111;
  wire imgOutput2_cols_c15_U_n_112;
  wire imgOutput2_cols_c15_U_n_113;
  wire imgOutput2_cols_c15_U_n_114;
  wire imgOutput2_cols_c15_U_n_115;
  wire imgOutput2_cols_c15_U_n_116;
  wire imgOutput2_cols_c15_U_n_117;
  wire imgOutput2_cols_c15_U_n_118;
  wire imgOutput2_cols_c15_U_n_119;
  wire imgOutput2_cols_c15_U_n_120;
  wire imgOutput2_cols_c15_U_n_121;
  wire imgOutput2_cols_c15_U_n_122;
  wire imgOutput2_cols_c15_U_n_123;
  wire imgOutput2_cols_c15_U_n_124;
  wire imgOutput2_cols_c15_U_n_125;
  wire imgOutput2_cols_c15_U_n_126;
  wire imgOutput2_cols_c15_U_n_127;
  wire imgOutput2_cols_c15_U_n_128;
  wire imgOutput2_cols_c15_U_n_129;
  wire imgOutput2_cols_c15_U_n_2;
  wire imgOutput2_cols_c15_U_n_3;
  wire [31:0]imgOutput2_cols_c15_dout;
  wire imgOutput2_cols_c15_empty_n;
  wire imgOutput2_cols_c15_full_n;
  wire imgOutput2_cols_c_U_n_1;
  wire imgOutput2_cols_c_U_n_2;
  wire [31:0]imgOutput2_cols_c_dout;
  wire imgOutput2_cols_c_empty_n;
  wire [7:0]imgOutput2_data_V_ch_dout;
  wire imgOutput2_data_V_ch_empty_n;
  wire imgOutput2_data_V_ch_full_n;
  wire [31:0]imgOutput2_rows_c_dout;
  wire imgOutput2_rows_c_empty_n;
  wire imgOutput2_rows_c_full_n;
  wire interrupt;
  wire [7:0]p_dst_x_TDATA;
  wire [0:0]p_dst_x_TLAST;
  wire p_dst_x_TREADY;
  wire [0:0]p_dst_x_TUSER;
  wire p_dst_x_TVALID;
  wire [7:0]p_dst_y_TDATA;
  wire [0:0]p_dst_y_TLAST;
  wire p_dst_y_TREADY;
  wire [0:0]p_dst_y_TUSER;
  wire p_dst_y_TVALID;
  wire [7:0]p_src_TDATA;
  wire [0:0]p_src_TLAST;
  wire p_src_TREADY;
  wire [0:0]p_src_TUSER;
  wire p_src_TVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire shiftReg_ce;
  wire shiftReg_ce_4;
  wire shiftReg_ce_5;
  wire shiftReg_ce_7;
  wire sobel_accel_U0_ap_ready;
  wire sobel_accel_U0_ap_start;
  wire sobel_accel_U0_n_2;
  wire sobel_accel_U0_n_20;
  wire sobel_accel_U0_n_21;
  wire sobel_accel_U0_n_22;
  wire sobel_accel_U0_n_23;
  wire sobel_accel_U0_n_24;
  wire sobel_accel_U0_n_27;
  wire sobel_accel_U0_n_28;
  wire sobel_accel_U0_n_29;
  wire [7:0]sobel_accel_U0_p_dstgx_data_V_din;
  wire sobel_accel_U0_p_dstgy_cols_read;
  wire [7:0]sobel_accel_U0_p_dstgy_data_V_din;
  wire sobel_ip_AXILiteS_s_axi_U_n_0;
  wire sobel_ip_AXILiteS_s_axi_U_n_2;
  wire sobel_ip_AXILiteS_s_axi_U_n_4;
  wire sobel_ip_AXILiteS_s_axi_U_n_72;
  wire start_for_sobel_accel_U0_full_n;
  wire start_for_sobel_ahbi_U_n_2;
  wire start_for_xfMat2AXIvideo57_U0_full_n;
  wire start_for_xfMat2AXIvideo_U0_full_n;
  wire start_for_xfMat2AjbC_U_n_2;
  wire start_once_reg;
  wire start_once_reg_6;
  wire tmp_4_i_fu_167_p2;
  wire tmp_4_i_fu_167_p2_8;
  wire [31:0]width;
  wire xfMat2AXIvideo57_U0_ap_ready;
  wire xfMat2AXIvideo57_U0_ap_start;
  wire xfMat2AXIvideo57_U0_img_cols_read;
  wire xfMat2AXIvideo57_U0_img_data_V_read;
  wire xfMat2AXIvideo57_U0_n_10;
  wire xfMat2AXIvideo57_U0_n_11;
  wire xfMat2AXIvideo57_U0_n_4;
  wire xfMat2AXIvideo_U0_ap_ready;
  wire xfMat2AXIvideo_U0_ap_start;
  wire xfMat2AXIvideo_U0_img_data_V_read;
  wire xfMat2AXIvideo_U0_img_rows_read;
  wire xfMat2AXIvideo_U0_n_11;
  wire xfMat2AXIvideo_U0_n_2;
  wire xfMat2AXIvideo_U0_n_5;

  assign p_dst_x_TDEST[0] = \<const0> ;
  assign p_dst_x_TID[0] = \<const0> ;
  assign p_dst_x_TKEEP[0] = \<const1> ;
  assign p_dst_x_TSTRB[0] = \<const0> ;
  assign p_dst_y_TDEST[0] = \<const0> ;
  assign p_dst_y_TID[0] = \<const0> ;
  assign p_dst_y_TKEEP[0] = \<const1> ;
  assign p_dst_y_TSTRB[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  system_sobel_ip_0_1_AXIvideo2xfMat AXIvideo2xfMat_U0
       (.AXIvideo2xfMat_U0_img_cols_read(AXIvideo2xfMat_U0_img_cols_read),
        .AXIvideo2xfMat_U0_img_data_V_write(AXIvideo2xfMat_U0_img_data_V_write),
        .D(AXIvideo2xfMat_U0_img_data_V_din),
        .E(shiftReg_ce),
        .Q(AXIvideo2xfMat_U0_n_1),
        .\SRL_SIG_reg[1][31] (imgInput1_cols_c_dout),
        .\SRL_SIG_reg[1][31]_0 (imgInput1_rows_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_AXIvideo2xfMat_U0_ap_ready(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready),
        .ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg(AXIvideo2xfMat_U0_n_16),
        .ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg(ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_n_0),
        .imgInput1_cols_c12_full_n(imgInput1_cols_c12_full_n),
        .imgInput1_data_V_cha_full_n(imgInput1_data_V_cha_full_n),
        .imgInput1_rows_c11_full_n(imgInput1_rows_c11_full_n),
        .internal_empty_n_reg(AXIvideo2xfMat_U0_n_12),
        .internal_empty_n_reg_0(AXIvideo2xfMat_U0_n_13),
        .internal_full_n_reg(imgInput1_rows_c11_U_n_2),
        .p_src_TDATA(p_src_TDATA),
        .p_src_TLAST(p_src_TLAST),
        .p_src_TREADY(p_src_TREADY),
        .p_src_TUSER(p_src_TUSER),
        .p_src_TVALID(p_src_TVALID),
        .shiftReg_ce(shiftReg_ce_7));
  system_sobel_ip_0_1_Block_Mat_exit101_pr Block_Mat_exit101_pr_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg(imgOutput2_cols_c_U_n_2),
        .start_once_reg(start_once_reg));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_AXIvideo2xfMat_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXIvideo2xfMat_U0_n_16),
        .Q(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_ip_AXILiteS_s_axi_U_n_72),
        .Q(ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_n_0),
        .R(1'b0));
  system_sobel_ip_0_1_fifo_w32_d2_A_x imgInput1_cols_c12_U
       (.AXIvideo2xfMat_U0_img_cols_read(AXIvideo2xfMat_U0_img_cols_read),
        .D(imgInput1_cols_c12_dout),
        .\SRL_SIG_reg[1][31] (imgInput1_cols_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgInput1_cols_c12_full_n(imgInput1_cols_c12_full_n),
        .imgInput1_rows_c11_empty_n(imgInput1_rows_c11_empty_n),
        .imgOutput1_cols_c_empty_n(imgOutput1_cols_c_empty_n),
        .imgOutput1_rows_c_empty_n(imgOutput1_rows_c_empty_n),
        .internal_full_n_reg_0(AXIvideo2xfMat_U0_n_13),
        .\p_dstgx_cols_read_reg_119_reg[0] (imgInput1_cols_c12_U_n_1),
        .sobel_accel_U0_p_dstgy_cols_read(sobel_accel_U0_p_dstgy_cols_read));
  system_sobel_ip_0_1_fifo_w32_d2_A_x_0 imgInput1_cols_c_U
       (.AXIvideo2xfMat_U0_img_cols_read(AXIvideo2xfMat_U0_img_cols_read),
        .Q(width),
        .\SRL_SIG_reg[0][31] (imgInput1_cols_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgInput1_cols_c_empty_n(imgInput1_cols_c_empty_n),
        .imgInput1_cols_c_full_n(imgInput1_cols_c_full_n),
        .internal_full_n_reg_0(sobel_ip_AXILiteS_s_axi_U_n_2),
        .shiftReg_ce(shiftReg_ce_7));
  system_sobel_ip_0_1_fifo_w8_d1_A imgInput1_data_V_cha_U
       (.AXIvideo2xfMat_U0_img_data_V_write(AXIvideo2xfMat_U0_img_data_V_write),
        .D(AXIvideo2xfMat_U0_img_data_V_din),
        .E(shiftReg_ce),
        .Q(imgInput1_data_V_cha_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgInput1_data_V_cha_empty_n(imgInput1_data_V_cha_empty_n),
        .imgInput1_data_V_cha_full_n(imgInput1_data_V_cha_full_n),
        .internal_empty_n_reg_0(sobel_accel_U0_n_24));
  system_sobel_ip_0_1_fifo_w32_d2_A_x_1 imgInput1_rows_c11_U
       (.AXIvideo2xfMat_U0_img_cols_read(AXIvideo2xfMat_U0_img_cols_read),
        .D(imgInput1_rows_c11_dout),
        .\SRL_SIG_reg[1][31] (imgInput1_rows_c_dout),
        .\ap_CS_fsm_reg[0] (imgInput1_rows_c11_U_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_AXIvideo2xfMat_U0_ap_ready(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready),
        .imgInput1_cols_c12_full_n(imgInput1_cols_c12_full_n),
        .imgInput1_cols_c_empty_n(imgInput1_cols_c_empty_n),
        .imgInput1_rows_c11_empty_n(imgInput1_rows_c11_empty_n),
        .imgInput1_rows_c11_full_n(imgInput1_rows_c11_full_n),
        .imgInput1_rows_c_empty_n(imgInput1_rows_c_empty_n),
        .internal_full_n_reg_0(AXIvideo2xfMat_U0_n_12),
        .sobel_accel_U0_p_dstgy_cols_read(sobel_accel_U0_p_dstgy_cols_read));
  system_sobel_ip_0_1_fifo_w32_d2_A_x_2 imgInput1_rows_c_U
       (.AXIvideo2xfMat_U0_img_cols_read(AXIvideo2xfMat_U0_img_cols_read),
        .Q(height),
        .\SRL_SIG_reg[0][31] (imgInput1_rows_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgInput1_rows_c_empty_n(imgInput1_rows_c_empty_n),
        .imgInput1_rows_c_full_n(imgInput1_rows_c_full_n),
        .internal_full_n_reg_0(sobel_ip_AXILiteS_s_axi_U_n_0),
        .shiftReg_ce(shiftReg_ce_7));
  system_sobel_ip_0_1_fifo_w32_d2_A_x_3 imgOutput1_cols_c14_U
       (.D(imgOutput1_cols_c14_dout),
        .Q(\SRL_SIG_reg[1]_1 ),
        .\SRL_SIG_reg[1][31] (\SRL_SIG_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cols_reg_219_reg[31] (imgOutput1_cols_c14_U_n_2),
        .\cols_reg_219_reg[31]_0 (imgOutput1_cols_c14_U_n_3),
        .imgOutput1_cols_c14_empty_n(imgOutput1_cols_c14_empty_n),
        .imgOutput1_cols_c14_full_n(imgOutput1_cols_c14_full_n),
        .img_cols_dout({imgOutput1_cols_c14_U_n_100,imgOutput1_cols_c14_U_n_101,imgOutput1_cols_c14_U_n_102,imgOutput1_cols_c14_U_n_103,imgOutput1_cols_c14_U_n_104,imgOutput1_cols_c14_U_n_105,imgOutput1_cols_c14_U_n_106,imgOutput1_cols_c14_U_n_107,imgOutput1_cols_c14_U_n_108,imgOutput1_cols_c14_U_n_109,imgOutput1_cols_c14_U_n_110,imgOutput1_cols_c14_U_n_111,imgOutput1_cols_c14_U_n_112,imgOutput1_cols_c14_U_n_113,imgOutput1_cols_c14_U_n_114,imgOutput1_cols_c14_U_n_115,imgOutput1_cols_c14_U_n_116,imgOutput1_cols_c14_U_n_117,imgOutput1_cols_c14_U_n_118,imgOutput1_cols_c14_U_n_119,imgOutput1_cols_c14_U_n_120,imgOutput1_cols_c14_U_n_121,imgOutput1_cols_c14_U_n_122,imgOutput1_cols_c14_U_n_123,imgOutput1_cols_c14_U_n_124,imgOutput1_cols_c14_U_n_125,imgOutput1_cols_c14_U_n_126,imgOutput1_cols_c14_U_n_127,imgOutput1_cols_c14_U_n_128,imgOutput1_cols_c14_U_n_129}),
        .internal_full_n_reg_0(sobel_accel_U0_n_21),
        .out(imgOutput1_cols_c_dout),
        .sobel_accel_U0_p_dstgy_cols_read(sobel_accel_U0_p_dstgy_cols_read),
        .xfMat2AXIvideo57_U0_img_cols_read(xfMat2AXIvideo57_U0_img_cols_read));
  system_sobel_ip_0_1_fifo_w32_d3_A_x imgOutput1_cols_c_U
       (.Q(width),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgOutput1_cols_c_empty_n(imgOutput1_cols_c_empty_n),
        .imgOutput1_cols_c_full_n(imgOutput1_cols_c_full_n),
        .internal_empty_n_reg_0(sobel_accel_U0_n_28),
        .out(imgOutput1_cols_c_dout),
        .shiftReg_ce(shiftReg_ce_7),
        .sobel_accel_U0_p_dstgy_cols_read(sobel_accel_U0_p_dstgy_cols_read));
  system_sobel_ip_0_1_fifo_w8_d1_A_4 imgOutput1_data_V_ch_U
       (.D(sobel_accel_U0_p_dstgx_data_V_din),
        .Q(imgOutput1_data_V_ch_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgOutput1_data_V_ch_empty_n(imgOutput1_data_V_ch_empty_n),
        .imgOutput1_data_V_ch_full_n(imgOutput1_data_V_ch_full_n),
        .shiftReg_ce(shiftReg_ce_5),
        .xfMat2AXIvideo57_U0_img_data_V_read(xfMat2AXIvideo57_U0_img_data_V_read));
  system_sobel_ip_0_1_fifo_w32_d2_A_x_5 imgOutput1_rows_c13_U
       (.D(imgOutput1_rows_c13_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgOutput1_cols_c14_full_n(imgOutput1_cols_c14_full_n),
        .imgOutput1_rows_c13_empty_n(imgOutput1_rows_c13_empty_n),
        .imgOutput1_rows_c13_full_n(imgOutput1_rows_c13_full_n),
        .imgOutput2_cols_c_empty_n(imgOutput2_cols_c_empty_n),
        .internal_full_n_reg_0(sobel_accel_U0_n_20),
        .out(imgOutput1_rows_c_dout),
        .\p_dstgx_cols_read_reg_119_reg[0] (imgOutput1_rows_c13_U_n_2),
        .sobel_accel_U0_ap_start(sobel_accel_U0_ap_start),
        .sobel_accel_U0_p_dstgy_cols_read(sobel_accel_U0_p_dstgy_cols_read),
        .start_for_xfMat2AXIvideo57_U0_full_n(start_for_xfMat2AXIvideo57_U0_full_n),
        .start_once_reg(start_once_reg_6),
        .xfMat2AXIvideo57_U0_img_cols_read(xfMat2AXIvideo57_U0_img_cols_read));
  system_sobel_ip_0_1_fifo_w32_d3_A_x_6 imgOutput1_rows_c_U
       (.Q(height),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgOutput1_rows_c_empty_n(imgOutput1_rows_c_empty_n),
        .imgOutput1_rows_c_full_n(imgOutput1_rows_c_full_n),
        .out(imgOutput1_rows_c_dout),
        .shiftReg_ce(shiftReg_ce_7),
        .sobel_accel_U0_p_dstgy_cols_read(sobel_accel_U0_p_dstgy_cols_read));
  system_sobel_ip_0_1_fifo_w32_d2_A_x_7 imgOutput2_cols_c15_U
       (.D(imgOutput2_cols_c15_dout),
        .Q(\SRL_SIG_reg[1]_3 ),
        .\SRL_SIG_reg[1][31] (\SRL_SIG_reg[0]_2 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cols_reg_219_reg[31] (imgOutput2_cols_c15_U_n_2),
        .\cols_reg_219_reg[31]_0 (imgOutput2_cols_c15_U_n_3),
        .imgOutput2_cols_c15_empty_n(imgOutput2_cols_c15_empty_n),
        .imgOutput2_cols_c15_full_n(imgOutput2_cols_c15_full_n),
        .img_cols_dout({imgOutput2_cols_c15_U_n_100,imgOutput2_cols_c15_U_n_101,imgOutput2_cols_c15_U_n_102,imgOutput2_cols_c15_U_n_103,imgOutput2_cols_c15_U_n_104,imgOutput2_cols_c15_U_n_105,imgOutput2_cols_c15_U_n_106,imgOutput2_cols_c15_U_n_107,imgOutput2_cols_c15_U_n_108,imgOutput2_cols_c15_U_n_109,imgOutput2_cols_c15_U_n_110,imgOutput2_cols_c15_U_n_111,imgOutput2_cols_c15_U_n_112,imgOutput2_cols_c15_U_n_113,imgOutput2_cols_c15_U_n_114,imgOutput2_cols_c15_U_n_115,imgOutput2_cols_c15_U_n_116,imgOutput2_cols_c15_U_n_117,imgOutput2_cols_c15_U_n_118,imgOutput2_cols_c15_U_n_119,imgOutput2_cols_c15_U_n_120,imgOutput2_cols_c15_U_n_121,imgOutput2_cols_c15_U_n_122,imgOutput2_cols_c15_U_n_123,imgOutput2_cols_c15_U_n_124,imgOutput2_cols_c15_U_n_125,imgOutput2_cols_c15_U_n_126,imgOutput2_cols_c15_U_n_127,imgOutput2_cols_c15_U_n_128,imgOutput2_cols_c15_U_n_129}),
        .internal_full_n_reg_0(sobel_accel_U0_n_22),
        .out(imgOutput2_cols_c_dout),
        .sobel_accel_U0_p_dstgy_cols_read(sobel_accel_U0_p_dstgy_cols_read),
        .xfMat2AXIvideo_U0_img_rows_read(xfMat2AXIvideo_U0_img_rows_read));
  system_sobel_ip_0_1_fifo_w32_d3_A_x_8 imgOutput2_cols_c_U
       (.Q(width),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg(ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_n_0),
        .imgInput1_cols_c_full_n(imgInput1_cols_c_full_n),
        .imgInput1_rows_c_full_n(imgInput1_rows_c_full_n),
        .imgOutput1_cols_c_full_n(imgOutput1_cols_c_full_n),
        .imgOutput1_rows_c_full_n(imgOutput1_rows_c_full_n),
        .imgOutput2_cols_c_empty_n(imgOutput2_cols_c_empty_n),
        .imgOutput2_rows_c_full_n(imgOutput2_rows_c_full_n),
        .internal_empty_n_reg_0(sobel_accel_U0_n_29),
        .out(imgOutput2_cols_c_dout),
        .shiftReg_ce(shiftReg_ce_7),
        .sobel_accel_U0_p_dstgy_cols_read(sobel_accel_U0_p_dstgy_cols_read),
        .start_for_sobel_accel_U0_full_n(start_for_sobel_accel_U0_full_n),
        .start_for_xfMat2AXIvideo_U0_full_n(start_for_xfMat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(imgOutput2_cols_c_U_n_1),
        .start_once_reg_reg_0(imgOutput2_cols_c_U_n_2));
  system_sobel_ip_0_1_fifo_w8_d1_A_9 imgOutput2_data_V_ch_U
       (.D(sobel_accel_U0_p_dstgy_data_V_din),
        .Q(imgOutput2_data_V_ch_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgOutput2_data_V_ch_empty_n(imgOutput2_data_V_ch_empty_n),
        .imgOutput2_data_V_ch_full_n(imgOutput2_data_V_ch_full_n),
        .shiftReg_ce(shiftReg_ce_4),
        .xfMat2AXIvideo_U0_img_data_V_read(xfMat2AXIvideo_U0_img_data_V_read));
  system_sobel_ip_0_1_fifo_w32_d4_A imgOutput2_rows_c_U
       (.Q(height),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgOutput2_rows_c_empty_n(imgOutput2_rows_c_empty_n),
        .imgOutput2_rows_c_full_n(imgOutput2_rows_c_full_n),
        .internal_empty_n_reg_0(xfMat2AXIvideo_U0_n_11),
        .out(imgOutput2_rows_c_dout),
        .shiftReg_ce(shiftReg_ce_7),
        .xfMat2AXIvideo_U0_img_rows_read(xfMat2AXIvideo_U0_img_rows_read));
  system_sobel_ip_0_1_sobel_accel sobel_accel_U0
       (.D(sobel_accel_U0_p_dstgx_data_V_din),
        .Q(sobel_accel_U0_n_2),
        .\SRL_SIG_reg[0][7] (sobel_accel_U0_p_dstgy_data_V_din),
        .\SRL_SIG_reg[0][7]_0 (imgInput1_data_V_cha_dout),
        .\SRL_SIG_reg[1][31] (imgInput1_rows_c11_dout),
        .\SRL_SIG_reg[1][31]_0 (imgInput1_cols_c12_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgInput1_data_V_cha_empty_n(imgInput1_data_V_cha_empty_n),
        .imgOutput1_cols_c14_full_n(imgOutput1_cols_c14_full_n),
        .imgOutput1_cols_c_empty_n(imgOutput1_cols_c_empty_n),
        .imgOutput1_data_V_ch_full_n(imgOutput1_data_V_ch_full_n),
        .imgOutput1_rows_c13_full_n(imgOutput1_rows_c13_full_n),
        .imgOutput2_cols_c15_full_n(imgOutput2_cols_c15_full_n),
        .imgOutput2_cols_c_empty_n(imgOutput2_cols_c_empty_n),
        .imgOutput2_data_V_ch_full_n(imgOutput2_data_V_ch_full_n),
        .\int_height_reg[31] (imgOutput1_rows_c_dout),
        .\int_width_reg[31] (imgOutput1_cols_c_dout),
        .internal_empty_n_reg(sobel_accel_U0_n_20),
        .internal_empty_n_reg_0(sobel_accel_U0_n_21),
        .internal_empty_n_reg_1(sobel_accel_U0_n_22),
        .internal_empty_n_reg_2(imgInput1_cols_c12_U_n_1),
        .internal_full_n_reg(sobel_accel_U0_n_23),
        .internal_full_n_reg_0(sobel_accel_U0_n_28),
        .internal_full_n_reg_1(sobel_accel_U0_n_29),
        .internal_full_n_reg_2(imgOutput1_rows_c13_U_n_2),
        .\mOutPtr_reg[0] (sobel_accel_U0_n_24),
        .\mOutPtr_reg[2] (sobel_accel_U0_n_27),
        .shiftReg_ce(shiftReg_ce_5),
        .shiftReg_ce_0(shiftReg_ce_4),
        .sobel_accel_U0_ap_ready(sobel_accel_U0_ap_ready),
        .sobel_accel_U0_ap_start(sobel_accel_U0_ap_start),
        .sobel_accel_U0_p_dstgy_cols_read(sobel_accel_U0_p_dstgy_cols_read),
        .start_for_xfMat2AXIvideo57_U0_full_n(start_for_xfMat2AXIvideo57_U0_full_n),
        .start_once_reg(start_once_reg_6));
  system_sobel_ip_0_1_sobel_ip_AXILiteS_s_axi sobel_ip_AXILiteS_s_axi_U
       (.\ap_CS_fsm_reg[0] (start_for_sobel_ahbi_U_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_done(ap_sync_done),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg(sobel_ip_AXILiteS_s_axi_U_n_72),
        .ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_0(ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_n_0),
        .height(height),
        .imgInput1_cols_c_full_n(imgInput1_cols_c_full_n),
        .imgInput1_rows_c_full_n(imgInput1_rows_c_full_n),
        .internal_empty_n_reg(sobel_ip_AXILiteS_s_axi_U_n_0),
        .internal_empty_n_reg_0(sobel_ip_AXILiteS_s_axi_U_n_2),
        .internal_full_n_reg(imgOutput2_cols_c_U_n_1),
        .interrupt(interrupt),
        .\mOutPtr_reg[0] (sobel_ip_AXILiteS_s_axi_U_n_4),
        .out({s_axi_AXILiteS_RVALID,s_axi_AXILiteS_ARREADY}),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID({s_axi_AXILiteS_BVALID,s_axi_AXILiteS_WREADY,s_axi_AXILiteS_AWREADY}),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .shiftReg_ce(shiftReg_ce_7),
        .start_for_sobel_accel_U0_full_n(start_for_sobel_accel_U0_full_n),
        .start_for_xfMat2AXIvideo_U0_full_n(start_for_xfMat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg),
        .width(width));
  system_sobel_ip_0_1_start_for_sobel_ahbi start_for_sobel_ahbi_U
       (.Q(sobel_accel_U0_n_2),
        .\ap_CS_fsm_reg[0] (xfMat2AXIvideo_U0_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg(sobel_ip_AXILiteS_s_axi_U_n_4),
        .ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_0(ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_n_0),
        .int_ap_idle_reg(start_for_sobel_ahbi_U_n_2),
        .internal_empty_n_reg_0(sobel_accel_U0_n_23),
        .internal_empty_n_reg_1(start_for_xfMat2AjbC_U_n_2),
        .sobel_accel_U0_ap_ready(sobel_accel_U0_ap_ready),
        .sobel_accel_U0_ap_start(sobel_accel_U0_ap_start),
        .start_for_sobel_accel_U0_full_n(start_for_sobel_accel_U0_full_n),
        .start_for_xfMat2AXIvideo57_U0_full_n(start_for_xfMat2AXIvideo57_U0_full_n),
        .start_for_xfMat2AXIvideo_U0_full_n(start_for_xfMat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_0(start_once_reg_6),
        .xfMat2AXIvideo_U0_ap_start(xfMat2AXIvideo_U0_ap_start));
  system_sobel_ip_0_1_start_for_xfMat2Aibs start_for_xfMat2Aibs_U
       (.CO(tmp_4_i_fu_167_p2_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg(sobel_ip_AXILiteS_s_axi_U_n_4),
        .i_reg_2330(i_reg_2330_9),
        .start_for_xfMat2AXIvideo_U0_full_n(start_for_xfMat2AXIvideo_U0_full_n),
        .xfMat2AXIvideo_U0_ap_ready(xfMat2AXIvideo_U0_ap_ready),
        .xfMat2AXIvideo_U0_ap_start(xfMat2AXIvideo_U0_ap_start));
  system_sobel_ip_0_1_start_for_xfMat2AjbC start_for_xfMat2AjbC_U
       (.CO(tmp_4_i_fu_167_p2),
        .Q(xfMat2AXIvideo57_U0_n_4),
        .\ap_CS_fsm_reg[0] (AXIvideo2xfMat_U0_n_1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_AXIvideo2xfMat_U0_ap_ready(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready),
        .i_reg_2330(i_reg_2330),
        .int_ap_idle_reg(start_for_xfMat2AjbC_U_n_2),
        .internal_empty_n_reg_0(xfMat2AXIvideo57_U0_n_11),
        .sobel_accel_U0_ap_start(sobel_accel_U0_ap_start),
        .start_for_xfMat2AXIvideo57_U0_full_n(start_for_xfMat2AXIvideo57_U0_full_n),
        .start_once_reg(start_once_reg_6),
        .start_once_reg_reg(sobel_accel_U0_n_27),
        .xfMat2AXIvideo57_U0_ap_ready(xfMat2AXIvideo57_U0_ap_ready),
        .xfMat2AXIvideo57_U0_ap_start(xfMat2AXIvideo57_U0_ap_start));
  system_sobel_ip_0_1_xfMat2AXIvideo57 xfMat2AXIvideo57_U0
       (.CO(tmp_4_i_fu_167_p2),
        .D(imgOutput1_cols_c14_dout),
        .Q(xfMat2AXIvideo57_U0_n_4),
        .\SRL_SIG_reg[0][31] (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[0][7] (imgOutput1_data_V_ch_dout),
        .\SRL_SIG_reg[1][31] (imgOutput1_rows_c13_dout),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1]_1 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_0(ap_done_reg_10),
        .ap_done_reg_reg_0(xfMat2AXIvideo57_U0_n_10),
        .ap_done_reg_reg_1(xfMat2AXIvideo_U0_n_2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .i_reg_2330(i_reg_2330),
        .imgOutput1_cols_c14_empty_n(imgOutput1_cols_c14_empty_n),
        .imgOutput1_data_V_ch_empty_n(imgOutput1_data_V_ch_empty_n),
        .imgOutput1_rows_c13_empty_n(imgOutput1_rows_c13_empty_n),
        .img_cols_dout({imgOutput1_cols_c14_U_n_100,imgOutput1_cols_c14_U_n_101,imgOutput1_cols_c14_U_n_102,imgOutput1_cols_c14_U_n_103,imgOutput1_cols_c14_U_n_104,imgOutput1_cols_c14_U_n_105,imgOutput1_cols_c14_U_n_106,imgOutput1_cols_c14_U_n_107,imgOutput1_cols_c14_U_n_108,imgOutput1_cols_c14_U_n_109,imgOutput1_cols_c14_U_n_110,imgOutput1_cols_c14_U_n_111,imgOutput1_cols_c14_U_n_112,imgOutput1_cols_c14_U_n_113,imgOutput1_cols_c14_U_n_114,imgOutput1_cols_c14_U_n_115,imgOutput1_cols_c14_U_n_116,imgOutput1_cols_c14_U_n_117,imgOutput1_cols_c14_U_n_118,imgOutput1_cols_c14_U_n_119,imgOutput1_cols_c14_U_n_120,imgOutput1_cols_c14_U_n_121,imgOutput1_cols_c14_U_n_122,imgOutput1_cols_c14_U_n_123,imgOutput1_cols_c14_U_n_124,imgOutput1_cols_c14_U_n_125,imgOutput1_cols_c14_U_n_126,imgOutput1_cols_c14_U_n_127,imgOutput1_cols_c14_U_n_128,imgOutput1_cols_c14_U_n_129}),
        .\mOutPtr_reg[0] (imgOutput1_cols_c14_U_n_3),
        .\mOutPtr_reg[1] (xfMat2AXIvideo57_U0_n_11),
        .\mOutPtr_reg[1]_0 (imgOutput1_cols_c14_U_n_2),
        .p_dst_x_TDATA(p_dst_x_TDATA),
        .p_dst_x_TLAST(p_dst_x_TLAST),
        .p_dst_x_TREADY(p_dst_x_TREADY),
        .p_dst_x_TUSER(p_dst_x_TUSER),
        .p_dst_x_TVALID(p_dst_x_TVALID),
        .xfMat2AXIvideo57_U0_ap_ready(xfMat2AXIvideo57_U0_ap_ready),
        .xfMat2AXIvideo57_U0_ap_start(xfMat2AXIvideo57_U0_ap_start),
        .xfMat2AXIvideo57_U0_img_cols_read(xfMat2AXIvideo57_U0_img_cols_read),
        .xfMat2AXIvideo57_U0_img_data_V_read(xfMat2AXIvideo57_U0_img_data_V_read),
        .xfMat2AXIvideo_U0_ap_ready(xfMat2AXIvideo_U0_ap_ready));
  system_sobel_ip_0_1_xfMat2AXIvideo xfMat2AXIvideo_U0
       (.CO(tmp_4_i_fu_167_p2_8),
        .D(imgOutput2_cols_c15_dout),
        .Q(xfMat2AXIvideo_U0_n_5),
        .\SRL_SIG_reg[0][31] (\SRL_SIG_reg[0]_2 ),
        .\SRL_SIG_reg[0][7] (imgOutput2_data_V_ch_dout),
        .\SRL_SIG_reg[1][31] (\SRL_SIG_reg[1]_3 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_10),
        .ap_done_reg_0(ap_done_reg),
        .ap_done_reg_reg_0(xfMat2AXIvideo_U0_n_2),
        .ap_done_reg_reg_1(xfMat2AXIvideo57_U0_n_10),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_done(ap_sync_done),
        .i_reg_2330(i_reg_2330_9),
        .i_reg_2330_1(i_reg_2330),
        .imgOutput2_cols_c15_empty_n(imgOutput2_cols_c15_empty_n),
        .imgOutput2_data_V_ch_empty_n(imgOutput2_data_V_ch_empty_n),
        .imgOutput2_rows_c_empty_n(imgOutput2_rows_c_empty_n),
        .img_cols_dout({imgOutput2_cols_c15_U_n_100,imgOutput2_cols_c15_U_n_101,imgOutput2_cols_c15_U_n_102,imgOutput2_cols_c15_U_n_103,imgOutput2_cols_c15_U_n_104,imgOutput2_cols_c15_U_n_105,imgOutput2_cols_c15_U_n_106,imgOutput2_cols_c15_U_n_107,imgOutput2_cols_c15_U_n_108,imgOutput2_cols_c15_U_n_109,imgOutput2_cols_c15_U_n_110,imgOutput2_cols_c15_U_n_111,imgOutput2_cols_c15_U_n_112,imgOutput2_cols_c15_U_n_113,imgOutput2_cols_c15_U_n_114,imgOutput2_cols_c15_U_n_115,imgOutput2_cols_c15_U_n_116,imgOutput2_cols_c15_U_n_117,imgOutput2_cols_c15_U_n_118,imgOutput2_cols_c15_U_n_119,imgOutput2_cols_c15_U_n_120,imgOutput2_cols_c15_U_n_121,imgOutput2_cols_c15_U_n_122,imgOutput2_cols_c15_U_n_123,imgOutput2_cols_c15_U_n_124,imgOutput2_cols_c15_U_n_125,imgOutput2_cols_c15_U_n_126,imgOutput2_cols_c15_U_n_127,imgOutput2_cols_c15_U_n_128,imgOutput2_cols_c15_U_n_129}),
        .\int_height_reg[31] (imgOutput2_rows_c_dout),
        .internal_full_n_reg(xfMat2AXIvideo_U0_n_11),
        .\mOutPtr_reg[0] (imgOutput2_cols_c15_U_n_3),
        .\mOutPtr_reg[1] (imgOutput2_cols_c15_U_n_2),
        .p_dst_y_TDATA(p_dst_y_TDATA),
        .p_dst_y_TLAST(p_dst_y_TLAST),
        .p_dst_y_TREADY(p_dst_y_TREADY),
        .p_dst_y_TUSER(p_dst_y_TUSER),
        .p_dst_y_TVALID(p_dst_y_TVALID),
        .\rows_reg_214_reg[30]_0 (tmp_4_i_fu_167_p2),
        .xfMat2AXIvideo57_U0_ap_ready(xfMat2AXIvideo57_U0_ap_ready),
        .xfMat2AXIvideo_U0_ap_ready(xfMat2AXIvideo_U0_ap_ready),
        .xfMat2AXIvideo_U0_ap_start(xfMat2AXIvideo_U0_ap_start),
        .xfMat2AXIvideo_U0_img_data_V_read(xfMat2AXIvideo_U0_img_data_V_read),
        .xfMat2AXIvideo_U0_img_rows_read(xfMat2AXIvideo_U0_img_rows_read));
endmodule

module system_sobel_ip_0_1_sobel_ip_AXILiteS_s_axi
   (internal_empty_n_reg,
    shiftReg_ce,
    internal_empty_n_reg_0,
    ap_start,
    \mOutPtr_reg[0] ,
    ap_rst_n_inv,
    out,
    width,
    height,
    ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_RDATA,
    interrupt,
    imgInput1_rows_c_full_n,
    imgInput1_cols_c_full_n,
    ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_0,
    start_once_reg,
    start_for_xfMat2AXIvideo_U0_full_n,
    start_for_sobel_accel_U0_full_n,
    internal_full_n_reg,
    ap_rst_n,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARADDR,
    ap_sync_ready,
    ap_clk,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    ap_sync_done,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_BREADY,
    \ap_CS_fsm_reg[0] );
  output internal_empty_n_reg;
  output shiftReg_ce;
  output internal_empty_n_reg_0;
  output ap_start;
  output \mOutPtr_reg[0] ;
  output ap_rst_n_inv;
  output [1:0]out;
  output [31:0]width;
  output [31:0]height;
  output ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg;
  output [2:0]s_axi_AXILiteS_BVALID;
  output [31:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  input imgInput1_rows_c_full_n;
  input imgInput1_cols_c_full_n;
  input ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_0;
  input start_once_reg;
  input start_for_xfMat2AXIvideo_U0_full_n;
  input start_for_sobel_accel_U0_full_n;
  input internal_full_n_reg;
  input ap_rst_n;
  input s_axi_AXILiteS_ARVALID;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input ap_sync_ready;
  input ap_clk;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input ap_sync_done;
  input s_axi_AXILiteS_RREADY;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_BREADY;
  input \ap_CS_fsm_reg[0] ;

  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_rstate_reg_n_0_[0] ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_wstate_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_done;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg;
  wire ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_0;
  wire ar_hs;
  wire [7:7]data0;
  wire [31:0]height;
  wire imgInput1_cols_c_full_n;
  wire imgInput1_rows_c_full_n;
  wire int_ap_done;
  wire int_ap_done_i_1_n_0;
  wire int_ap_done_i_2_n_0;
  wire int_ap_idle;
  wire int_ap_ready;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_reg_n_0;
  wire [31:0]int_height0;
  wire \int_height[31]_i_1_n_0 ;
  wire \int_height[31]_i_3_n_0 ;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire [31:0]int_width0;
  wire \int_width[31]_i_1_n_0 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n_reg;
  wire interrupt;
  wire \mOutPtr_reg[0] ;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  wire p_0_in;
  wire p_1_in;
  wire [31:4]rdata;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  (* RTL_KEEP = "yes" *) wire [2:0]s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire shiftReg_ce;
  wire start_for_sobel_accel_U0_full_n;
  wire start_for_xfMat2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire [31:0]width;

  LUT1 #(
    .INIT(2'h1)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_RREADY),
        .I1(out[1]),
        .I2(out[0]),
        .I3(s_axi_AXILiteS_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(out[0]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(out[1]),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_rstate_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(out[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(out[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAE0CAE3F)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(s_axi_AXILiteS_BVALID[0]),
        .I2(s_axi_AXILiteS_AWVALID),
        .I3(s_axi_AXILiteS_BVALID[2]),
        .I4(s_axi_AXILiteS_BVALID[1]),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(s_axi_AXILiteS_BVALID[0]),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(s_axi_AXILiteS_BVALID[1]),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_BVALID[1]),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_BVALID[2]),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_wstate_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_BVALID[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_BVALID[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_BVALID[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000044404040)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__1 
       (.I0(ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_0),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_xfMat2AXIvideo_U0_full_n),
        .I4(start_for_sobel_accel_U0_full_n),
        .I5(internal_full_n_reg),
        .O(shiftReg_ce));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_i_1
       (.I0(ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_0),
        .I1(shiftReg_ce),
        .I2(ap_rst_n),
        .I3(ap_start),
        .I4(ap_sync_ready),
        .O(ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    int_ap_done_i_1
       (.I0(ap_sync_done),
        .I1(int_ap_done_i_2_n_0),
        .I2(ar_hs),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(int_ap_done),
        .O(int_ap_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .O(int_ap_done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(int_ap_done),
        .R(ap_rst_n_inv));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[0] ),
        .Q(int_ap_idle),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0),
        .I1(ap_sync_ready),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    int_ap_start_i_2
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .I3(\int_ier[1]_i_2_n_0 ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(data0),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_gie_i_2_n_0),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(s_axi_AXILiteS_BVALID[1]),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(height[0]),
        .O(int_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(height[10]),
        .O(int_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(height[11]),
        .O(int_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(height[12]),
        .O(int_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(height[13]),
        .O(int_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(height[14]),
        .O(int_height0[14]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(height[15]),
        .O(int_height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(height[16]),
        .O(int_height0[16]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(height[17]),
        .O(int_height0[17]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(height[18]),
        .O(int_height0[18]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(height[19]),
        .O(int_height0[19]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(height[1]),
        .O(int_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(height[20]),
        .O(int_height0[20]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(height[21]),
        .O(int_height0[21]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(height[22]),
        .O(int_height0[22]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(height[23]),
        .O(int_height0[23]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(height[24]),
        .O(int_height0[24]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(height[25]),
        .O(int_height0[25]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(height[26]),
        .O(int_height0[26]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(height[27]),
        .O(int_height0[27]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(height[28]),
        .O(int_height0[28]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(height[29]),
        .O(int_height0[29]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(height[2]),
        .O(int_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(height[30]),
        .O(int_height0[30]));
  LUT2 #(
    .INIT(4'h1)) 
    \int_height[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_height[31]_i_3_n_0 ),
        .O(\int_height[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(height[31]),
        .O(int_height0[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \int_height[31]_i_3 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(s_axi_AXILiteS_BVALID[1]),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[2] ),
        .O(\int_height[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(height[3]),
        .O(int_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(height[4]),
        .O(int_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(height[5]),
        .O(int_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(height[6]),
        .O(int_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(height[7]),
        .O(int_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(height[8]),
        .O(int_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(height[9]),
        .O(int_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[0]),
        .Q(height[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[10]),
        .Q(height[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[11]),
        .Q(height[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[12]),
        .Q(height[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[13]),
        .Q(height[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[14]),
        .Q(height[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[15]),
        .Q(height[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[16] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[16]),
        .Q(height[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[17] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[17]),
        .Q(height[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[18] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[18]),
        .Q(height[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[19] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[19]),
        .Q(height[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[1]),
        .Q(height[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[20] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[20]),
        .Q(height[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[21] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[21]),
        .Q(height[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[22] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[22]),
        .Q(height[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[23] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[23]),
        .Q(height[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[24] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[24]),
        .Q(height[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[25] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[25]),
        .Q(height[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[26] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[26]),
        .Q(height[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[27] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[27]),
        .Q(height[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[28] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[28]),
        .Q(height[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[29] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[29]),
        .Q(height[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[2]),
        .Q(height[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[30] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[30]),
        .Q(height[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[31] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[31]),
        .Q(height[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[3]),
        .Q(height[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[4]),
        .Q(height[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[5]),
        .Q(height[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[6]),
        .Q(height[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[7]),
        .Q(height[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[8]),
        .Q(height[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[9]),
        .Q(height[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(s_axi_AXILiteS_BVALID[1]),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(ap_sync_done),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(int_gie_i_2_n_0),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(ap_sync_ready),
        .I3(p_0_in),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(width[0]),
        .O(int_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(width[10]),
        .O(int_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(width[11]),
        .O(int_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(width[12]),
        .O(int_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(width[13]),
        .O(int_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(width[14]),
        .O(int_width0[14]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(width[15]),
        .O(int_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(width[16]),
        .O(int_width0[16]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(width[17]),
        .O(int_width0[17]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(width[18]),
        .O(int_width0[18]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(width[19]),
        .O(int_width0[19]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(width[1]),
        .O(int_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(width[20]),
        .O(int_width0[20]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(width[21]),
        .O(int_width0[21]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(width[22]),
        .O(int_width0[22]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(width[23]),
        .O(int_width0[23]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(width[24]),
        .O(int_width0[24]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(width[25]),
        .O(int_width0[25]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(width[26]),
        .O(int_width0[26]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(width[27]),
        .O(int_width0[27]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(width[28]),
        .O(int_width0[28]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(width[29]),
        .O(int_width0[29]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(width[2]),
        .O(int_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(width[30]),
        .O(int_width0[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_width[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_height[31]_i_3_n_0 ),
        .O(\int_width[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(width[31]),
        .O(int_width0[31]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(width[3]),
        .O(int_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(width[4]),
        .O(int_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(width[5]),
        .O(int_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(width[6]),
        .O(int_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(width[7]),
        .O(int_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(width[8]),
        .O(int_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(width[9]),
        .O(int_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[0]),
        .Q(width[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[10]),
        .Q(width[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[11]),
        .Q(width[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[12]),
        .Q(width[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[13]),
        .Q(width[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[14]),
        .Q(width[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[15]),
        .Q(width[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[16] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[16]),
        .Q(width[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[17] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[17]),
        .Q(width[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[18] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[18]),
        .Q(width[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[19] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[19]),
        .Q(width[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[1]),
        .Q(width[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[20] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[20]),
        .Q(width[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[21] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[21]),
        .Q(width[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[22] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[22]),
        .Q(width[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[23] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[23]),
        .Q(width[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[24] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[24]),
        .Q(width[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[25] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[25]),
        .Q(width[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[26] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[26]),
        .Q(width[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[27] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[27]),
        .Q(width[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[28] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[28]),
        .Q(width[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[29] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[29]),
        .Q(width[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[2]),
        .Q(width[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[30] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[30]),
        .Q(width[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[31] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[31]),
        .Q(width[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[3]),
        .Q(width[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[4]),
        .Q(width[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[5]),
        .Q(width[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[6]),
        .Q(width[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[7]),
        .Q(width[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[8]),
        .Q(width[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[9]),
        .Q(width[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__4
       (.I0(shiftReg_ce),
        .I1(imgInput1_rows_c_full_n),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__5
       (.I0(shiftReg_ce),
        .I1(imgInput1_cols_c_full_n),
        .O(internal_empty_n_reg_0));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_0),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(interrupt));
  LUT5 #(
    .INIT(32'h00004000)) 
    \mOutPtr[2]_i_2__3 
       (.I0(ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_0),
        .I1(ap_start),
        .I2(start_for_xfMat2AXIvideo_U0_full_n),
        .I3(start_for_sobel_accel_U0_full_n),
        .I4(start_once_reg),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'h45404540FFFF0000)) 
    \rdata[0]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(width[0]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(height[0]),
        .I4(\rdata[0]_i_2_n_0 ),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(int_gie_reg_n_0),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[10]_i_1 
       (.I0(width[10]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[10]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[11]_i_1 
       (.I0(width[11]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[11]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[12]_i_1 
       (.I0(width[12]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[12]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[13]_i_1 
       (.I0(width[13]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[13]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[14]_i_1 
       (.I0(width[14]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[14]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[15]_i_1 
       (.I0(width[15]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[15]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[16]_i_1 
       (.I0(width[16]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[16]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[17]_i_1 
       (.I0(width[17]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[17]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[18]_i_1 
       (.I0(width[18]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[18]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[19]_i_1 
       (.I0(width[19]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[19]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'hAEAAAEAEAEAAAAAA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(width[1]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(height[1]),
        .O(\rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[1]_i_2 
       (.I0(int_ap_done),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(p_0_in),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(p_1_in),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[20]_i_1 
       (.I0(width[20]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[20]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[21]_i_1 
       (.I0(width[21]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[21]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[22]_i_1 
       (.I0(width[22]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[22]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[23]_i_1 
       (.I0(width[23]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[23]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[24]_i_1 
       (.I0(width[24]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[24]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[25]_i_1 
       (.I0(width[25]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[25]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[26]_i_1 
       (.I0(width[26]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[26]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[27]_i_1 
       (.I0(width[27]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[27]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[28]_i_1 
       (.I0(width[28]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[28]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[29]_i_1 
       (.I0(width[29]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[29]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'h00000000AA00CCF0)) 
    \rdata[2]_i_1 
       (.I0(width[2]),
        .I1(height[2]),
        .I2(int_ap_idle),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[30]_i_1 
       (.I0(width[30]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[30]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(out[0]),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[31]_i_2 
       (.I0(width[31]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[31]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \rdata[31]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA00CCF0)) 
    \rdata[3]_i_1 
       (.I0(width[3]),
        .I1(height[3]),
        .I2(int_ap_ready),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[4]_i_1 
       (.I0(width[4]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[4]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[5]_i_1 
       (.I0(width[5]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[5]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[6]_i_1 
       (.I0(width[6]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[6]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[6]));
  LUT4 #(
    .INIT(16'h8880)) 
    \rdata[7]_i_1 
       (.I0(out[0]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA00CCF0)) 
    \rdata[7]_i_2 
       (.I0(width[7]),
        .I1(height[7]),
        .I2(data0),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[8]_i_1 
       (.I0(width[8]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[8]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[9]_i_1 
       (.I0(width[9]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(height[9]),
        .I5(\rdata[31]_i_3_n_0 ),
        .O(rdata[9]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_2_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(s_axi_AXILiteS_BVALID[0]),
        .I1(s_axi_AXILiteS_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
endmodule

module system_sobel_ip_0_1_start_for_Sobel_BfYi
   (start_for_Sobel_Block_xFSobelF_U0_full_n,
    Sobel_Block_xFSobelF_U0_ap_start,
    ap_clk,
    ap_rst_n,
    Sobel_Block_xFSobelF_U0_ap_ready,
    start_once_reg,
    grp_Sobel_fu_94_ap_start_reg,
    start_for_Sobel_Loop_2_proc62_U0_full_n,
    grp_Sobel_fu_94_ap_start_reg_reg,
    ap_rst_n_inv);
  output start_for_Sobel_Block_xFSobelF_U0_full_n;
  output Sobel_Block_xFSobelF_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input Sobel_Block_xFSobelF_U0_ap_ready;
  input start_once_reg;
  input grp_Sobel_fu_94_ap_start_reg;
  input start_for_Sobel_Loop_2_proc62_U0_full_n;
  input grp_Sobel_fu_94_ap_start_reg_reg;
  input ap_rst_n_inv;

  wire Sobel_Block_xFSobelF_U0_ap_ready;
  wire Sobel_Block_xFSobelF_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_Sobel_fu_94_ap_start_reg;
  wire grp_Sobel_fu_94_ap_start_reg_reg;
  wire internal_empty_n_i_1_n_0;
  wire internal_full_n_i_1_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[1]_i_3__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_Sobel_Block_xFSobelF_U0_full_n;
  wire start_for_Sobel_Loop_2_proc62_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1
       (.I0(Sobel_Block_xFSobelF_U0_ap_start),
        .I1(\mOutPtr[1]_i_3__1_n_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(Sobel_Block_xFSobelF_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1
       (.I0(\mOutPtr[1]_i_3__1_n_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(start_for_Sobel_Block_xFSobelF_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(start_for_Sobel_Block_xFSobelF_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(Sobel_Block_xFSobelF_U0_ap_start),
        .I1(Sobel_Block_xFSobelF_U0_ap_ready),
        .I2(start_for_Sobel_Block_xFSobelF_U0_full_n),
        .I3(grp_Sobel_fu_94_ap_start_reg_reg),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[1]_i_3__1_n_0 ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8088888888888888)) 
    \mOutPtr[1]_i_2 
       (.I0(Sobel_Block_xFSobelF_U0_ap_ready),
        .I1(Sobel_Block_xFSobelF_U0_ap_start),
        .I2(start_once_reg),
        .I3(grp_Sobel_fu_94_ap_start_reg),
        .I4(start_for_Sobel_Loop_2_proc62_U0_full_n),
        .I5(start_for_Sobel_Block_xFSobelF_U0_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h0000000070000000)) 
    \mOutPtr[1]_i_3__1 
       (.I0(Sobel_Block_xFSobelF_U0_ap_start),
        .I1(Sobel_Block_xFSobelF_U0_ap_ready),
        .I2(start_for_Sobel_Block_xFSobelF_U0_full_n),
        .I3(start_for_Sobel_Loop_2_proc62_U0_full_n),
        .I4(grp_Sobel_fu_94_ap_start_reg),
        .I5(start_once_reg),
        .O(\mOutPtr[1]_i_3__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module system_sobel_ip_0_1_start_for_Sobel_Lg8j
   (start_for_Sobel_Loop_2_proc62_U0_full_n,
    Sobel_Loop_2_proc62_U0_ap_start,
    \mOutPtr_reg[0]_0 ,
    ap_clk,
    start_once_reg,
    grp_Sobel_fu_94_ap_start_reg,
    start_for_Sobel_Block_xFSobelF_U0_full_n,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n,
    start_once_reg_reg,
    CO,
    Q,
    ap_rst_n_inv);
  output start_for_Sobel_Loop_2_proc62_U0_full_n;
  output Sobel_Loop_2_proc62_U0_ap_start;
  output \mOutPtr_reg[0]_0 ;
  input ap_clk;
  input start_once_reg;
  input grp_Sobel_fu_94_ap_start_reg;
  input start_for_Sobel_Block_xFSobelF_U0_full_n;
  input \ap_CS_fsm_reg[1] ;
  input ap_rst_n;
  input start_once_reg_reg;
  input [0:0]CO;
  input [0:0]Q;
  input ap_rst_n_inv;

  wire [0:0]CO;
  wire [0:0]Q;
  wire Sobel_Loop_2_proc62_U0_ap_start;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_Sobel_fu_94_ap_start_reg;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_empty_n_i_2__3_n_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__7_n_0;
  wire internal_full_n_i_2__19_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_3_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire start_for_Sobel_Block_xFSobelF_U0_full_n;
  wire start_for_Sobel_Loop_2_proc62_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;

  LUT6 #(
    .INIT(64'h8888888888888808)) 
    internal_empty_n_i_1__7
       (.I0(internal_empty_n_i_2__3_n_0),
        .I1(ap_rst_n),
        .I2(mOutPtr110_out),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    internal_empty_n_i_2__3
       (.I0(start_once_reg),
        .I1(grp_Sobel_fu_94_ap_start_reg),
        .I2(start_for_Sobel_Block_xFSobelF_U0_full_n),
        .I3(start_for_Sobel_Loop_2_proc62_U0_full_n),
        .I4(Sobel_Loop_2_proc62_U0_ap_start),
        .O(internal_empty_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(Sobel_Loop_2_proc62_U0_ap_start),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__7
       (.I0(internal_full_n_i_2__19_n_0),
        .I1(internal_full_n__1),
        .I2(start_for_Sobel_Loop_2_proc62_U0_full_n),
        .I3(ap_rst_n),
        .I4(mOutPtr110_out),
        .O(internal_full_n_i_1__7_n_0));
  LUT6 #(
    .INIT(64'h0000000070000000)) 
    internal_full_n_i_2__19
       (.I0(Sobel_Loop_2_proc62_U0_ap_start),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(start_for_Sobel_Loop_2_proc62_U0_full_n),
        .I3(start_for_Sobel_Block_xFSobelF_U0_full_n),
        .I4(grp_Sobel_fu_94_ap_start_reg),
        .I5(start_once_reg),
        .O(internal_full_n_i_2__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_3__3
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(start_for_Sobel_Loop_2_proc62_U0_full_n),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr[2]_i_3_n_0 ),
        .I1(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \mOutPtr[0]_i_2 
       (.I0(grp_Sobel_fu_94_ap_start_reg),
        .I1(start_for_Sobel_Loop_2_proc62_U0_full_n),
        .I2(start_for_Sobel_Block_xFSobelF_U0_full_n),
        .I3(start_once_reg),
        .O(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hDBDDDDDD24222222)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(start_once_reg_reg),
        .I2(CO),
        .I3(Q),
        .I4(Sobel_Loop_2_proc62_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hE7FF1800)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr[2]_i_3_n_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8088888888888888)) 
    \mOutPtr[2]_i_2 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(Sobel_Loop_2_proc62_U0_ap_start),
        .I2(start_once_reg),
        .I3(grp_Sobel_fu_94_ap_start_reg),
        .I4(start_for_Sobel_Block_xFSobelF_U0_full_n),
        .I5(start_for_Sobel_Loop_2_proc62_U0_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hBFFF400040004000)) 
    \mOutPtr[2]_i_3 
       (.I0(start_once_reg),
        .I1(grp_Sobel_fu_94_ap_start_reg),
        .I2(start_for_Sobel_Block_xFSobelF_U0_full_n),
        .I3(start_for_Sobel_Loop_2_proc62_U0_full_n),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(Sobel_Loop_2_proc62_U0_ap_start),
        .O(\mOutPtr[2]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module system_sobel_ip_0_1_start_for_sobel_ahbi
   (start_for_sobel_accel_U0_full_n,
    sobel_accel_U0_ap_start,
    int_ap_idle_reg,
    ap_clk,
    start_once_reg_0,
    start_for_xfMat2AXIvideo57_U0_full_n,
    sobel_accel_U0_ap_ready,
    ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg,
    ap_rst_n,
    internal_empty_n_reg_0,
    start_for_xfMat2AXIvideo_U0_full_n,
    start_once_reg,
    ap_start,
    ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_0,
    Q,
    xfMat2AXIvideo_U0_ap_start,
    \ap_CS_fsm_reg[0] ,
    internal_empty_n_reg_1,
    ap_rst_n_inv);
  output start_for_sobel_accel_U0_full_n;
  output sobel_accel_U0_ap_start;
  output int_ap_idle_reg;
  input ap_clk;
  input start_once_reg_0;
  input start_for_xfMat2AXIvideo57_U0_full_n;
  input sobel_accel_U0_ap_ready;
  input ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input start_for_xfMat2AXIvideo_U0_full_n;
  input start_once_reg;
  input ap_start;
  input ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_0;
  input [0:0]Q;
  input xfMat2AXIvideo_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input internal_empty_n_reg_1;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg;
  wire ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_0;
  wire int_ap_idle_i_2_n_0;
  wire int_ap_idle_i_3_n_0;
  wire int_ap_idle_reg;
  wire internal_empty_n_i_1__16_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__16_n_0;
  wire internal_full_n_i_2__15_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire sobel_accel_U0_ap_ready;
  wire sobel_accel_U0_ap_start;
  wire start_for_sobel_accel_U0_full_n;
  wire start_for_xfMat2AXIvideo57_U0_full_n;
  wire start_for_xfMat2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire xfMat2AXIvideo_U0_ap_start;

  LUT6 #(
    .INIT(64'h0000000000100000)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_0),
        .I1(int_ap_idle_i_3_n_0),
        .I2(Q),
        .I3(xfMat2AXIvideo_U0_ap_start),
        .I4(\ap_CS_fsm_reg[0] ),
        .I5(internal_empty_n_reg_1),
        .O(int_ap_idle_reg));
  LUT5 #(
    .INIT(32'h0000F800)) 
    int_ap_idle_i_2
       (.I0(start_for_sobel_accel_U0_full_n),
        .I1(start_for_xfMat2AXIvideo_U0_full_n),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg_0),
        .O(int_ap_idle_i_2_n_0));
  LUT3 #(
    .INIT(8'hA8)) 
    int_ap_idle_i_3
       (.I0(sobel_accel_U0_ap_start),
        .I1(start_once_reg_0),
        .I2(start_for_xfMat2AXIvideo57_U0_full_n),
        .O(int_ap_idle_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__16
       (.I0(mOutPtr[0]),
        .I1(internal_full_n_i_2__15_n_0),
        .I2(sobel_accel_U0_ap_ready),
        .I3(ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg),
        .I4(sobel_accel_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__16_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_0),
        .Q(sobel_accel_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDFFFF)) 
    internal_full_n_i_1__16
       (.I0(ap_rst_n),
        .I1(start_for_sobel_accel_U0_full_n),
        .I2(internal_full_n_i_2__15_n_0),
        .I3(mOutPtr[0]),
        .I4(ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__16_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    internal_full_n_i_2__15
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .O(internal_full_n_i_2__15_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_0),
        .Q(start_for_sobel_accel_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(sobel_accel_U0_ap_start),
        .I1(sobel_accel_U0_ap_ready),
        .I2(ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg),
        .I2(sobel_accel_U0_ap_ready),
        .I3(sobel_accel_U0_ap_start),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg),
        .I3(sobel_accel_U0_ap_ready),
        .I4(sobel_accel_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module system_sobel_ip_0_1_start_for_xfMat2Aibs
   (start_for_xfMat2AXIvideo_U0_full_n,
    xfMat2AXIvideo_U0_ap_start,
    ap_clk,
    ap_rst_n,
    ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg,
    xfMat2AXIvideo_U0_ap_ready,
    CO,
    i_reg_2330,
    ap_rst_n_inv);
  output start_for_xfMat2AXIvideo_U0_full_n;
  output xfMat2AXIvideo_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg;
  input xfMat2AXIvideo_U0_ap_ready;
  input [0:0]CO;
  input i_reg_2330;
  input ap_rst_n_inv;

  wire [0:0]CO;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg;
  wire i_reg_2330;
  wire internal_empty_n_i_1__24_n_0;
  wire internal_empty_n_i_2__12_n_0;
  wire internal_full_n_i_1__24_n_0;
  wire internal_full_n_i_2__16_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire start_for_xfMat2AXIvideo_U0_full_n;
  wire xfMat2AXIvideo_U0_ap_ready;
  wire xfMat2AXIvideo_U0_ap_start;

  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__24
       (.I0(internal_empty_n_i_2__12_n_0),
        .I1(mOutPtr[2]),
        .I2(ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg),
        .I3(xfMat2AXIvideo_U0_ap_start),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__24_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    internal_empty_n_i_2__12
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(xfMat2AXIvideo_U0_ap_start),
        .I3(CO),
        .I4(i_reg_2330),
        .I5(ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg),
        .O(internal_empty_n_i_2__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__24_n_0),
        .Q(xfMat2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDFFD5DDD5DDD5DD)) 
    internal_full_n_i_1__24
       (.I0(ap_rst_n),
        .I1(start_for_xfMat2AXIvideo_U0_full_n),
        .I2(internal_full_n_i_2__16_n_0),
        .I3(ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg),
        .I4(xfMat2AXIvideo_U0_ap_ready),
        .I5(xfMat2AXIvideo_U0_ap_start),
        .O(internal_full_n_i_1__24_n_0));
  LUT3 #(
    .INIT(8'hFB)) 
    internal_full_n_i_2__16
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .O(internal_full_n_i_2__16_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__24_n_0),
        .Q(start_for_xfMat2AXIvideo_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1 
       (.I0(xfMat2AXIvideo_U0_ap_start),
        .I1(CO),
        .I2(i_reg_2330),
        .I3(ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg),
        .I2(i_reg_2330),
        .I3(CO),
        .I4(xfMat2AXIvideo_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(ap_sync_reg_Block_Mat_exit101_pr_U0_ap_ready_reg),
        .I3(xfMat2AXIvideo_U0_ap_ready),
        .I4(xfMat2AXIvideo_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module system_sobel_ip_0_1_start_for_xfMat2AjbC
   (start_for_xfMat2AXIvideo57_U0_full_n,
    xfMat2AXIvideo57_U0_ap_start,
    int_ap_idle_reg,
    ap_clk,
    Q,
    ap_start,
    ap_sync_reg_AXIvideo2xfMat_U0_ap_ready,
    \ap_CS_fsm_reg[0] ,
    ap_rst_n,
    internal_empty_n_reg_0,
    sobel_accel_U0_ap_start,
    start_once_reg,
    i_reg_2330,
    CO,
    start_once_reg_reg,
    xfMat2AXIvideo57_U0_ap_ready,
    ap_rst_n_inv);
  output start_for_xfMat2AXIvideo57_U0_full_n;
  output xfMat2AXIvideo57_U0_ap_start;
  output int_ap_idle_reg;
  input ap_clk;
  input [0:0]Q;
  input ap_start;
  input ap_sync_reg_AXIvideo2xfMat_U0_ap_ready;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input sobel_accel_U0_ap_start;
  input start_once_reg;
  input i_reg_2330;
  input [0:0]CO;
  input start_once_reg_reg;
  input xfMat2AXIvideo57_U0_ap_ready;
  input ap_rst_n_inv;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_AXIvideo2xfMat_U0_ap_ready;
  wire i_reg_2330;
  wire int_ap_idle_reg;
  wire internal_empty_n_i_1__22_n_0;
  wire internal_empty_n_i_2__16_n_0;
  wire internal_empty_n_i_3_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__19_n_0;
  wire internal_full_n_i_2__22_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire sobel_accel_U0_ap_start;
  wire start_for_xfMat2AXIvideo57_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire xfMat2AXIvideo57_U0_ap_ready;
  wire xfMat2AXIvideo57_U0_ap_start;

  LUT5 #(
    .INIT(32'hBBFBFFFF)) 
    int_ap_idle_i_4
       (.I0(xfMat2AXIvideo57_U0_ap_start),
        .I1(Q),
        .I2(ap_start),
        .I3(ap_sync_reg_AXIvideo2xfMat_U0_ap_ready),
        .I4(\ap_CS_fsm_reg[0] ),
        .O(int_ap_idle_reg));
  LUT5 #(
    .INIT(32'hDD0D0000)) 
    internal_empty_n_i_1__22
       (.I0(internal_empty_n_i_2__16_n_0),
        .I1(mOutPtr[2]),
        .I2(start_once_reg_reg),
        .I3(xfMat2AXIvideo57_U0_ap_start),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h04)) 
    internal_empty_n_i_2__16
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_i_3_n_0),
        .I2(mOutPtr[1]),
        .O(internal_empty_n_i_2__16_n_0));
  LUT6 #(
    .INIT(64'h0000F70000000000)) 
    internal_empty_n_i_3
       (.I0(start_for_xfMat2AXIvideo57_U0_full_n),
        .I1(sobel_accel_U0_ap_start),
        .I2(start_once_reg),
        .I3(i_reg_2330),
        .I4(CO),
        .I5(xfMat2AXIvideo57_U0_ap_start),
        .O(internal_empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__22_n_0),
        .Q(xfMat2AXIvideo57_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF5FFF5FDF5FFF5F)) 
    internal_full_n_i_1__19
       (.I0(ap_rst_n),
        .I1(internal_full_n_i_2__22_n_0),
        .I2(internal_empty_n_reg_0),
        .I3(start_for_xfMat2AXIvideo57_U0_full_n),
        .I4(sobel_accel_U0_ap_start),
        .I5(start_once_reg),
        .O(internal_full_n_i_1__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    internal_full_n_i_2__22
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__22_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_0),
        .Q(start_for_xfMat2AXIvideo57_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877777787888888)) 
    \mOutPtr[0]_i_1 
       (.I0(xfMat2AXIvideo57_U0_ap_start),
        .I1(xfMat2AXIvideo57_U0_ap_ready),
        .I2(start_once_reg),
        .I3(sobel_accel_U0_ap_start),
        .I4(start_for_xfMat2AXIvideo57_U0_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FAAEA00805515)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(start_for_xfMat2AXIvideo57_U0_full_n),
        .I2(sobel_accel_U0_ap_start),
        .I3(start_once_reg),
        .I4(internal_empty_n_reg_0),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(start_once_reg_reg),
        .I3(xfMat2AXIvideo57_U0_ap_ready),
        .I4(xfMat2AXIvideo57_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* CHECK_LICENSE_TYPE = "system_sobel_ip_0_1,sobel_ip,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "sobel_ip,Vivado 2018.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module system_sobel_ip_0_1
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    p_src_TVALID,
    p_src_TREADY,
    p_src_TDATA,
    p_src_TKEEP,
    p_src_TSTRB,
    p_src_TUSER,
    p_src_TLAST,
    p_src_TID,
    p_src_TDEST,
    p_dst_x_TVALID,
    p_dst_x_TREADY,
    p_dst_x_TDATA,
    p_dst_x_TKEEP,
    p_dst_x_TSTRB,
    p_dst_x_TUSER,
    p_dst_x_TLAST,
    p_dst_x_TID,
    p_dst_x_TDEST,
    p_dst_y_TVALID,
    p_dst_y_TREADY,
    p_dst_y_TDATA,
    p_dst_y_TKEEP,
    p_dst_y_TSTRB,
    p_dst_y_TUSER,
    p_dst_y_TLAST,
    p_dst_y_TID,
    p_dst_y_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 150000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:p_src:p_dst_x:p_dst_y, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_src TVALID" *) input p_src_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_src TREADY" *) output p_src_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_src TDATA" *) input [7:0]p_src_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_src TKEEP" *) input [0:0]p_src_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_src TSTRB" *) input [0:0]p_src_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_src TUSER" *) input [0:0]p_src_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_src TLAST" *) input [0:0]p_src_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_src TID" *) input [0:0]p_src_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_src TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_src, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1" *) input [0:0]p_src_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst_x TVALID" *) output p_dst_x_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst_x TREADY" *) input p_dst_x_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst_x TDATA" *) output [7:0]p_dst_x_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst_x TKEEP" *) output [0:0]p_dst_x_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst_x TSTRB" *) output [0:0]p_dst_x_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst_x TUSER" *) output [0:0]p_dst_x_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst_x TLAST" *) output [0:0]p_dst_x_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst_x TID" *) output [0:0]p_dst_x_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst_x TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_dst_x, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1" *) output [0:0]p_dst_x_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst_y TVALID" *) output p_dst_y_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst_y TREADY" *) input p_dst_y_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst_y TDATA" *) output [7:0]p_dst_y_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst_y TKEEP" *) output [0:0]p_dst_y_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst_y TSTRB" *) output [0:0]p_dst_y_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst_y TUSER" *) output [0:0]p_dst_y_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst_y TLAST" *) output [0:0]p_dst_y_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst_y TID" *) output [0:0]p_dst_y_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 p_dst_y TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_dst_y, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1" *) output [0:0]p_dst_y_TDEST;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [7:0]p_dst_x_TDATA;
  wire [0:0]p_dst_x_TDEST;
  wire [0:0]p_dst_x_TID;
  wire [0:0]p_dst_x_TKEEP;
  wire [0:0]p_dst_x_TLAST;
  wire p_dst_x_TREADY;
  wire [0:0]p_dst_x_TSTRB;
  wire [0:0]p_dst_x_TUSER;
  wire p_dst_x_TVALID;
  wire [7:0]p_dst_y_TDATA;
  wire [0:0]p_dst_y_TDEST;
  wire [0:0]p_dst_y_TID;
  wire [0:0]p_dst_y_TKEEP;
  wire [0:0]p_dst_y_TLAST;
  wire p_dst_y_TREADY;
  wire [0:0]p_dst_y_TSTRB;
  wire [0:0]p_dst_y_TUSER;
  wire p_dst_y_TVALID;
  wire [7:0]p_src_TDATA;
  wire [0:0]p_src_TDEST;
  wire [0:0]p_src_TID;
  wire [0:0]p_src_TKEEP;
  wire [0:0]p_src_TLAST;
  wire p_src_TREADY;
  wire [0:0]p_src_TSTRB;
  wire [0:0]p_src_TUSER;
  wire p_src_TVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;

  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  system_sobel_ip_0_1_sobel_ip inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .p_dst_x_TDATA(p_dst_x_TDATA),
        .p_dst_x_TDEST(p_dst_x_TDEST),
        .p_dst_x_TID(p_dst_x_TID),
        .p_dst_x_TKEEP(p_dst_x_TKEEP),
        .p_dst_x_TLAST(p_dst_x_TLAST),
        .p_dst_x_TREADY(p_dst_x_TREADY),
        .p_dst_x_TSTRB(p_dst_x_TSTRB),
        .p_dst_x_TUSER(p_dst_x_TUSER),
        .p_dst_x_TVALID(p_dst_x_TVALID),
        .p_dst_y_TDATA(p_dst_y_TDATA),
        .p_dst_y_TDEST(p_dst_y_TDEST),
        .p_dst_y_TID(p_dst_y_TID),
        .p_dst_y_TKEEP(p_dst_y_TKEEP),
        .p_dst_y_TLAST(p_dst_y_TLAST),
        .p_dst_y_TREADY(p_dst_y_TREADY),
        .p_dst_y_TSTRB(p_dst_y_TSTRB),
        .p_dst_y_TUSER(p_dst_y_TUSER),
        .p_dst_y_TVALID(p_dst_y_TVALID),
        .p_src_TDATA(p_src_TDATA),
        .p_src_TDEST(p_src_TDEST),
        .p_src_TID(p_src_TID),
        .p_src_TKEEP(p_src_TKEEP),
        .p_src_TLAST(p_src_TLAST),
        .p_src_TREADY(p_src_TREADY),
        .p_src_TSTRB(p_src_TSTRB),
        .p_src_TUSER(p_src_TUSER),
        .p_src_TVALID(p_src_TVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

module system_sobel_ip_0_1_xFGradientX3x3_0_0_s
   (\GradientValuesX_0_V_2_reg_846_reg[0] ,
    \GradientValuesX_0_V_2_reg_846_reg[1] ,
    \GradientValuesX_0_V_2_reg_846_reg[2] ,
    \GradientValuesX_0_V_2_reg_846_reg[3] ,
    \GradientValuesX_0_V_2_reg_846_reg[4] ,
    \GradientValuesX_0_V_2_reg_846_reg[5] ,
    \GradientValuesX_0_V_2_reg_846_reg[6] ,
    \GradientValuesX_0_V_2_reg_846_reg[7] ,
    \GradientValuesX_0_V_2_reg_846_reg[7]_0 ,
    Q,
    \src_buf1_V_reg_364_reg[7] ,
    \src_buf3_V_reg_302_reg[7] ,
    \ap_CS_fsm_reg[5] );
  output \GradientValuesX_0_V_2_reg_846_reg[0] ;
  output \GradientValuesX_0_V_2_reg_846_reg[1] ;
  output \GradientValuesX_0_V_2_reg_846_reg[2] ;
  output \GradientValuesX_0_V_2_reg_846_reg[3] ;
  output \GradientValuesX_0_V_2_reg_846_reg[4] ;
  output \GradientValuesX_0_V_2_reg_846_reg[5] ;
  output \GradientValuesX_0_V_2_reg_846_reg[6] ;
  output \GradientValuesX_0_V_2_reg_846_reg[7] ;
  output \GradientValuesX_0_V_2_reg_846_reg[7]_0 ;
  input [7:0]Q;
  input [7:0]\src_buf1_V_reg_364_reg[7] ;
  input [7:0]\src_buf3_V_reg_302_reg[7] ;
  input [0:0]\ap_CS_fsm_reg[5] ;

  wire \GradientValuesX_0_V_2_reg_846[0]_i_3_n_0 ;
  wire \GradientValuesX_0_V_2_reg_846[0]_i_4_n_0 ;
  wire \GradientValuesX_0_V_2_reg_846[0]_i_5_n_0 ;
  wire \GradientValuesX_0_V_2_reg_846[0]_i_6_n_0 ;
  wire \GradientValuesX_0_V_2_reg_846_reg[0] ;
  wire \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_0 ;
  wire \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_1 ;
  wire \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_2 ;
  wire \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_3 ;
  wire \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_4 ;
  wire \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_5 ;
  wire \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_6 ;
  wire \GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_7 ;
  wire \GradientValuesX_0_V_2_reg_846_reg[1] ;
  wire \GradientValuesX_0_V_2_reg_846_reg[2] ;
  wire \GradientValuesX_0_V_2_reg_846_reg[3] ;
  wire \GradientValuesX_0_V_2_reg_846_reg[4] ;
  wire \GradientValuesX_0_V_2_reg_846_reg[5] ;
  wire \GradientValuesX_0_V_2_reg_846_reg[6] ;
  wire \GradientValuesX_0_V_2_reg_846_reg[7] ;
  wire \GradientValuesX_0_V_2_reg_846_reg[7]_0 ;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire out_pix_4_fu_146_p2_carry__0_i_10_n_0;
  wire out_pix_4_fu_146_p2_carry__0_i_1_n_7;
  wire out_pix_4_fu_146_p2_carry__0_i_2_n_0;
  wire out_pix_4_fu_146_p2_carry__0_i_3_n_0;
  wire out_pix_4_fu_146_p2_carry__0_i_4_n_0;
  wire out_pix_4_fu_146_p2_carry__0_i_5_n_0;
  wire out_pix_4_fu_146_p2_carry__0_i_6_n_0;
  wire out_pix_4_fu_146_p2_carry__0_i_7_n_0;
  wire out_pix_4_fu_146_p2_carry__0_i_8_n_0;
  wire out_pix_4_fu_146_p2_carry__0_i_9_n_0;
  wire out_pix_4_fu_146_p2_carry__0_n_0;
  wire out_pix_4_fu_146_p2_carry__0_n_1;
  wire out_pix_4_fu_146_p2_carry__0_n_2;
  wire out_pix_4_fu_146_p2_carry__0_n_3;
  wire out_pix_4_fu_146_p2_carry__0_n_5;
  wire out_pix_4_fu_146_p2_carry__0_n_6;
  wire out_pix_4_fu_146_p2_carry__0_n_7;
  wire out_pix_4_fu_146_p2_carry__1_i_1_n_0;
  wire out_pix_4_fu_146_p2_carry__1_n_2;
  wire out_pix_4_fu_146_p2_carry_i_10_n_0;
  wire out_pix_4_fu_146_p2_carry_i_11_n_0;
  wire out_pix_4_fu_146_p2_carry_i_12_n_0;
  wire out_pix_4_fu_146_p2_carry_i_13_n_0;
  wire out_pix_4_fu_146_p2_carry_i_1_n_0;
  wire out_pix_4_fu_146_p2_carry_i_2_n_0;
  wire out_pix_4_fu_146_p2_carry_i_3_n_0;
  wire out_pix_4_fu_146_p2_carry_i_4_n_0;
  wire out_pix_4_fu_146_p2_carry_i_5_n_0;
  wire out_pix_4_fu_146_p2_carry_i_6_n_0;
  wire out_pix_4_fu_146_p2_carry_i_7_n_0;
  wire out_pix_4_fu_146_p2_carry_i_8_n_0;
  wire out_pix_4_fu_146_p2_carry_i_9_n_0;
  wire out_pix_4_fu_146_p2_carry_i_9_n_1;
  wire out_pix_4_fu_146_p2_carry_i_9_n_2;
  wire out_pix_4_fu_146_p2_carry_i_9_n_3;
  wire out_pix_4_fu_146_p2_carry_i_9_n_4;
  wire out_pix_4_fu_146_p2_carry_i_9_n_5;
  wire out_pix_4_fu_146_p2_carry_i_9_n_6;
  wire out_pix_4_fu_146_p2_carry_i_9_n_7;
  wire out_pix_4_fu_146_p2_carry_n_0;
  wire out_pix_4_fu_146_p2_carry_n_1;
  wire out_pix_4_fu_146_p2_carry_n_2;
  wire out_pix_4_fu_146_p2_carry_n_3;
  wire out_pix_4_fu_146_p2_carry_n_4;
  wire out_pix_4_fu_146_p2_carry_n_5;
  wire out_pix_4_fu_146_p2_carry_n_6;
  wire out_pix_4_fu_146_p2_carry_n_7;
  wire [7:0]\src_buf1_V_reg_364_reg[7] ;
  wire [7:0]\src_buf3_V_reg_302_reg[7] ;
  wire [1:0]tmp_20_fu_164_p4__0;
  wire [3:0]NLW_out_pix_4_fu_146_p2_carry__0_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_out_pix_4_fu_146_p2_carry__0_i_1_O_UNCONNECTED;
  wire [3:0]NLW_out_pix_4_fu_146_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_out_pix_4_fu_146_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesX_0_V_2_reg_846[0]_i_1 
       (.I0(\GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_7 ),
        .I1(out_pix_4_fu_146_p2_carry__1_n_2),
        .I2(tmp_20_fu_164_p4__0[1]),
        .I3(tmp_20_fu_164_p4__0[0]),
        .O(\GradientValuesX_0_V_2_reg_846_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    \GradientValuesX_0_V_2_reg_846[0]_i_3 
       (.I0(\src_buf1_V_reg_364_reg[7] [3]),
        .I1(\src_buf3_V_reg_302_reg[7] [3]),
        .O(\GradientValuesX_0_V_2_reg_846[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GradientValuesX_0_V_2_reg_846[0]_i_4 
       (.I0(\src_buf1_V_reg_364_reg[7] [2]),
        .I1(\src_buf3_V_reg_302_reg[7] [2]),
        .O(\GradientValuesX_0_V_2_reg_846[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GradientValuesX_0_V_2_reg_846[0]_i_5 
       (.I0(\src_buf1_V_reg_364_reg[7] [1]),
        .I1(\src_buf3_V_reg_302_reg[7] [1]),
        .O(\GradientValuesX_0_V_2_reg_846[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GradientValuesX_0_V_2_reg_846[0]_i_6 
       (.I0(\src_buf1_V_reg_364_reg[7] [0]),
        .I1(\src_buf3_V_reg_302_reg[7] [0]),
        .O(\GradientValuesX_0_V_2_reg_846[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesX_0_V_2_reg_846[1]_i_1 
       (.I0(out_pix_4_fu_146_p2_carry_n_7),
        .I1(out_pix_4_fu_146_p2_carry__1_n_2),
        .I2(tmp_20_fu_164_p4__0[1]),
        .I3(tmp_20_fu_164_p4__0[0]),
        .O(\GradientValuesX_0_V_2_reg_846_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesX_0_V_2_reg_846[2]_i_1 
       (.I0(out_pix_4_fu_146_p2_carry_n_6),
        .I1(out_pix_4_fu_146_p2_carry__1_n_2),
        .I2(tmp_20_fu_164_p4__0[1]),
        .I3(tmp_20_fu_164_p4__0[0]),
        .O(\GradientValuesX_0_V_2_reg_846_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesX_0_V_2_reg_846[3]_i_1 
       (.I0(out_pix_4_fu_146_p2_carry_n_5),
        .I1(out_pix_4_fu_146_p2_carry__1_n_2),
        .I2(tmp_20_fu_164_p4__0[1]),
        .I3(tmp_20_fu_164_p4__0[0]),
        .O(\GradientValuesX_0_V_2_reg_846_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesX_0_V_2_reg_846[4]_i_1 
       (.I0(out_pix_4_fu_146_p2_carry_n_4),
        .I1(out_pix_4_fu_146_p2_carry__1_n_2),
        .I2(tmp_20_fu_164_p4__0[1]),
        .I3(tmp_20_fu_164_p4__0[0]),
        .O(\GradientValuesX_0_V_2_reg_846_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesX_0_V_2_reg_846[5]_i_1 
       (.I0(out_pix_4_fu_146_p2_carry__0_n_7),
        .I1(out_pix_4_fu_146_p2_carry__1_n_2),
        .I2(tmp_20_fu_164_p4__0[1]),
        .I3(tmp_20_fu_164_p4__0[0]),
        .O(\GradientValuesX_0_V_2_reg_846_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesX_0_V_2_reg_846[6]_i_1 
       (.I0(out_pix_4_fu_146_p2_carry__0_n_6),
        .I1(out_pix_4_fu_146_p2_carry__1_n_2),
        .I2(tmp_20_fu_164_p4__0[1]),
        .I3(tmp_20_fu_164_p4__0[0]),
        .O(\GradientValuesX_0_V_2_reg_846_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \GradientValuesX_0_V_2_reg_846[7]_i_1 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(tmp_20_fu_164_p4__0[0]),
        .I2(tmp_20_fu_164_p4__0[1]),
        .I3(out_pix_4_fu_146_p2_carry__1_n_2),
        .O(\GradientValuesX_0_V_2_reg_846_reg[7]_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesX_0_V_2_reg_846[7]_i_2 
       (.I0(out_pix_4_fu_146_p2_carry__0_n_5),
        .I1(out_pix_4_fu_146_p2_carry__1_n_2),
        .I2(tmp_20_fu_164_p4__0[1]),
        .I3(tmp_20_fu_164_p4__0[0]),
        .O(\GradientValuesX_0_V_2_reg_846_reg[7] ));
  CARRY4 \GradientValuesX_0_V_2_reg_846_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_0 ,\GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_1 ,\GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_2 ,\GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\src_buf1_V_reg_364_reg[7] [3:0]),
        .O({\GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_4 ,\GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_5 ,\GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_6 ,\GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_7 }),
        .S({\GradientValuesX_0_V_2_reg_846[0]_i_3_n_0 ,\GradientValuesX_0_V_2_reg_846[0]_i_4_n_0 ,\GradientValuesX_0_V_2_reg_846[0]_i_5_n_0 ,\GradientValuesX_0_V_2_reg_846[0]_i_6_n_0 }));
  CARRY4 out_pix_4_fu_146_p2_carry
       (.CI(1'b0),
        .CO({out_pix_4_fu_146_p2_carry_n_0,out_pix_4_fu_146_p2_carry_n_1,out_pix_4_fu_146_p2_carry_n_2,out_pix_4_fu_146_p2_carry_n_3}),
        .CYINIT(out_pix_4_fu_146_p2_carry_i_1_n_0),
        .DI({out_pix_4_fu_146_p2_carry_i_2_n_0,out_pix_4_fu_146_p2_carry_i_3_n_0,out_pix_4_fu_146_p2_carry_i_4_n_0,Q[0]}),
        .O({out_pix_4_fu_146_p2_carry_n_4,out_pix_4_fu_146_p2_carry_n_5,out_pix_4_fu_146_p2_carry_n_6,out_pix_4_fu_146_p2_carry_n_7}),
        .S({out_pix_4_fu_146_p2_carry_i_5_n_0,out_pix_4_fu_146_p2_carry_i_6_n_0,out_pix_4_fu_146_p2_carry_i_7_n_0,out_pix_4_fu_146_p2_carry_i_8_n_0}));
  CARRY4 out_pix_4_fu_146_p2_carry__0
       (.CI(out_pix_4_fu_146_p2_carry_n_0),
        .CO({out_pix_4_fu_146_p2_carry__0_n_0,out_pix_4_fu_146_p2_carry__0_n_1,out_pix_4_fu_146_p2_carry__0_n_2,out_pix_4_fu_146_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({out_pix_4_fu_146_p2_carry__0_i_1_n_7,out_pix_4_fu_146_p2_carry__0_i_2_n_0,out_pix_4_fu_146_p2_carry__0_i_3_n_0,out_pix_4_fu_146_p2_carry__0_i_4_n_0}),
        .O({tmp_20_fu_164_p4__0[0],out_pix_4_fu_146_p2_carry__0_n_5,out_pix_4_fu_146_p2_carry__0_n_6,out_pix_4_fu_146_p2_carry__0_n_7}),
        .S({out_pix_4_fu_146_p2_carry__0_i_5_n_0,out_pix_4_fu_146_p2_carry__0_i_6_n_0,out_pix_4_fu_146_p2_carry__0_i_7_n_0,out_pix_4_fu_146_p2_carry__0_i_8_n_0}));
  CARRY4 out_pix_4_fu_146_p2_carry__0_i_1
       (.CI(out_pix_4_fu_146_p2_carry_i_9_n_0),
        .CO(NLW_out_pix_4_fu_146_p2_carry__0_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_pix_4_fu_146_p2_carry__0_i_1_O_UNCONNECTED[3:1],out_pix_4_fu_146_p2_carry__0_i_1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'h00000001)) 
    out_pix_4_fu_146_p2_carry__0_i_10
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(out_pix_4_fu_146_p2_carry__0_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_4_fu_146_p2_carry__0_i_2
       (.I0(out_pix_4_fu_146_p2_carry_i_9_n_4),
        .O(out_pix_4_fu_146_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_4_fu_146_p2_carry__0_i_3
       (.I0(out_pix_4_fu_146_p2_carry_i_9_n_5),
        .O(out_pix_4_fu_146_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_4_fu_146_p2_carry__0_i_4
       (.I0(out_pix_4_fu_146_p2_carry_i_9_n_6),
        .O(out_pix_4_fu_146_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9969)) 
    out_pix_4_fu_146_p2_carry__0_i_5
       (.I0(out_pix_4_fu_146_p2_carry__0_i_1_n_7),
        .I1(Q[7]),
        .I2(out_pix_4_fu_146_p2_carry__0_i_9_n_0),
        .I3(Q[6]),
        .O(out_pix_4_fu_146_p2_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_4_fu_146_p2_carry__0_i_6
       (.I0(out_pix_4_fu_146_p2_carry_i_9_n_4),
        .I1(Q[6]),
        .I2(out_pix_4_fu_146_p2_carry__0_i_9_n_0),
        .O(out_pix_4_fu_146_p2_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_4_fu_146_p2_carry__0_i_7
       (.I0(out_pix_4_fu_146_p2_carry_i_9_n_5),
        .I1(Q[5]),
        .I2(out_pix_4_fu_146_p2_carry__0_i_10_n_0),
        .O(out_pix_4_fu_146_p2_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h6666666666666669)) 
    out_pix_4_fu_146_p2_carry__0_i_8
       (.I0(out_pix_4_fu_146_p2_carry_i_9_n_6),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(out_pix_4_fu_146_p2_carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    out_pix_4_fu_146_p2_carry__0_i_9
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(out_pix_4_fu_146_p2_carry__0_i_9_n_0));
  CARRY4 out_pix_4_fu_146_p2_carry__1
       (.CI(out_pix_4_fu_146_p2_carry__0_n_0),
        .CO({NLW_out_pix_4_fu_146_p2_carry__1_CO_UNCONNECTED[3:2],out_pix_4_fu_146_p2_carry__1_n_2,NLW_out_pix_4_fu_146_p2_carry__1_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_pix_4_fu_146_p2_carry__1_O_UNCONNECTED[3:1],tmp_20_fu_164_p4__0[1]}),
        .S({1'b0,1'b0,1'b1,out_pix_4_fu_146_p2_carry__1_i_1_n_0}));
  LUT3 #(
    .INIT(8'h04)) 
    out_pix_4_fu_146_p2_carry__1_i_1
       (.I0(Q[6]),
        .I1(out_pix_4_fu_146_p2_carry__0_i_9_n_0),
        .I2(Q[7]),
        .O(out_pix_4_fu_146_p2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_4_fu_146_p2_carry_i_1
       (.I0(\GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_7 ),
        .O(out_pix_4_fu_146_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_4_fu_146_p2_carry_i_10
       (.I0(\src_buf1_V_reg_364_reg[7] [7]),
        .I1(\src_buf3_V_reg_302_reg[7] [7]),
        .O(out_pix_4_fu_146_p2_carry_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_4_fu_146_p2_carry_i_11
       (.I0(\src_buf1_V_reg_364_reg[7] [6]),
        .I1(\src_buf3_V_reg_302_reg[7] [6]),
        .O(out_pix_4_fu_146_p2_carry_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_4_fu_146_p2_carry_i_12
       (.I0(\src_buf1_V_reg_364_reg[7] [5]),
        .I1(\src_buf3_V_reg_302_reg[7] [5]),
        .O(out_pix_4_fu_146_p2_carry_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_4_fu_146_p2_carry_i_13
       (.I0(\src_buf1_V_reg_364_reg[7] [4]),
        .I1(\src_buf3_V_reg_302_reg[7] [4]),
        .O(out_pix_4_fu_146_p2_carry_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_4_fu_146_p2_carry_i_2
       (.I0(out_pix_4_fu_146_p2_carry_i_9_n_7),
        .O(out_pix_4_fu_146_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_4_fu_146_p2_carry_i_3
       (.I0(\GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_4 ),
        .O(out_pix_4_fu_146_p2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_4_fu_146_p2_carry_i_4
       (.I0(\GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_5 ),
        .O(out_pix_4_fu_146_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h66666669)) 
    out_pix_4_fu_146_p2_carry_i_5
       (.I0(out_pix_4_fu_146_p2_carry_i_9_n_7),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(out_pix_4_fu_146_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h6669)) 
    out_pix_4_fu_146_p2_carry_i_6
       (.I0(\GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_4 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(out_pix_4_fu_146_p2_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    out_pix_4_fu_146_p2_carry_i_7
       (.I0(\GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_5 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(out_pix_4_fu_146_p2_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_4_fu_146_p2_carry_i_8
       (.I0(\GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_6 ),
        .I1(Q[0]),
        .O(out_pix_4_fu_146_p2_carry_i_8_n_0));
  CARRY4 out_pix_4_fu_146_p2_carry_i_9
       (.CI(\GradientValuesX_0_V_2_reg_846_reg[0]_i_2_n_0 ),
        .CO({out_pix_4_fu_146_p2_carry_i_9_n_0,out_pix_4_fu_146_p2_carry_i_9_n_1,out_pix_4_fu_146_p2_carry_i_9_n_2,out_pix_4_fu_146_p2_carry_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(\src_buf1_V_reg_364_reg[7] [7:4]),
        .O({out_pix_4_fu_146_p2_carry_i_9_n_4,out_pix_4_fu_146_p2_carry_i_9_n_5,out_pix_4_fu_146_p2_carry_i_9_n_6,out_pix_4_fu_146_p2_carry_i_9_n_7}),
        .S({out_pix_4_fu_146_p2_carry_i_10_n_0,out_pix_4_fu_146_p2_carry_i_11_n_0,out_pix_4_fu_146_p2_carry_i_12_n_0,out_pix_4_fu_146_p2_carry_i_13_n_0}));
endmodule

(* ORIG_REF_NAME = "xFGradientX3x3_0_0_s" *) 
module system_sobel_ip_0_1_xFGradientX3x3_0_0_s_20
   (\GradientValuesX_0_V_reg_836_reg[7] ,
    CO,
    \GradientValuesX_0_V_reg_836_reg[0] ,
    \GradientValuesX_0_V_reg_836_reg[1] ,
    \GradientValuesX_0_V_reg_836_reg[2] ,
    \GradientValuesX_0_V_reg_836_reg[3] ,
    \GradientValuesX_0_V_reg_836_reg[4] ,
    \GradientValuesX_0_V_reg_836_reg[5] ,
    \GradientValuesX_0_V_reg_836_reg[6] ,
    \GradientValuesX_0_V_reg_836_reg[7]_0 ,
    \GradientValuesX_0_V_reg_836_reg[7]_1 ,
    \GradientValuesX_0_V_reg_836_reg[7]_2 ,
    DI,
    S,
    \src_buf2_V_reg_326_reg[6] ,
    \src_buf2_0_V_reg_314_reg[7] ,
    \src_buf2_V_reg_326_reg[7] ,
    D,
    ram_reg,
    ram_reg_0,
    ap_phi_mux_src_buf1_V_phi_fu_368_p4,
    \src_buf1_0_V_reg_352_reg[7] ,
    ram_reg_1,
    \src_buf1_0_V_reg_352_reg[7]_0 ,
    tmp_9_reg_772_pp1_iter3_reg,
    ap_block_pp1_stage0_subdone,
    \src_buf1_V_reg_364_reg[7] ,
    Q,
    tmp_9_reg_772_pp1_iter4_reg,
    ap_enable_reg_pp1_iter5_reg,
    \src_buf3_V_reg_302_reg[7] ,
    \src_buf3_0_V_reg_339_reg[7] );
  output [0:0]\GradientValuesX_0_V_reg_836_reg[7] ;
  output [0:0]CO;
  output \GradientValuesX_0_V_reg_836_reg[0] ;
  output \GradientValuesX_0_V_reg_836_reg[1] ;
  output \GradientValuesX_0_V_reg_836_reg[2] ;
  output \GradientValuesX_0_V_reg_836_reg[3] ;
  output \GradientValuesX_0_V_reg_836_reg[4] ;
  output \GradientValuesX_0_V_reg_836_reg[5] ;
  output \GradientValuesX_0_V_reg_836_reg[6] ;
  output \GradientValuesX_0_V_reg_836_reg[7]_0 ;
  output \GradientValuesX_0_V_reg_836_reg[7]_1 ;
  output [3:0]\GradientValuesX_0_V_reg_836_reg[7]_2 ;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]\src_buf2_V_reg_326_reg[6] ;
  input [3:0]\src_buf2_0_V_reg_314_reg[7] ;
  input [0:0]\src_buf2_V_reg_326_reg[7] ;
  input [7:0]D;
  input [3:0]ram_reg;
  input [3:0]ram_reg_0;
  input [3:0]ap_phi_mux_src_buf1_V_phi_fu_368_p4;
  input [0:0]\src_buf1_0_V_reg_352_reg[7] ;
  input [0:0]ram_reg_1;
  input [3:0]\src_buf1_0_V_reg_352_reg[7]_0 ;
  input tmp_9_reg_772_pp1_iter3_reg;
  input ap_block_pp1_stage0_subdone;
  input [7:0]\src_buf1_V_reg_364_reg[7] ;
  input [7:0]Q;
  input tmp_9_reg_772_pp1_iter4_reg;
  input ap_enable_reg_pp1_iter5_reg;
  input [7:0]\src_buf3_V_reg_302_reg[7] ;
  input [7:0]\src_buf3_0_V_reg_339_reg[7] ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [2:0]DI;
  wire \GradientValuesX_0_V_reg_836_reg[0] ;
  wire \GradientValuesX_0_V_reg_836_reg[1] ;
  wire \GradientValuesX_0_V_reg_836_reg[2] ;
  wire \GradientValuesX_0_V_reg_836_reg[3] ;
  wire \GradientValuesX_0_V_reg_836_reg[4] ;
  wire \GradientValuesX_0_V_reg_836_reg[5] ;
  wire \GradientValuesX_0_V_reg_836_reg[6] ;
  wire [0:0]\GradientValuesX_0_V_reg_836_reg[7] ;
  wire \GradientValuesX_0_V_reg_836_reg[7]_0 ;
  wire \GradientValuesX_0_V_reg_836_reg[7]_1 ;
  wire [3:0]\GradientValuesX_0_V_reg_836_reg[7]_2 ;
  wire [7:0]Q;
  wire [3:0]S;
  wire ap_block_pp1_stage0_subdone;
  wire ap_enable_reg_pp1_iter5_reg;
  wire [3:0]ap_phi_mux_src_buf1_V_phi_fu_368_p4;
  wire out_pix_4_fu_146_p2__23_carry__0_i_1_n_0;
  wire out_pix_4_fu_146_p2__23_carry__0_i_2_n_0;
  wire out_pix_4_fu_146_p2__23_carry__0_i_3_n_0;
  wire out_pix_4_fu_146_p2__23_carry__0_i_4_n_0;
  wire out_pix_4_fu_146_p2__23_carry__0_i_5_n_0;
  wire out_pix_4_fu_146_p2__23_carry__0_i_6_n_0;
  wire out_pix_4_fu_146_p2__23_carry__0_i_7_n_0;
  wire out_pix_4_fu_146_p2__23_carry__0_i_8_n_0;
  wire out_pix_4_fu_146_p2__23_carry__0_n_0;
  wire out_pix_4_fu_146_p2__23_carry__0_n_1;
  wire out_pix_4_fu_146_p2__23_carry__0_n_2;
  wire out_pix_4_fu_146_p2__23_carry__0_n_3;
  wire out_pix_4_fu_146_p2__23_carry__0_n_4;
  wire out_pix_4_fu_146_p2__23_carry__0_n_5;
  wire out_pix_4_fu_146_p2__23_carry__0_n_6;
  wire out_pix_4_fu_146_p2__23_carry__0_n_7;
  wire out_pix_4_fu_146_p2__23_carry__1_i_1_n_0;
  wire out_pix_4_fu_146_p2__23_carry__1_i_2_n_0;
  wire out_pix_4_fu_146_p2__23_carry__1_i_3_n_0;
  wire out_pix_4_fu_146_p2__23_carry__1_i_4_n_0;
  wire out_pix_4_fu_146_p2__23_carry__1_n_1;
  wire out_pix_4_fu_146_p2__23_carry__1_n_3;
  wire out_pix_4_fu_146_p2__23_carry_i_13_n_0;
  wire out_pix_4_fu_146_p2__23_carry_i_14_n_0;
  wire out_pix_4_fu_146_p2__23_carry_i_15_n_0;
  wire out_pix_4_fu_146_p2__23_carry_i_16_n_0;
  wire out_pix_4_fu_146_p2__23_carry_i_1_n_0;
  wire out_pix_4_fu_146_p2__23_carry_i_2_n_0;
  wire out_pix_4_fu_146_p2__23_carry_i_4_n_1;
  wire out_pix_4_fu_146_p2__23_carry_i_4_n_2;
  wire out_pix_4_fu_146_p2__23_carry_i_4_n_3;
  wire out_pix_4_fu_146_p2__23_carry_i_4_n_4;
  wire out_pix_4_fu_146_p2__23_carry_i_4_n_5;
  wire out_pix_4_fu_146_p2__23_carry_i_4_n_6;
  wire out_pix_4_fu_146_p2__23_carry_i_4_n_7;
  wire out_pix_4_fu_146_p2__23_carry_i_5_n_0;
  wire out_pix_4_fu_146_p2__23_carry_i_6_n_0;
  wire out_pix_4_fu_146_p2__23_carry_i_7_n_0;
  wire out_pix_4_fu_146_p2__23_carry_i_8_n_0;
  wire out_pix_4_fu_146_p2__23_carry_n_0;
  wire out_pix_4_fu_146_p2__23_carry_n_1;
  wire out_pix_4_fu_146_p2__23_carry_n_2;
  wire out_pix_4_fu_146_p2__23_carry_n_3;
  wire out_pix_4_fu_146_p2__23_carry_n_4;
  wire out_pix_4_fu_146_p2__23_carry_n_5;
  wire out_pix_4_fu_146_p2__23_carry_n_6;
  wire out_pix_4_fu_146_p2__23_carry_n_7;
  wire out_pix_4_fu_146_p2_carry__0_n_1;
  wire out_pix_4_fu_146_p2_carry__0_n_2;
  wire out_pix_4_fu_146_p2_carry__0_n_3;
  wire out_pix_4_fu_146_p2_carry_n_0;
  wire out_pix_4_fu_146_p2_carry_n_1;
  wire out_pix_4_fu_146_p2_carry_n_2;
  wire out_pix_4_fu_146_p2_carry_n_3;
  wire [9:1]out_pix_fu_130_p2;
  wire out_pix_fu_130_p2_carry__0_n_0;
  wire out_pix_fu_130_p2_carry__0_n_1;
  wire out_pix_fu_130_p2_carry__0_n_2;
  wire out_pix_fu_130_p2_carry__0_n_3;
  wire out_pix_fu_130_p2_carry_n_0;
  wire out_pix_fu_130_p2_carry_n_1;
  wire out_pix_fu_130_p2_carry_n_2;
  wire out_pix_fu_130_p2_carry_n_3;
  wire [0:0]p_0_in;
  wire [7:0]p_0_in1_in;
  wire [3:0]ram_reg;
  wire [3:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [0:0]\src_buf1_0_V_reg_352_reg[7] ;
  wire [3:0]\src_buf1_0_V_reg_352_reg[7]_0 ;
  wire [7:0]\src_buf1_V_reg_364_reg[7] ;
  wire [3:0]\src_buf2_0_V_reg_314_reg[7] ;
  wire [3:0]\src_buf2_V_reg_326_reg[6] ;
  wire [0:0]\src_buf2_V_reg_326_reg[7] ;
  wire [7:0]\src_buf3_0_V_reg_339_reg[7] ;
  wire [7:0]\src_buf3_V_reg_302_reg[7] ;
  wire [1:0]tmp_20_fu_164_p4;
  wire tmp_9_reg_772_pp1_iter3_reg;
  wire tmp_9_reg_772_pp1_iter4_reg;
  wire [3:1]NLW_out_pix_4_fu_146_p2__23_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_out_pix_4_fu_146_p2__23_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_out_pix_fu_130_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_out_pix_fu_130_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesX_0_V_reg_836[0]_i_1 
       (.I0(out_pix_4_fu_146_p2__23_carry_n_7),
        .I1(out_pix_4_fu_146_p2__23_carry__1_n_1),
        .I2(tmp_20_fu_164_p4[1]),
        .I3(tmp_20_fu_164_p4[0]),
        .O(\GradientValuesX_0_V_reg_836_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesX_0_V_reg_836[1]_i_1 
       (.I0(out_pix_4_fu_146_p2__23_carry_n_6),
        .I1(out_pix_4_fu_146_p2__23_carry__1_n_1),
        .I2(tmp_20_fu_164_p4[1]),
        .I3(tmp_20_fu_164_p4[0]),
        .O(\GradientValuesX_0_V_reg_836_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesX_0_V_reg_836[2]_i_1 
       (.I0(out_pix_4_fu_146_p2__23_carry_n_5),
        .I1(out_pix_4_fu_146_p2__23_carry__1_n_1),
        .I2(tmp_20_fu_164_p4[1]),
        .I3(tmp_20_fu_164_p4[0]),
        .O(\GradientValuesX_0_V_reg_836_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesX_0_V_reg_836[3]_i_1 
       (.I0(out_pix_4_fu_146_p2__23_carry_n_4),
        .I1(out_pix_4_fu_146_p2__23_carry__1_n_1),
        .I2(tmp_20_fu_164_p4[1]),
        .I3(tmp_20_fu_164_p4[0]),
        .O(\GradientValuesX_0_V_reg_836_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesX_0_V_reg_836[4]_i_1 
       (.I0(out_pix_4_fu_146_p2__23_carry__0_n_7),
        .I1(out_pix_4_fu_146_p2__23_carry__1_n_1),
        .I2(tmp_20_fu_164_p4[1]),
        .I3(tmp_20_fu_164_p4[0]),
        .O(\GradientValuesX_0_V_reg_836_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesX_0_V_reg_836[5]_i_1 
       (.I0(out_pix_4_fu_146_p2__23_carry__0_n_6),
        .I1(out_pix_4_fu_146_p2__23_carry__1_n_1),
        .I2(tmp_20_fu_164_p4[1]),
        .I3(tmp_20_fu_164_p4[0]),
        .O(\GradientValuesX_0_V_reg_836_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesX_0_V_reg_836[6]_i_1 
       (.I0(out_pix_4_fu_146_p2__23_carry__0_n_5),
        .I1(out_pix_4_fu_146_p2__23_carry__1_n_1),
        .I2(tmp_20_fu_164_p4[1]),
        .I3(tmp_20_fu_164_p4[0]),
        .O(\GradientValuesX_0_V_reg_836_reg[6] ));
  LUT5 #(
    .INIT(32'h22200000)) 
    \GradientValuesX_0_V_reg_836[7]_i_1 
       (.I0(tmp_9_reg_772_pp1_iter3_reg),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(tmp_20_fu_164_p4[0]),
        .I3(tmp_20_fu_164_p4[1]),
        .I4(out_pix_4_fu_146_p2__23_carry__1_n_1),
        .O(\GradientValuesX_0_V_reg_836_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesX_0_V_reg_836[7]_i_3 
       (.I0(out_pix_4_fu_146_p2__23_carry__0_n_4),
        .I1(out_pix_4_fu_146_p2__23_carry__1_n_1),
        .I2(tmp_20_fu_164_p4[1]),
        .I3(tmp_20_fu_164_p4[0]),
        .O(\GradientValuesX_0_V_reg_836_reg[7]_0 ));
  CARRY4 out_pix_4_fu_146_p2__23_carry
       (.CI(1'b0),
        .CO({out_pix_4_fu_146_p2__23_carry_n_0,out_pix_4_fu_146_p2__23_carry_n_1,out_pix_4_fu_146_p2__23_carry_n_2,out_pix_4_fu_146_p2__23_carry_n_3}),
        .CYINIT(1'b0),
        .DI({out_pix_4_fu_146_p2__23_carry_i_1_n_0,out_pix_4_fu_146_p2__23_carry_i_2_n_0,p_0_in,out_pix_4_fu_146_p2__23_carry_i_4_n_7}),
        .O({out_pix_4_fu_146_p2__23_carry_n_4,out_pix_4_fu_146_p2__23_carry_n_5,out_pix_4_fu_146_p2__23_carry_n_6,out_pix_4_fu_146_p2__23_carry_n_7}),
        .S({out_pix_4_fu_146_p2__23_carry_i_5_n_0,out_pix_4_fu_146_p2__23_carry_i_6_n_0,out_pix_4_fu_146_p2__23_carry_i_7_n_0,out_pix_4_fu_146_p2__23_carry_i_8_n_0}));
  CARRY4 out_pix_4_fu_146_p2__23_carry__0
       (.CI(out_pix_4_fu_146_p2__23_carry_n_0),
        .CO({out_pix_4_fu_146_p2__23_carry__0_n_0,out_pix_4_fu_146_p2__23_carry__0_n_1,out_pix_4_fu_146_p2__23_carry__0_n_2,out_pix_4_fu_146_p2__23_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({out_pix_4_fu_146_p2__23_carry__0_i_1_n_0,out_pix_4_fu_146_p2__23_carry__0_i_2_n_0,out_pix_4_fu_146_p2__23_carry__0_i_3_n_0,out_pix_4_fu_146_p2__23_carry__0_i_4_n_0}),
        .O({out_pix_4_fu_146_p2__23_carry__0_n_4,out_pix_4_fu_146_p2__23_carry__0_n_5,out_pix_4_fu_146_p2__23_carry__0_n_6,out_pix_4_fu_146_p2__23_carry__0_n_7}),
        .S({out_pix_4_fu_146_p2__23_carry__0_i_5_n_0,out_pix_4_fu_146_p2__23_carry__0_i_6_n_0,out_pix_4_fu_146_p2__23_carry__0_i_7_n_0,out_pix_4_fu_146_p2__23_carry__0_i_8_n_0}));
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_4_fu_146_p2__23_carry__0_i_1
       (.I0(\src_buf1_0_V_reg_352_reg[7]_0 [2]),
        .I1(out_pix_fu_130_p2[6]),
        .I2(p_0_in1_in[6]),
        .O(out_pix_4_fu_146_p2__23_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h35553AAAC555CAAA)) 
    out_pix_4_fu_146_p2__23_carry__0_i_14
       (.I0(\src_buf1_V_reg_364_reg[7] [7]),
        .I1(Q[7]),
        .I2(tmp_9_reg_772_pp1_iter4_reg),
        .I3(ap_enable_reg_pp1_iter5_reg),
        .I4(\src_buf3_V_reg_302_reg[7] [7]),
        .I5(\src_buf3_0_V_reg_339_reg[7] [7]),
        .O(\GradientValuesX_0_V_reg_836_reg[7]_2 [3]));
  LUT6 #(
    .INIT(64'h35553AAAC555CAAA)) 
    out_pix_4_fu_146_p2__23_carry__0_i_15
       (.I0(\src_buf1_V_reg_364_reg[7] [6]),
        .I1(Q[6]),
        .I2(tmp_9_reg_772_pp1_iter4_reg),
        .I3(ap_enable_reg_pp1_iter5_reg),
        .I4(\src_buf3_V_reg_302_reg[7] [6]),
        .I5(\src_buf3_0_V_reg_339_reg[7] [6]),
        .O(\GradientValuesX_0_V_reg_836_reg[7]_2 [2]));
  LUT6 #(
    .INIT(64'h35553AAAC555CAAA)) 
    out_pix_4_fu_146_p2__23_carry__0_i_16
       (.I0(\src_buf1_V_reg_364_reg[7] [5]),
        .I1(Q[5]),
        .I2(tmp_9_reg_772_pp1_iter4_reg),
        .I3(ap_enable_reg_pp1_iter5_reg),
        .I4(\src_buf3_V_reg_302_reg[7] [5]),
        .I5(\src_buf3_0_V_reg_339_reg[7] [5]),
        .O(\GradientValuesX_0_V_reg_836_reg[7]_2 [1]));
  LUT6 #(
    .INIT(64'h35553AAAC555CAAA)) 
    out_pix_4_fu_146_p2__23_carry__0_i_17
       (.I0(\src_buf1_V_reg_364_reg[7] [4]),
        .I1(Q[4]),
        .I2(tmp_9_reg_772_pp1_iter4_reg),
        .I3(ap_enable_reg_pp1_iter5_reg),
        .I4(\src_buf3_V_reg_302_reg[7] [4]),
        .I5(\src_buf3_0_V_reg_339_reg[7] [4]),
        .O(\GradientValuesX_0_V_reg_836_reg[7]_2 [0]));
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_4_fu_146_p2__23_carry__0_i_2
       (.I0(\src_buf1_0_V_reg_352_reg[7]_0 [1]),
        .I1(out_pix_fu_130_p2[5]),
        .I2(p_0_in1_in[5]),
        .O(out_pix_4_fu_146_p2__23_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_4_fu_146_p2__23_carry__0_i_3
       (.I0(\src_buf1_0_V_reg_352_reg[7]_0 [0]),
        .I1(out_pix_fu_130_p2[4]),
        .I2(p_0_in1_in[4]),
        .O(out_pix_4_fu_146_p2__23_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_4_fu_146_p2__23_carry__0_i_4
       (.I0(out_pix_4_fu_146_p2__23_carry_i_4_n_4),
        .I1(out_pix_fu_130_p2[3]),
        .I2(p_0_in1_in[3]),
        .O(out_pix_4_fu_146_p2__23_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_4_fu_146_p2__23_carry__0_i_5
       (.I0(\src_buf1_0_V_reg_352_reg[7]_0 [3]),
        .I1(out_pix_fu_130_p2[7]),
        .I2(p_0_in1_in[7]),
        .I3(out_pix_4_fu_146_p2__23_carry__0_i_1_n_0),
        .O(out_pix_4_fu_146_p2__23_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_4_fu_146_p2__23_carry__0_i_6
       (.I0(\src_buf1_0_V_reg_352_reg[7]_0 [2]),
        .I1(out_pix_fu_130_p2[6]),
        .I2(p_0_in1_in[6]),
        .I3(out_pix_4_fu_146_p2__23_carry__0_i_2_n_0),
        .O(out_pix_4_fu_146_p2__23_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_4_fu_146_p2__23_carry__0_i_7
       (.I0(\src_buf1_0_V_reg_352_reg[7]_0 [1]),
        .I1(out_pix_fu_130_p2[5]),
        .I2(p_0_in1_in[5]),
        .I3(out_pix_4_fu_146_p2__23_carry__0_i_3_n_0),
        .O(out_pix_4_fu_146_p2__23_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_4_fu_146_p2__23_carry__0_i_8
       (.I0(\src_buf1_0_V_reg_352_reg[7]_0 [0]),
        .I1(out_pix_fu_130_p2[4]),
        .I2(p_0_in1_in[4]),
        .I3(out_pix_4_fu_146_p2__23_carry__0_i_4_n_0),
        .O(out_pix_4_fu_146_p2__23_carry__0_i_8_n_0));
  CARRY4 out_pix_4_fu_146_p2__23_carry__1
       (.CI(out_pix_4_fu_146_p2__23_carry__0_n_0),
        .CO({NLW_out_pix_4_fu_146_p2__23_carry__1_CO_UNCONNECTED[3],out_pix_4_fu_146_p2__23_carry__1_n_1,NLW_out_pix_4_fu_146_p2__23_carry__1_CO_UNCONNECTED[1],out_pix_4_fu_146_p2__23_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_pix_4_fu_146_p2__23_carry__1_i_1_n_0,out_pix_4_fu_146_p2__23_carry__1_i_2_n_0}),
        .O({NLW_out_pix_4_fu_146_p2__23_carry__1_O_UNCONNECTED[3:2],tmp_20_fu_164_p4}),
        .S({1'b0,1'b1,out_pix_4_fu_146_p2__23_carry__1_i_3_n_0,out_pix_4_fu_146_p2__23_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_4_fu_146_p2__23_carry__1_i_1
       (.I0(\src_buf1_0_V_reg_352_reg[7] ),
        .I1(out_pix_fu_130_p2[8]),
        .I2(ram_reg_1),
        .O(out_pix_4_fu_146_p2__23_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_4_fu_146_p2__23_carry__1_i_2
       (.I0(\src_buf1_0_V_reg_352_reg[7]_0 [3]),
        .I1(out_pix_fu_130_p2[7]),
        .I2(p_0_in1_in[7]),
        .O(out_pix_4_fu_146_p2__23_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h8E71)) 
    out_pix_4_fu_146_p2__23_carry__1_i_3
       (.I0(ram_reg_1),
        .I1(out_pix_fu_130_p2[8]),
        .I2(\src_buf1_0_V_reg_352_reg[7] ),
        .I3(out_pix_fu_130_p2[9]),
        .O(out_pix_4_fu_146_p2__23_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_4_fu_146_p2__23_carry__1_i_4
       (.I0(out_pix_4_fu_146_p2__23_carry__1_i_2_n_0),
        .I1(\src_buf1_0_V_reg_352_reg[7] ),
        .I2(out_pix_fu_130_p2[8]),
        .I3(ram_reg_1),
        .O(out_pix_4_fu_146_p2__23_carry__1_i_4_n_0));
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_4_fu_146_p2__23_carry_i_1
       (.I0(out_pix_4_fu_146_p2__23_carry_i_4_n_5),
        .I1(out_pix_fu_130_p2[2]),
        .I2(p_0_in1_in[2]),
        .O(out_pix_4_fu_146_p2__23_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h35553AAAC555CAAA)) 
    out_pix_4_fu_146_p2__23_carry_i_13
       (.I0(\src_buf1_V_reg_364_reg[7] [3]),
        .I1(Q[3]),
        .I2(tmp_9_reg_772_pp1_iter4_reg),
        .I3(ap_enable_reg_pp1_iter5_reg),
        .I4(\src_buf3_V_reg_302_reg[7] [3]),
        .I5(\src_buf3_0_V_reg_339_reg[7] [3]),
        .O(out_pix_4_fu_146_p2__23_carry_i_13_n_0));
  LUT6 #(
    .INIT(64'h35553AAAC555CAAA)) 
    out_pix_4_fu_146_p2__23_carry_i_14
       (.I0(\src_buf1_V_reg_364_reg[7] [2]),
        .I1(Q[2]),
        .I2(tmp_9_reg_772_pp1_iter4_reg),
        .I3(ap_enable_reg_pp1_iter5_reg),
        .I4(\src_buf3_V_reg_302_reg[7] [2]),
        .I5(\src_buf3_0_V_reg_339_reg[7] [2]),
        .O(out_pix_4_fu_146_p2__23_carry_i_14_n_0));
  LUT6 #(
    .INIT(64'h35553AAAC555CAAA)) 
    out_pix_4_fu_146_p2__23_carry_i_15
       (.I0(\src_buf1_V_reg_364_reg[7] [1]),
        .I1(Q[1]),
        .I2(tmp_9_reg_772_pp1_iter4_reg),
        .I3(ap_enable_reg_pp1_iter5_reg),
        .I4(\src_buf3_V_reg_302_reg[7] [1]),
        .I5(\src_buf3_0_V_reg_339_reg[7] [1]),
        .O(out_pix_4_fu_146_p2__23_carry_i_15_n_0));
  LUT6 #(
    .INIT(64'h35553AAAC555CAAA)) 
    out_pix_4_fu_146_p2__23_carry_i_16
       (.I0(\src_buf1_V_reg_364_reg[7] [0]),
        .I1(Q[0]),
        .I2(tmp_9_reg_772_pp1_iter4_reg),
        .I3(ap_enable_reg_pp1_iter5_reg),
        .I4(\src_buf3_V_reg_302_reg[7] [0]),
        .I5(\src_buf3_0_V_reg_339_reg[7] [0]),
        .O(out_pix_4_fu_146_p2__23_carry_i_16_n_0));
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_4_fu_146_p2__23_carry_i_2
       (.I0(out_pix_4_fu_146_p2__23_carry_i_4_n_6),
        .I1(out_pix_fu_130_p2[1]),
        .I2(p_0_in1_in[1]),
        .O(out_pix_4_fu_146_p2__23_carry_i_2_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_4_fu_146_p2__23_carry_i_3
       (.I0(out_pix_4_fu_146_p2__23_carry_i_4_n_7),
        .O(p_0_in));
  CARRY4 out_pix_4_fu_146_p2__23_carry_i_4
       (.CI(1'b0),
        .CO({CO,out_pix_4_fu_146_p2__23_carry_i_4_n_1,out_pix_4_fu_146_p2__23_carry_i_4_n_2,out_pix_4_fu_146_p2__23_carry_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(ap_phi_mux_src_buf1_V_phi_fu_368_p4),
        .O({out_pix_4_fu_146_p2__23_carry_i_4_n_4,out_pix_4_fu_146_p2__23_carry_i_4_n_5,out_pix_4_fu_146_p2__23_carry_i_4_n_6,out_pix_4_fu_146_p2__23_carry_i_4_n_7}),
        .S({out_pix_4_fu_146_p2__23_carry_i_13_n_0,out_pix_4_fu_146_p2__23_carry_i_14_n_0,out_pix_4_fu_146_p2__23_carry_i_15_n_0,out_pix_4_fu_146_p2__23_carry_i_16_n_0}));
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_4_fu_146_p2__23_carry_i_5
       (.I0(out_pix_4_fu_146_p2__23_carry_i_4_n_4),
        .I1(out_pix_fu_130_p2[3]),
        .I2(p_0_in1_in[3]),
        .I3(out_pix_4_fu_146_p2__23_carry_i_1_n_0),
        .O(out_pix_4_fu_146_p2__23_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_4_fu_146_p2__23_carry_i_6
       (.I0(out_pix_4_fu_146_p2__23_carry_i_4_n_5),
        .I1(out_pix_fu_130_p2[2]),
        .I2(p_0_in1_in[2]),
        .I3(out_pix_4_fu_146_p2__23_carry_i_2_n_0),
        .O(out_pix_4_fu_146_p2__23_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_4_fu_146_p2__23_carry_i_7
       (.I0(out_pix_4_fu_146_p2__23_carry_i_4_n_6),
        .I1(out_pix_fu_130_p2[1]),
        .I2(p_0_in1_in[1]),
        .I3(p_0_in),
        .O(out_pix_4_fu_146_p2__23_carry_i_7_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_4_fu_146_p2__23_carry_i_8
       (.I0(out_pix_4_fu_146_p2__23_carry_i_4_n_7),
        .I1(p_0_in1_in[0]),
        .O(out_pix_4_fu_146_p2__23_carry_i_8_n_0));
  CARRY4 out_pix_4_fu_146_p2_carry
       (.CI(1'b0),
        .CO({out_pix_4_fu_146_p2_carry_n_0,out_pix_4_fu_146_p2_carry_n_1,out_pix_4_fu_146_p2_carry_n_2,out_pix_4_fu_146_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(D[3:0]),
        .O(p_0_in1_in[3:0]),
        .S(ram_reg));
  CARRY4 out_pix_4_fu_146_p2_carry__0
       (.CI(out_pix_4_fu_146_p2_carry_n_0),
        .CO({\GradientValuesX_0_V_reg_836_reg[7] ,out_pix_4_fu_146_p2_carry__0_n_1,out_pix_4_fu_146_p2_carry__0_n_2,out_pix_4_fu_146_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(D[7:4]),
        .O(p_0_in1_in[7:4]),
        .S(ram_reg_0));
  CARRY4 out_pix_fu_130_p2_carry
       (.CI(1'b0),
        .CO({out_pix_fu_130_p2_carry_n_0,out_pix_fu_130_p2_carry_n_1,out_pix_fu_130_p2_carry_n_2,out_pix_fu_130_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O(out_pix_fu_130_p2[4:1]),
        .S(S));
  CARRY4 out_pix_fu_130_p2_carry__0
       (.CI(out_pix_fu_130_p2_carry_n_0),
        .CO({out_pix_fu_130_p2_carry__0_n_0,out_pix_fu_130_p2_carry__0_n_1,out_pix_fu_130_p2_carry__0_n_2,out_pix_fu_130_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\src_buf2_V_reg_326_reg[6] ),
        .O(out_pix_fu_130_p2[8:5]),
        .S(\src_buf2_0_V_reg_314_reg[7] ));
  CARRY4 out_pix_fu_130_p2_carry__1
       (.CI(out_pix_fu_130_p2_carry__0_n_0),
        .CO(NLW_out_pix_fu_130_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_pix_fu_130_p2_carry__1_O_UNCONNECTED[3:1],out_pix_fu_130_p2[9]}),
        .S({1'b0,1'b0,1'b0,\src_buf2_V_reg_326_reg[7] }));
endmodule

module system_sobel_ip_0_1_xFGradientY3x3_0_0_s
   (\GradientValuesY_0_V_2_reg_851_reg[0] ,
    \GradientValuesY_0_V_2_reg_851_reg[1] ,
    \GradientValuesY_0_V_2_reg_851_reg[2] ,
    \GradientValuesY_0_V_2_reg_851_reg[3] ,
    \GradientValuesY_0_V_2_reg_851_reg[4] ,
    \GradientValuesY_0_V_2_reg_851_reg[5] ,
    \GradientValuesY_0_V_2_reg_851_reg[6] ,
    \GradientValuesY_0_V_2_reg_851_reg[7] ,
    \GradientValuesY_0_V_2_reg_851_reg[7]_0 ,
    Q,
    \src_buf3_V_reg_302_reg[7] ,
    \src_buf1_0_V_reg_352_reg[7] ,
    \src_buf3_0_V_reg_339_reg[7] ,
    \ap_CS_fsm_reg[5] );
  output \GradientValuesY_0_V_2_reg_851_reg[0] ;
  output \GradientValuesY_0_V_2_reg_851_reg[1] ;
  output \GradientValuesY_0_V_2_reg_851_reg[2] ;
  output \GradientValuesY_0_V_2_reg_851_reg[3] ;
  output \GradientValuesY_0_V_2_reg_851_reg[4] ;
  output \GradientValuesY_0_V_2_reg_851_reg[5] ;
  output \GradientValuesY_0_V_2_reg_851_reg[6] ;
  output \GradientValuesY_0_V_2_reg_851_reg[7] ;
  output \GradientValuesY_0_V_2_reg_851_reg[7]_0 ;
  input [7:0]Q;
  input [7:0]\src_buf3_V_reg_302_reg[7] ;
  input [7:0]\src_buf1_0_V_reg_352_reg[7] ;
  input [7:0]\src_buf3_0_V_reg_339_reg[7] ;
  input [0:0]\ap_CS_fsm_reg[5] ;

  wire \GradientValuesY_0_V_2_reg_851_reg[0] ;
  wire \GradientValuesY_0_V_2_reg_851_reg[1] ;
  wire \GradientValuesY_0_V_2_reg_851_reg[2] ;
  wire \GradientValuesY_0_V_2_reg_851_reg[3] ;
  wire \GradientValuesY_0_V_2_reg_851_reg[4] ;
  wire \GradientValuesY_0_V_2_reg_851_reg[5] ;
  wire \GradientValuesY_0_V_2_reg_851_reg[6] ;
  wire \GradientValuesY_0_V_2_reg_851_reg[7] ;
  wire \GradientValuesY_0_V_2_reg_851_reg[7]_0 ;
  wire [7:0]Q;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire out_pix_2_fu_146_p2_carry__0_i_1__0_n_0;
  wire out_pix_2_fu_146_p2_carry__0_i_2__0_n_0;
  wire out_pix_2_fu_146_p2_carry__0_i_3__0_n_0;
  wire out_pix_2_fu_146_p2_carry__0_i_4__0_n_0;
  wire out_pix_2_fu_146_p2_carry__0_i_5__0_n_0;
  wire out_pix_2_fu_146_p2_carry__0_i_6__0_n_0;
  wire out_pix_2_fu_146_p2_carry__0_i_7__0_n_0;
  wire out_pix_2_fu_146_p2_carry__0_i_8__0_n_0;
  wire out_pix_2_fu_146_p2_carry__0_n_0;
  wire out_pix_2_fu_146_p2_carry__0_n_1;
  wire out_pix_2_fu_146_p2_carry__0_n_2;
  wire out_pix_2_fu_146_p2_carry__0_n_3;
  wire out_pix_2_fu_146_p2_carry__0_n_4;
  wire out_pix_2_fu_146_p2_carry__0_n_5;
  wire out_pix_2_fu_146_p2_carry__0_n_6;
  wire out_pix_2_fu_146_p2_carry__0_n_7;
  wire out_pix_2_fu_146_p2_carry__1_i_1_n_0;
  wire out_pix_2_fu_146_p2_carry__1_i_2_n_0;
  wire out_pix_2_fu_146_p2_carry__1_i_3_n_0;
  wire out_pix_2_fu_146_p2_carry__1_n_1;
  wire out_pix_2_fu_146_p2_carry__1_n_3;
  wire out_pix_2_fu_146_p2_carry_i_1__0_n_0;
  wire out_pix_2_fu_146_p2_carry_i_2__0_n_0;
  wire out_pix_2_fu_146_p2_carry_i_3__0_n_0;
  wire out_pix_2_fu_146_p2_carry_i_4__0_n_0;
  wire out_pix_2_fu_146_p2_carry_i_5__0_n_0;
  wire out_pix_2_fu_146_p2_carry_i_6__0_n_0;
  wire out_pix_2_fu_146_p2_carry_i_7__0_n_0;
  wire out_pix_2_fu_146_p2_carry_n_0;
  wire out_pix_2_fu_146_p2_carry_n_1;
  wire out_pix_2_fu_146_p2_carry_n_2;
  wire out_pix_2_fu_146_p2_carry_n_3;
  wire out_pix_2_fu_146_p2_carry_n_4;
  wire out_pix_2_fu_146_p2_carry_n_5;
  wire out_pix_2_fu_146_p2_carry_n_6;
  wire out_pix_fu_130_p2_carry__0_i_1__1_n_0;
  wire out_pix_fu_130_p2_carry__0_i_2__1_n_0;
  wire out_pix_fu_130_p2_carry__0_i_3__1_n_0;
  wire out_pix_fu_130_p2_carry__0_i_4__1_n_0;
  wire out_pix_fu_130_p2_carry__0_i_5__1_n_0;
  wire out_pix_fu_130_p2_carry__0_i_6__1_n_0;
  wire out_pix_fu_130_p2_carry__0_i_7__1_n_0;
  wire out_pix_fu_130_p2_carry__0_i_8__1_n_0;
  wire out_pix_fu_130_p2_carry__0_n_0;
  wire out_pix_fu_130_p2_carry__0_n_1;
  wire out_pix_fu_130_p2_carry__0_n_2;
  wire out_pix_fu_130_p2_carry__0_n_3;
  wire out_pix_fu_130_p2_carry__0_n_4;
  wire out_pix_fu_130_p2_carry__0_n_5;
  wire out_pix_fu_130_p2_carry__0_n_6;
  wire out_pix_fu_130_p2_carry__0_n_7;
  wire out_pix_fu_130_p2_carry__1_i_1__1_n_0;
  wire out_pix_fu_130_p2_carry__1_n_7;
  wire out_pix_fu_130_p2_carry_i_1__1_n_0;
  wire out_pix_fu_130_p2_carry_i_2__1_n_0;
  wire out_pix_fu_130_p2_carry_i_3__1_n_0;
  wire out_pix_fu_130_p2_carry_i_4__1_n_0;
  wire out_pix_fu_130_p2_carry_i_5__1_n_0;
  wire out_pix_fu_130_p2_carry_i_6__1_n_0;
  wire out_pix_fu_130_p2_carry_i_7__1_n_0;
  wire out_pix_fu_130_p2_carry_n_0;
  wire out_pix_fu_130_p2_carry_n_1;
  wire out_pix_fu_130_p2_carry_n_2;
  wire out_pix_fu_130_p2_carry_n_3;
  wire out_pix_fu_130_p2_carry_n_4;
  wire out_pix_fu_130_p2_carry_n_5;
  wire out_pix_fu_130_p2_carry_n_6;
  wire out_pix_fu_130_p2_carry_n_7;
  wire [7:0]\src_buf1_0_V_reg_352_reg[7] ;
  wire [7:0]\src_buf3_0_V_reg_339_reg[7] ;
  wire [7:0]\src_buf3_V_reg_302_reg[7] ;
  wire [1:0]tmp_17_fu_164_p4__0;
  wire [0:0]NLW_out_pix_2_fu_146_p2_carry_O_UNCONNECTED;
  wire [3:1]NLW_out_pix_2_fu_146_p2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_out_pix_2_fu_146_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_out_pix_fu_130_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_out_pix_fu_130_p2_carry__1_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h00000060)) 
    \GradientValuesY_0_V_2_reg_851[0]_i_1 
       (.I0(\src_buf3_V_reg_302_reg[7] [0]),
        .I1(Q[0]),
        .I2(out_pix_2_fu_146_p2_carry__1_n_1),
        .I3(tmp_17_fu_164_p4__0[1]),
        .I4(tmp_17_fu_164_p4__0[0]),
        .O(\GradientValuesY_0_V_2_reg_851_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesY_0_V_2_reg_851[1]_i_1 
       (.I0(out_pix_2_fu_146_p2_carry_n_6),
        .I1(out_pix_2_fu_146_p2_carry__1_n_1),
        .I2(tmp_17_fu_164_p4__0[1]),
        .I3(tmp_17_fu_164_p4__0[0]),
        .O(\GradientValuesY_0_V_2_reg_851_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesY_0_V_2_reg_851[2]_i_1 
       (.I0(out_pix_2_fu_146_p2_carry_n_5),
        .I1(out_pix_2_fu_146_p2_carry__1_n_1),
        .I2(tmp_17_fu_164_p4__0[1]),
        .I3(tmp_17_fu_164_p4__0[0]),
        .O(\GradientValuesY_0_V_2_reg_851_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesY_0_V_2_reg_851[3]_i_1 
       (.I0(out_pix_2_fu_146_p2_carry_n_4),
        .I1(out_pix_2_fu_146_p2_carry__1_n_1),
        .I2(tmp_17_fu_164_p4__0[1]),
        .I3(tmp_17_fu_164_p4__0[0]),
        .O(\GradientValuesY_0_V_2_reg_851_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesY_0_V_2_reg_851[4]_i_1 
       (.I0(out_pix_2_fu_146_p2_carry__0_n_7),
        .I1(out_pix_2_fu_146_p2_carry__1_n_1),
        .I2(tmp_17_fu_164_p4__0[1]),
        .I3(tmp_17_fu_164_p4__0[0]),
        .O(\GradientValuesY_0_V_2_reg_851_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesY_0_V_2_reg_851[5]_i_1 
       (.I0(out_pix_2_fu_146_p2_carry__0_n_6),
        .I1(out_pix_2_fu_146_p2_carry__1_n_1),
        .I2(tmp_17_fu_164_p4__0[1]),
        .I3(tmp_17_fu_164_p4__0[0]),
        .O(\GradientValuesY_0_V_2_reg_851_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesY_0_V_2_reg_851[6]_i_1 
       (.I0(out_pix_2_fu_146_p2_carry__0_n_5),
        .I1(out_pix_2_fu_146_p2_carry__1_n_1),
        .I2(tmp_17_fu_164_p4__0[1]),
        .I3(tmp_17_fu_164_p4__0[0]),
        .O(\GradientValuesY_0_V_2_reg_851_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \GradientValuesY_0_V_2_reg_851[7]_i_1 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(tmp_17_fu_164_p4__0[0]),
        .I2(tmp_17_fu_164_p4__0[1]),
        .I3(out_pix_2_fu_146_p2_carry__1_n_1),
        .O(\GradientValuesY_0_V_2_reg_851_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesY_0_V_2_reg_851[7]_i_2 
       (.I0(out_pix_2_fu_146_p2_carry__0_n_4),
        .I1(out_pix_2_fu_146_p2_carry__1_n_1),
        .I2(tmp_17_fu_164_p4__0[1]),
        .I3(tmp_17_fu_164_p4__0[0]),
        .O(\GradientValuesY_0_V_2_reg_851_reg[7] ));
  CARRY4 out_pix_2_fu_146_p2_carry
       (.CI(1'b0),
        .CO({out_pix_2_fu_146_p2_carry_n_0,out_pix_2_fu_146_p2_carry_n_1,out_pix_2_fu_146_p2_carry_n_2,out_pix_2_fu_146_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({out_pix_2_fu_146_p2_carry_i_1__0_n_0,out_pix_2_fu_146_p2_carry_i_2__0_n_0,out_pix_2_fu_146_p2_carry_i_3__0_n_0,Q[0]}),
        .O({out_pix_2_fu_146_p2_carry_n_4,out_pix_2_fu_146_p2_carry_n_5,out_pix_2_fu_146_p2_carry_n_6,NLW_out_pix_2_fu_146_p2_carry_O_UNCONNECTED[0]}),
        .S({out_pix_2_fu_146_p2_carry_i_4__0_n_0,out_pix_2_fu_146_p2_carry_i_5__0_n_0,out_pix_2_fu_146_p2_carry_i_6__0_n_0,out_pix_2_fu_146_p2_carry_i_7__0_n_0}));
  CARRY4 out_pix_2_fu_146_p2_carry__0
       (.CI(out_pix_2_fu_146_p2_carry_n_0),
        .CO({out_pix_2_fu_146_p2_carry__0_n_0,out_pix_2_fu_146_p2_carry__0_n_1,out_pix_2_fu_146_p2_carry__0_n_2,out_pix_2_fu_146_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({out_pix_2_fu_146_p2_carry__0_i_1__0_n_0,out_pix_2_fu_146_p2_carry__0_i_2__0_n_0,out_pix_2_fu_146_p2_carry__0_i_3__0_n_0,out_pix_2_fu_146_p2_carry__0_i_4__0_n_0}),
        .O({out_pix_2_fu_146_p2_carry__0_n_4,out_pix_2_fu_146_p2_carry__0_n_5,out_pix_2_fu_146_p2_carry__0_n_6,out_pix_2_fu_146_p2_carry__0_n_7}),
        .S({out_pix_2_fu_146_p2_carry__0_i_5__0_n_0,out_pix_2_fu_146_p2_carry__0_i_6__0_n_0,out_pix_2_fu_146_p2_carry__0_i_7__0_n_0,out_pix_2_fu_146_p2_carry__0_i_8__0_n_0}));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_2_fu_146_p2_carry__0_i_1__0
       (.I0(Q[6]),
        .I1(out_pix_fu_130_p2_carry__0_n_6),
        .I2(\src_buf3_V_reg_302_reg[7] [6]),
        .O(out_pix_2_fu_146_p2_carry__0_i_1__0_n_0));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_2_fu_146_p2_carry__0_i_2__0
       (.I0(Q[5]),
        .I1(out_pix_fu_130_p2_carry__0_n_7),
        .I2(\src_buf3_V_reg_302_reg[7] [5]),
        .O(out_pix_2_fu_146_p2_carry__0_i_2__0_n_0));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_2_fu_146_p2_carry__0_i_3__0
       (.I0(Q[4]),
        .I1(out_pix_fu_130_p2_carry_n_4),
        .I2(\src_buf3_V_reg_302_reg[7] [4]),
        .O(out_pix_2_fu_146_p2_carry__0_i_3__0_n_0));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_2_fu_146_p2_carry__0_i_4__0
       (.I0(Q[3]),
        .I1(out_pix_fu_130_p2_carry_n_5),
        .I2(\src_buf3_V_reg_302_reg[7] [3]),
        .O(out_pix_2_fu_146_p2_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_2_fu_146_p2_carry__0_i_5__0
       (.I0(out_pix_2_fu_146_p2_carry__0_i_1__0_n_0),
        .I1(Q[7]),
        .I2(out_pix_fu_130_p2_carry__0_n_5),
        .I3(\src_buf3_V_reg_302_reg[7] [7]),
        .O(out_pix_2_fu_146_p2_carry__0_i_5__0_n_0));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_2_fu_146_p2_carry__0_i_6__0
       (.I0(Q[6]),
        .I1(out_pix_fu_130_p2_carry__0_n_6),
        .I2(\src_buf3_V_reg_302_reg[7] [6]),
        .I3(out_pix_2_fu_146_p2_carry__0_i_2__0_n_0),
        .O(out_pix_2_fu_146_p2_carry__0_i_6__0_n_0));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_2_fu_146_p2_carry__0_i_7__0
       (.I0(Q[5]),
        .I1(out_pix_fu_130_p2_carry__0_n_7),
        .I2(\src_buf3_V_reg_302_reg[7] [5]),
        .I3(out_pix_2_fu_146_p2_carry__0_i_3__0_n_0),
        .O(out_pix_2_fu_146_p2_carry__0_i_7__0_n_0));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_2_fu_146_p2_carry__0_i_8__0
       (.I0(Q[4]),
        .I1(out_pix_fu_130_p2_carry_n_4),
        .I2(\src_buf3_V_reg_302_reg[7] [4]),
        .I3(out_pix_2_fu_146_p2_carry__0_i_4__0_n_0),
        .O(out_pix_2_fu_146_p2_carry__0_i_8__0_n_0));
  CARRY4 out_pix_2_fu_146_p2_carry__1
       (.CI(out_pix_2_fu_146_p2_carry__0_n_0),
        .CO({NLW_out_pix_2_fu_146_p2_carry__1_CO_UNCONNECTED[3],out_pix_2_fu_146_p2_carry__1_n_1,NLW_out_pix_2_fu_146_p2_carry__1_CO_UNCONNECTED[1],out_pix_2_fu_146_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_pix_fu_130_p2_carry__0_n_4,out_pix_2_fu_146_p2_carry__1_i_1_n_0}),
        .O({NLW_out_pix_2_fu_146_p2_carry__1_O_UNCONNECTED[3:2],tmp_17_fu_164_p4__0}),
        .S({1'b0,1'b1,out_pix_2_fu_146_p2_carry__1_i_2_n_0,out_pix_2_fu_146_p2_carry__1_i_3_n_0}));
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_2_fu_146_p2_carry__1_i_1
       (.I0(Q[7]),
        .I1(out_pix_fu_130_p2_carry__0_n_5),
        .I2(\src_buf3_V_reg_302_reg[7] [7]),
        .O(out_pix_2_fu_146_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_2_fu_146_p2_carry__1_i_2
       (.I0(out_pix_fu_130_p2_carry__0_n_4),
        .I1(out_pix_fu_130_p2_carry__1_n_7),
        .O(out_pix_2_fu_146_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h8E71)) 
    out_pix_2_fu_146_p2_carry__1_i_3
       (.I0(\src_buf3_V_reg_302_reg[7] [7]),
        .I1(out_pix_fu_130_p2_carry__0_n_5),
        .I2(Q[7]),
        .I3(out_pix_fu_130_p2_carry__0_n_4),
        .O(out_pix_2_fu_146_p2_carry__1_i_3_n_0));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_2_fu_146_p2_carry_i_1__0
       (.I0(Q[2]),
        .I1(out_pix_fu_130_p2_carry_n_6),
        .I2(\src_buf3_V_reg_302_reg[7] [2]),
        .O(out_pix_2_fu_146_p2_carry_i_1__0_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_2_fu_146_p2_carry_i_2__0
       (.I0(Q[1]),
        .I1(out_pix_fu_130_p2_carry_n_7),
        .I2(\src_buf3_V_reg_302_reg[7] [1]),
        .O(out_pix_2_fu_146_p2_carry_i_2__0_n_0));
  (* HLUTNM = "lutpair9" *) 
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_2_fu_146_p2_carry_i_3__0
       (.I0(Q[0]),
        .O(out_pix_2_fu_146_p2_carry_i_3__0_n_0));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_2_fu_146_p2_carry_i_4__0
       (.I0(Q[3]),
        .I1(out_pix_fu_130_p2_carry_n_5),
        .I2(\src_buf3_V_reg_302_reg[7] [3]),
        .I3(out_pix_2_fu_146_p2_carry_i_1__0_n_0),
        .O(out_pix_2_fu_146_p2_carry_i_4__0_n_0));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_2_fu_146_p2_carry_i_5__0
       (.I0(Q[2]),
        .I1(out_pix_fu_130_p2_carry_n_6),
        .I2(\src_buf3_V_reg_302_reg[7] [2]),
        .I3(out_pix_2_fu_146_p2_carry_i_2__0_n_0),
        .O(out_pix_2_fu_146_p2_carry_i_5__0_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_2_fu_146_p2_carry_i_6__0
       (.I0(Q[1]),
        .I1(out_pix_fu_130_p2_carry_n_7),
        .I2(\src_buf3_V_reg_302_reg[7] [1]),
        .I3(out_pix_2_fu_146_p2_carry_i_3__0_n_0),
        .O(out_pix_2_fu_146_p2_carry_i_6__0_n_0));
  (* HLUTNM = "lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_2_fu_146_p2_carry_i_7__0
       (.I0(Q[0]),
        .I1(\src_buf3_V_reg_302_reg[7] [0]),
        .O(out_pix_2_fu_146_p2_carry_i_7__0_n_0));
  CARRY4 out_pix_fu_130_p2_carry
       (.CI(1'b0),
        .CO({out_pix_fu_130_p2_carry_n_0,out_pix_fu_130_p2_carry_n_1,out_pix_fu_130_p2_carry_n_2,out_pix_fu_130_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_130_p2_carry_i_1__1_n_0,out_pix_fu_130_p2_carry_i_2__1_n_0,out_pix_fu_130_p2_carry_i_3__1_n_0,1'b0}),
        .O({out_pix_fu_130_p2_carry_n_4,out_pix_fu_130_p2_carry_n_5,out_pix_fu_130_p2_carry_n_6,out_pix_fu_130_p2_carry_n_7}),
        .S({out_pix_fu_130_p2_carry_i_4__1_n_0,out_pix_fu_130_p2_carry_i_5__1_n_0,out_pix_fu_130_p2_carry_i_6__1_n_0,out_pix_fu_130_p2_carry_i_7__1_n_0}));
  CARRY4 out_pix_fu_130_p2_carry__0
       (.CI(out_pix_fu_130_p2_carry_n_0),
        .CO({out_pix_fu_130_p2_carry__0_n_0,out_pix_fu_130_p2_carry__0_n_1,out_pix_fu_130_p2_carry__0_n_2,out_pix_fu_130_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_130_p2_carry__0_i_1__1_n_0,out_pix_fu_130_p2_carry__0_i_2__1_n_0,out_pix_fu_130_p2_carry__0_i_3__1_n_0,out_pix_fu_130_p2_carry__0_i_4__1_n_0}),
        .O({out_pix_fu_130_p2_carry__0_n_4,out_pix_fu_130_p2_carry__0_n_5,out_pix_fu_130_p2_carry__0_n_6,out_pix_fu_130_p2_carry__0_n_7}),
        .S({out_pix_fu_130_p2_carry__0_i_5__1_n_0,out_pix_fu_130_p2_carry__0_i_6__1_n_0,out_pix_fu_130_p2_carry__0_i_7__1_n_0,out_pix_fu_130_p2_carry__0_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_fu_130_p2_carry__0_i_1__1
       (.I0(\src_buf3_0_V_reg_339_reg[7] [6]),
        .I1(\src_buf1_0_V_reg_352_reg[7] [6]),
        .O(out_pix_fu_130_p2_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_fu_130_p2_carry__0_i_2__1
       (.I0(\src_buf3_0_V_reg_339_reg[7] [5]),
        .I1(\src_buf1_0_V_reg_352_reg[7] [5]),
        .O(out_pix_fu_130_p2_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_fu_130_p2_carry__0_i_3__1
       (.I0(\src_buf3_0_V_reg_339_reg[7] [4]),
        .I1(\src_buf1_0_V_reg_352_reg[7] [4]),
        .O(out_pix_fu_130_p2_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_fu_130_p2_carry__0_i_4__1
       (.I0(\src_buf3_0_V_reg_339_reg[7] [3]),
        .I1(\src_buf1_0_V_reg_352_reg[7] [3]),
        .O(out_pix_fu_130_p2_carry__0_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_fu_130_p2_carry__0_i_5__1
       (.I0(\src_buf1_0_V_reg_352_reg[7] [6]),
        .I1(\src_buf3_0_V_reg_339_reg[7] [6]),
        .I2(\src_buf1_0_V_reg_352_reg[7] [7]),
        .I3(\src_buf3_0_V_reg_339_reg[7] [7]),
        .O(out_pix_fu_130_p2_carry__0_i_5__1_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_fu_130_p2_carry__0_i_6__1
       (.I0(\src_buf1_0_V_reg_352_reg[7] [5]),
        .I1(\src_buf3_0_V_reg_339_reg[7] [5]),
        .I2(\src_buf1_0_V_reg_352_reg[7] [6]),
        .I3(\src_buf3_0_V_reg_339_reg[7] [6]),
        .O(out_pix_fu_130_p2_carry__0_i_6__1_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_fu_130_p2_carry__0_i_7__1
       (.I0(\src_buf1_0_V_reg_352_reg[7] [4]),
        .I1(\src_buf3_0_V_reg_339_reg[7] [4]),
        .I2(\src_buf1_0_V_reg_352_reg[7] [5]),
        .I3(\src_buf3_0_V_reg_339_reg[7] [5]),
        .O(out_pix_fu_130_p2_carry__0_i_7__1_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_fu_130_p2_carry__0_i_8__1
       (.I0(\src_buf1_0_V_reg_352_reg[7] [3]),
        .I1(\src_buf3_0_V_reg_339_reg[7] [3]),
        .I2(\src_buf1_0_V_reg_352_reg[7] [4]),
        .I3(\src_buf3_0_V_reg_339_reg[7] [4]),
        .O(out_pix_fu_130_p2_carry__0_i_8__1_n_0));
  CARRY4 out_pix_fu_130_p2_carry__1
       (.CI(out_pix_fu_130_p2_carry__0_n_0),
        .CO(NLW_out_pix_fu_130_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_pix_fu_130_p2_carry__1_O_UNCONNECTED[3:1],out_pix_fu_130_p2_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,out_pix_fu_130_p2_carry__1_i_1__1_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    out_pix_fu_130_p2_carry__1_i_1__1
       (.I0(\src_buf1_0_V_reg_352_reg[7] [7]),
        .I1(\src_buf3_0_V_reg_339_reg[7] [7]),
        .O(out_pix_fu_130_p2_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_fu_130_p2_carry_i_1__1
       (.I0(\src_buf3_0_V_reg_339_reg[7] [2]),
        .I1(\src_buf1_0_V_reg_352_reg[7] [2]),
        .O(out_pix_fu_130_p2_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_fu_130_p2_carry_i_2__1
       (.I0(\src_buf3_0_V_reg_339_reg[7] [1]),
        .I1(\src_buf1_0_V_reg_352_reg[7] [1]),
        .O(out_pix_fu_130_p2_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    out_pix_fu_130_p2_carry_i_3__1
       (.I0(\src_buf3_0_V_reg_339_reg[7] [0]),
        .I1(\src_buf1_0_V_reg_352_reg[7] [0]),
        .O(out_pix_fu_130_p2_carry_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_fu_130_p2_carry_i_4__1
       (.I0(\src_buf1_0_V_reg_352_reg[7] [2]),
        .I1(\src_buf3_0_V_reg_339_reg[7] [2]),
        .I2(\src_buf1_0_V_reg_352_reg[7] [3]),
        .I3(\src_buf3_0_V_reg_339_reg[7] [3]),
        .O(out_pix_fu_130_p2_carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_fu_130_p2_carry_i_5__1
       (.I0(\src_buf1_0_V_reg_352_reg[7] [1]),
        .I1(\src_buf3_0_V_reg_339_reg[7] [1]),
        .I2(\src_buf1_0_V_reg_352_reg[7] [2]),
        .I3(\src_buf3_0_V_reg_339_reg[7] [2]),
        .O(out_pix_fu_130_p2_carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h2DD2)) 
    out_pix_fu_130_p2_carry_i_6__1
       (.I0(\src_buf1_0_V_reg_352_reg[7] [0]),
        .I1(\src_buf3_0_V_reg_339_reg[7] [0]),
        .I2(\src_buf1_0_V_reg_352_reg[7] [1]),
        .I3(\src_buf3_0_V_reg_339_reg[7] [1]),
        .O(out_pix_fu_130_p2_carry_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_fu_130_p2_carry_i_7__1
       (.I0(\src_buf3_0_V_reg_339_reg[7] [0]),
        .I1(\src_buf1_0_V_reg_352_reg[7] [0]),
        .O(out_pix_fu_130_p2_carry_i_7__1_n_0));
endmodule

(* ORIG_REF_NAME = "xFGradientY3x3_0_0_s" *) 
module system_sobel_ip_0_1_xFGradientY3x3_0_0_s_21
   (ap_phi_mux_src_buf3_V_phi_fu_306_p4,
    \GradientValuesY_0_V_reg_841_reg[7] ,
    ap_phi_mux_src_buf1_V_phi_fu_368_p4,
    \GradientValuesY_0_V_reg_841_reg[0] ,
    \GradientValuesY_0_V_reg_841_reg[1] ,
    \GradientValuesY_0_V_reg_841_reg[2] ,
    \GradientValuesY_0_V_reg_841_reg[3] ,
    \GradientValuesY_0_V_reg_841_reg[4] ,
    \GradientValuesY_0_V_reg_841_reg[5] ,
    \GradientValuesY_0_V_reg_841_reg[6] ,
    \GradientValuesY_0_V_reg_841_reg[7]_0 ,
    \GradientValuesY_0_V_reg_841_reg[7]_1 ,
    \GradientValuesY_0_V_reg_841_reg[3]_0 ,
    \GradientValuesY_0_V_reg_841_reg[7]_2 ,
    ram_reg,
    ram_reg_0,
    O,
    Q,
    \src_buf1_V_reg_364_reg[7] ,
    ap_enable_reg_pp1_iter5_reg,
    tmp_9_reg_772_pp1_iter4_reg,
    \src_buf3_0_V_reg_339_reg[7] ,
    \src_buf3_V_reg_302_reg[7] ,
    \src_buf1_0_V_reg_352_reg[7] ,
    \src_buf3_0_V_reg_339_reg[7]_0 ,
    \buf0_V_reg_821_reg[7] ,
    \buf2_V_reg_831_reg[7] ,
    \src_buf1_0_V_reg_352_reg[7]_0 ,
    tmp_9_reg_772_pp1_iter3_reg,
    ap_block_pp1_stage0_subdone,
    DOBDO,
    \p_01078_3_reg_749_reg[1] ,
    ram_reg_1,
    ram_reg_2);
  output [7:0]ap_phi_mux_src_buf3_V_phi_fu_306_p4;
  output [0:0]\GradientValuesY_0_V_reg_841_reg[7] ;
  output [7:0]ap_phi_mux_src_buf1_V_phi_fu_368_p4;
  output \GradientValuesY_0_V_reg_841_reg[0] ;
  output \GradientValuesY_0_V_reg_841_reg[1] ;
  output \GradientValuesY_0_V_reg_841_reg[2] ;
  output \GradientValuesY_0_V_reg_841_reg[3] ;
  output \GradientValuesY_0_V_reg_841_reg[4] ;
  output \GradientValuesY_0_V_reg_841_reg[5] ;
  output \GradientValuesY_0_V_reg_841_reg[6] ;
  output \GradientValuesY_0_V_reg_841_reg[7]_0 ;
  output \GradientValuesY_0_V_reg_841_reg[7]_1 ;
  output [3:0]\GradientValuesY_0_V_reg_841_reg[3]_0 ;
  output [3:0]\GradientValuesY_0_V_reg_841_reg[7]_2 ;
  input [3:0]ram_reg;
  input [3:0]ram_reg_0;
  input [3:0]O;
  input [7:0]Q;
  input [7:0]\src_buf1_V_reg_364_reg[7] ;
  input ap_enable_reg_pp1_iter5_reg;
  input tmp_9_reg_772_pp1_iter4_reg;
  input [7:0]\src_buf3_0_V_reg_339_reg[7] ;
  input [7:0]\src_buf3_V_reg_302_reg[7] ;
  input [0:0]\src_buf1_0_V_reg_352_reg[7] ;
  input [0:0]\src_buf3_0_V_reg_339_reg[7]_0 ;
  input [7:0]\buf0_V_reg_821_reg[7] ;
  input [7:0]\buf2_V_reg_831_reg[7] ;
  input [3:0]\src_buf1_0_V_reg_352_reg[7]_0 ;
  input tmp_9_reg_772_pp1_iter3_reg;
  input ap_block_pp1_stage0_subdone;
  input [7:0]DOBDO;
  input [1:0]\p_01078_3_reg_749_reg[1] ;
  input [7:0]ram_reg_1;
  input [7:0]ram_reg_2;

  wire [7:0]DOBDO;
  wire \GradientValuesY_0_V_reg_841_reg[0] ;
  wire \GradientValuesY_0_V_reg_841_reg[1] ;
  wire \GradientValuesY_0_V_reg_841_reg[2] ;
  wire \GradientValuesY_0_V_reg_841_reg[3] ;
  wire [3:0]\GradientValuesY_0_V_reg_841_reg[3]_0 ;
  wire \GradientValuesY_0_V_reg_841_reg[4] ;
  wire \GradientValuesY_0_V_reg_841_reg[5] ;
  wire \GradientValuesY_0_V_reg_841_reg[6] ;
  wire [0:0]\GradientValuesY_0_V_reg_841_reg[7] ;
  wire \GradientValuesY_0_V_reg_841_reg[7]_0 ;
  wire \GradientValuesY_0_V_reg_841_reg[7]_1 ;
  wire [3:0]\GradientValuesY_0_V_reg_841_reg[7]_2 ;
  wire [3:0]O;
  wire [7:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_enable_reg_pp1_iter5_reg;
  wire [7:0]ap_phi_mux_src_buf1_V_phi_fu_368_p4;
  wire [7:0]ap_phi_mux_src_buf3_V_phi_fu_306_p4;
  wire [7:0]\buf0_V_reg_821_reg[7] ;
  wire [7:0]\buf2_V_reg_831_reg[7] ;
  wire out_pix_2_fu_146_p2__23_carry__0_i_1_n_0;
  wire out_pix_2_fu_146_p2__23_carry__0_i_2_n_0;
  wire out_pix_2_fu_146_p2__23_carry__0_i_3_n_0;
  wire out_pix_2_fu_146_p2__23_carry__0_i_4_n_0;
  wire out_pix_2_fu_146_p2__23_carry__0_i_5_n_0;
  wire out_pix_2_fu_146_p2__23_carry__0_i_6_n_0;
  wire out_pix_2_fu_146_p2__23_carry__0_i_7_n_0;
  wire out_pix_2_fu_146_p2__23_carry__0_i_8_n_0;
  wire out_pix_2_fu_146_p2__23_carry__0_n_0;
  wire out_pix_2_fu_146_p2__23_carry__0_n_1;
  wire out_pix_2_fu_146_p2__23_carry__0_n_2;
  wire out_pix_2_fu_146_p2__23_carry__0_n_3;
  wire out_pix_2_fu_146_p2__23_carry__0_n_4;
  wire out_pix_2_fu_146_p2__23_carry__0_n_5;
  wire out_pix_2_fu_146_p2__23_carry__0_n_6;
  wire out_pix_2_fu_146_p2__23_carry__0_n_7;
  wire out_pix_2_fu_146_p2__23_carry__1_i_1_n_0;
  wire out_pix_2_fu_146_p2__23_carry__1_i_2_n_0;
  wire out_pix_2_fu_146_p2__23_carry__1_i_3_n_0;
  wire out_pix_2_fu_146_p2__23_carry__1_i_4_n_0;
  wire out_pix_2_fu_146_p2__23_carry__1_n_1;
  wire out_pix_2_fu_146_p2__23_carry__1_n_3;
  wire out_pix_2_fu_146_p2__23_carry_i_1_n_0;
  wire out_pix_2_fu_146_p2__23_carry_i_2_n_0;
  wire out_pix_2_fu_146_p2__23_carry_i_3_n_0;
  wire out_pix_2_fu_146_p2__23_carry_i_5_n_0;
  wire out_pix_2_fu_146_p2__23_carry_i_6_n_0;
  wire out_pix_2_fu_146_p2__23_carry_i_7_n_0;
  wire out_pix_2_fu_146_p2__23_carry_i_8_n_0;
  wire out_pix_2_fu_146_p2__23_carry_n_0;
  wire out_pix_2_fu_146_p2__23_carry_n_1;
  wire out_pix_2_fu_146_p2__23_carry_n_2;
  wire out_pix_2_fu_146_p2__23_carry_n_3;
  wire out_pix_2_fu_146_p2__23_carry_n_4;
  wire out_pix_2_fu_146_p2__23_carry_n_5;
  wire out_pix_2_fu_146_p2__23_carry_n_6;
  wire out_pix_2_fu_146_p2__23_carry_n_7;
  wire out_pix_2_fu_146_p2_carry__0_n_1;
  wire out_pix_2_fu_146_p2_carry__0_n_2;
  wire out_pix_2_fu_146_p2_carry__0_n_3;
  wire out_pix_2_fu_146_p2_carry_n_0;
  wire out_pix_2_fu_146_p2_carry_n_1;
  wire out_pix_2_fu_146_p2_carry_n_2;
  wire out_pix_2_fu_146_p2_carry_n_3;
  wire out_pix_fu_130_p2_carry__0_i_1_n_0;
  wire out_pix_fu_130_p2_carry__0_i_2_n_0;
  wire out_pix_fu_130_p2_carry__0_i_3_n_0;
  wire out_pix_fu_130_p2_carry__0_i_4_n_0;
  wire out_pix_fu_130_p2_carry__0_i_5__0_n_0;
  wire out_pix_fu_130_p2_carry__0_i_6__0_n_0;
  wire out_pix_fu_130_p2_carry__0_i_7__0_n_0;
  wire out_pix_fu_130_p2_carry__0_i_8__0_n_0;
  wire out_pix_fu_130_p2_carry__0_n_0;
  wire out_pix_fu_130_p2_carry__0_n_1;
  wire out_pix_fu_130_p2_carry__0_n_2;
  wire out_pix_fu_130_p2_carry__0_n_3;
  wire out_pix_fu_130_p2_carry__0_n_4;
  wire out_pix_fu_130_p2_carry__0_n_5;
  wire out_pix_fu_130_p2_carry__0_n_6;
  wire out_pix_fu_130_p2_carry__0_n_7;
  wire out_pix_fu_130_p2_carry__1_i_1_n_0;
  wire out_pix_fu_130_p2_carry__1_n_7;
  wire out_pix_fu_130_p2_carry_i_1_n_0;
  wire out_pix_fu_130_p2_carry_i_2_n_0;
  wire out_pix_fu_130_p2_carry_i_3_n_0;
  wire out_pix_fu_130_p2_carry_i_4__0_n_0;
  wire out_pix_fu_130_p2_carry_i_5__0_n_0;
  wire out_pix_fu_130_p2_carry_i_6__0_n_0;
  wire out_pix_fu_130_p2_carry_i_7_n_0;
  wire out_pix_fu_130_p2_carry_n_0;
  wire out_pix_fu_130_p2_carry_n_1;
  wire out_pix_fu_130_p2_carry_n_2;
  wire out_pix_fu_130_p2_carry_n_3;
  wire out_pix_fu_130_p2_carry_n_4;
  wire out_pix_fu_130_p2_carry_n_5;
  wire out_pix_fu_130_p2_carry_n_6;
  wire out_pix_fu_130_p2_carry_n_7;
  wire [1:0]\p_01078_3_reg_749_reg[1] ;
  wire [7:0]p_0_in1_in__0;
  wire p_39_in;
  wire [3:0]ram_reg;
  wire [3:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [0:0]\src_buf1_0_V_reg_352_reg[7] ;
  wire [3:0]\src_buf1_0_V_reg_352_reg[7]_0 ;
  wire [7:0]\src_buf1_V_reg_364_reg[7] ;
  wire [7:0]\src_buf3_0_V_reg_339_reg[7] ;
  wire [0:0]\src_buf3_0_V_reg_339_reg[7]_0 ;
  wire [7:0]\src_buf3_V_reg_302_reg[7] ;
  wire [1:0]tmp_17_fu_164_p4;
  wire tmp_9_reg_772_pp1_iter3_reg;
  wire tmp_9_reg_772_pp1_iter4_reg;
  wire [3:1]NLW_out_pix_2_fu_146_p2__23_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_out_pix_2_fu_146_p2__23_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_out_pix_fu_130_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_out_pix_fu_130_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesY_0_V_reg_841[0]_i_1 
       (.I0(out_pix_2_fu_146_p2__23_carry_n_7),
        .I1(out_pix_2_fu_146_p2__23_carry__1_n_1),
        .I2(tmp_17_fu_164_p4[1]),
        .I3(tmp_17_fu_164_p4[0]),
        .O(\GradientValuesY_0_V_reg_841_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesY_0_V_reg_841[1]_i_1 
       (.I0(out_pix_2_fu_146_p2__23_carry_n_6),
        .I1(out_pix_2_fu_146_p2__23_carry__1_n_1),
        .I2(tmp_17_fu_164_p4[1]),
        .I3(tmp_17_fu_164_p4[0]),
        .O(\GradientValuesY_0_V_reg_841_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesY_0_V_reg_841[2]_i_1 
       (.I0(out_pix_2_fu_146_p2__23_carry_n_5),
        .I1(out_pix_2_fu_146_p2__23_carry__1_n_1),
        .I2(tmp_17_fu_164_p4[1]),
        .I3(tmp_17_fu_164_p4[0]),
        .O(\GradientValuesY_0_V_reg_841_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesY_0_V_reg_841[3]_i_1 
       (.I0(out_pix_2_fu_146_p2__23_carry_n_4),
        .I1(out_pix_2_fu_146_p2__23_carry__1_n_1),
        .I2(tmp_17_fu_164_p4[1]),
        .I3(tmp_17_fu_164_p4[0]),
        .O(\GradientValuesY_0_V_reg_841_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesY_0_V_reg_841[4]_i_1 
       (.I0(out_pix_2_fu_146_p2__23_carry__0_n_7),
        .I1(out_pix_2_fu_146_p2__23_carry__1_n_1),
        .I2(tmp_17_fu_164_p4[1]),
        .I3(tmp_17_fu_164_p4[0]),
        .O(\GradientValuesY_0_V_reg_841_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesY_0_V_reg_841[5]_i_1 
       (.I0(out_pix_2_fu_146_p2__23_carry__0_n_6),
        .I1(out_pix_2_fu_146_p2__23_carry__1_n_1),
        .I2(tmp_17_fu_164_p4[1]),
        .I3(tmp_17_fu_164_p4[0]),
        .O(\GradientValuesY_0_V_reg_841_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesY_0_V_reg_841[6]_i_1 
       (.I0(out_pix_2_fu_146_p2__23_carry__0_n_5),
        .I1(out_pix_2_fu_146_p2__23_carry__1_n_1),
        .I2(tmp_17_fu_164_p4[1]),
        .I3(tmp_17_fu_164_p4[0]),
        .O(\GradientValuesY_0_V_reg_841_reg[6] ));
  LUT5 #(
    .INIT(32'h22200000)) 
    \GradientValuesY_0_V_reg_841[7]_i_1 
       (.I0(tmp_9_reg_772_pp1_iter3_reg),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(tmp_17_fu_164_p4[0]),
        .I3(tmp_17_fu_164_p4[1]),
        .I4(out_pix_2_fu_146_p2__23_carry__1_n_1),
        .O(\GradientValuesY_0_V_reg_841_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \GradientValuesY_0_V_reg_841[7]_i_2 
       (.I0(out_pix_2_fu_146_p2__23_carry__0_n_4),
        .I1(out_pix_2_fu_146_p2__23_carry__1_n_1),
        .I2(tmp_17_fu_164_p4[1]),
        .I3(tmp_17_fu_164_p4[0]),
        .O(\GradientValuesY_0_V_reg_841_reg[7]_0 ));
  CARRY4 out_pix_2_fu_146_p2__23_carry
       (.CI(1'b0),
        .CO({out_pix_2_fu_146_p2__23_carry_n_0,out_pix_2_fu_146_p2__23_carry_n_1,out_pix_2_fu_146_p2__23_carry_n_2,out_pix_2_fu_146_p2__23_carry_n_3}),
        .CYINIT(1'b0),
        .DI({out_pix_2_fu_146_p2__23_carry_i_1_n_0,out_pix_2_fu_146_p2__23_carry_i_2_n_0,out_pix_2_fu_146_p2__23_carry_i_3_n_0,O[0]}),
        .O({out_pix_2_fu_146_p2__23_carry_n_4,out_pix_2_fu_146_p2__23_carry_n_5,out_pix_2_fu_146_p2__23_carry_n_6,out_pix_2_fu_146_p2__23_carry_n_7}),
        .S({out_pix_2_fu_146_p2__23_carry_i_5_n_0,out_pix_2_fu_146_p2__23_carry_i_6_n_0,out_pix_2_fu_146_p2__23_carry_i_7_n_0,out_pix_2_fu_146_p2__23_carry_i_8_n_0}));
  CARRY4 out_pix_2_fu_146_p2__23_carry__0
       (.CI(out_pix_2_fu_146_p2__23_carry_n_0),
        .CO({out_pix_2_fu_146_p2__23_carry__0_n_0,out_pix_2_fu_146_p2__23_carry__0_n_1,out_pix_2_fu_146_p2__23_carry__0_n_2,out_pix_2_fu_146_p2__23_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({out_pix_2_fu_146_p2__23_carry__0_i_1_n_0,out_pix_2_fu_146_p2__23_carry__0_i_2_n_0,out_pix_2_fu_146_p2__23_carry__0_i_3_n_0,out_pix_2_fu_146_p2__23_carry__0_i_4_n_0}),
        .O({out_pix_2_fu_146_p2__23_carry__0_n_4,out_pix_2_fu_146_p2__23_carry__0_n_5,out_pix_2_fu_146_p2__23_carry__0_n_6,out_pix_2_fu_146_p2__23_carry__0_n_7}),
        .S({out_pix_2_fu_146_p2__23_carry__0_i_5_n_0,out_pix_2_fu_146_p2__23_carry__0_i_6_n_0,out_pix_2_fu_146_p2__23_carry__0_i_7_n_0,out_pix_2_fu_146_p2__23_carry__0_i_8_n_0}));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_2_fu_146_p2__23_carry__0_i_1
       (.I0(\src_buf1_0_V_reg_352_reg[7]_0 [2]),
        .I1(out_pix_fu_130_p2_carry__0_n_6),
        .I2(p_0_in1_in__0[6]),
        .O(out_pix_2_fu_146_p2__23_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_2_fu_146_p2__23_carry__0_i_10
       (.I0(ap_phi_mux_src_buf1_V_phi_fu_368_p4[7]),
        .I1(DOBDO[7]),
        .I2(\p_01078_3_reg_749_reg[1] [0]),
        .I3(ram_reg_1[7]),
        .I4(\p_01078_3_reg_749_reg[1] [1]),
        .I5(ram_reg_2[7]),
        .O(\GradientValuesY_0_V_reg_841_reg[7]_2 [3]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_2_fu_146_p2__23_carry__0_i_11
       (.I0(ap_phi_mux_src_buf1_V_phi_fu_368_p4[6]),
        .I1(DOBDO[6]),
        .I2(\p_01078_3_reg_749_reg[1] [0]),
        .I3(ram_reg_1[6]),
        .I4(\p_01078_3_reg_749_reg[1] [1]),
        .I5(ram_reg_2[6]),
        .O(\GradientValuesY_0_V_reg_841_reg[7]_2 [2]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_2_fu_146_p2__23_carry__0_i_12
       (.I0(ap_phi_mux_src_buf1_V_phi_fu_368_p4[5]),
        .I1(DOBDO[5]),
        .I2(\p_01078_3_reg_749_reg[1] [0]),
        .I3(ram_reg_1[5]),
        .I4(\p_01078_3_reg_749_reg[1] [1]),
        .I5(ram_reg_2[5]),
        .O(\GradientValuesY_0_V_reg_841_reg[7]_2 [1]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_2_fu_146_p2__23_carry__0_i_13
       (.I0(ap_phi_mux_src_buf1_V_phi_fu_368_p4[4]),
        .I1(DOBDO[4]),
        .I2(\p_01078_3_reg_749_reg[1] [0]),
        .I3(ram_reg_1[4]),
        .I4(\p_01078_3_reg_749_reg[1] [1]),
        .I5(ram_reg_2[4]),
        .O(\GradientValuesY_0_V_reg_841_reg[7]_2 [0]));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_2_fu_146_p2__23_carry__0_i_2
       (.I0(\src_buf1_0_V_reg_352_reg[7]_0 [1]),
        .I1(out_pix_fu_130_p2_carry__0_n_7),
        .I2(p_0_in1_in__0[5]),
        .O(out_pix_2_fu_146_p2__23_carry__0_i_2_n_0));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_2_fu_146_p2__23_carry__0_i_3
       (.I0(\src_buf1_0_V_reg_352_reg[7]_0 [0]),
        .I1(out_pix_fu_130_p2_carry_n_4),
        .I2(p_0_in1_in__0[4]),
        .O(out_pix_2_fu_146_p2__23_carry__0_i_3_n_0));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_2_fu_146_p2__23_carry__0_i_4
       (.I0(O[3]),
        .I1(out_pix_fu_130_p2_carry_n_5),
        .I2(p_0_in1_in__0[3]),
        .O(out_pix_2_fu_146_p2__23_carry__0_i_4_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_2_fu_146_p2__23_carry__0_i_5
       (.I0(\src_buf1_0_V_reg_352_reg[7]_0 [3]),
        .I1(out_pix_fu_130_p2_carry__0_n_5),
        .I2(p_0_in1_in__0[7]),
        .I3(out_pix_2_fu_146_p2__23_carry__0_i_1_n_0),
        .O(out_pix_2_fu_146_p2__23_carry__0_i_5_n_0));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_2_fu_146_p2__23_carry__0_i_6
       (.I0(\src_buf1_0_V_reg_352_reg[7]_0 [2]),
        .I1(out_pix_fu_130_p2_carry__0_n_6),
        .I2(p_0_in1_in__0[6]),
        .I3(out_pix_2_fu_146_p2__23_carry__0_i_2_n_0),
        .O(out_pix_2_fu_146_p2__23_carry__0_i_6_n_0));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_2_fu_146_p2__23_carry__0_i_7
       (.I0(\src_buf1_0_V_reg_352_reg[7]_0 [1]),
        .I1(out_pix_fu_130_p2_carry__0_n_7),
        .I2(p_0_in1_in__0[5]),
        .I3(out_pix_2_fu_146_p2__23_carry__0_i_3_n_0),
        .O(out_pix_2_fu_146_p2__23_carry__0_i_7_n_0));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_2_fu_146_p2__23_carry__0_i_8
       (.I0(\src_buf1_0_V_reg_352_reg[7]_0 [0]),
        .I1(out_pix_fu_130_p2_carry_n_4),
        .I2(p_0_in1_in__0[4]),
        .I3(out_pix_2_fu_146_p2__23_carry__0_i_4_n_0),
        .O(out_pix_2_fu_146_p2__23_carry__0_i_8_n_0));
  CARRY4 out_pix_2_fu_146_p2__23_carry__1
       (.CI(out_pix_2_fu_146_p2__23_carry__0_n_0),
        .CO({NLW_out_pix_2_fu_146_p2__23_carry__1_CO_UNCONNECTED[3],out_pix_2_fu_146_p2__23_carry__1_n_1,NLW_out_pix_2_fu_146_p2__23_carry__1_CO_UNCONNECTED[1],out_pix_2_fu_146_p2__23_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_pix_2_fu_146_p2__23_carry__1_i_1_n_0,out_pix_2_fu_146_p2__23_carry__1_i_2_n_0}),
        .O({NLW_out_pix_2_fu_146_p2__23_carry__1_O_UNCONNECTED[3:2],tmp_17_fu_164_p4}),
        .S({1'b0,1'b1,out_pix_2_fu_146_p2__23_carry__1_i_3_n_0,out_pix_2_fu_146_p2__23_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_2_fu_146_p2__23_carry__1_i_1
       (.I0(\src_buf1_0_V_reg_352_reg[7] ),
        .I1(out_pix_fu_130_p2_carry__0_n_4),
        .I2(\src_buf3_0_V_reg_339_reg[7]_0 ),
        .O(out_pix_2_fu_146_p2__23_carry__1_i_1_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_2_fu_146_p2__23_carry__1_i_2
       (.I0(\src_buf1_0_V_reg_352_reg[7]_0 [3]),
        .I1(out_pix_fu_130_p2_carry__0_n_5),
        .I2(p_0_in1_in__0[7]),
        .O(out_pix_2_fu_146_p2__23_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h8E71)) 
    out_pix_2_fu_146_p2__23_carry__1_i_3
       (.I0(\src_buf3_0_V_reg_339_reg[7]_0 ),
        .I1(out_pix_fu_130_p2_carry__0_n_4),
        .I2(\src_buf1_0_V_reg_352_reg[7] ),
        .I3(out_pix_fu_130_p2_carry__1_n_7),
        .O(out_pix_2_fu_146_p2__23_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_2_fu_146_p2__23_carry__1_i_4
       (.I0(out_pix_2_fu_146_p2__23_carry__1_i_2_n_0),
        .I1(\src_buf1_0_V_reg_352_reg[7] ),
        .I2(out_pix_fu_130_p2_carry__0_n_4),
        .I3(\src_buf3_0_V_reg_339_reg[7]_0 ),
        .O(out_pix_2_fu_146_p2__23_carry__1_i_4_n_0));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_2_fu_146_p2__23_carry_i_1
       (.I0(O[2]),
        .I1(out_pix_fu_130_p2_carry_n_6),
        .I2(p_0_in1_in__0[2]),
        .O(out_pix_2_fu_146_p2__23_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_2_fu_146_p2__23_carry_i_10
       (.I0(ap_phi_mux_src_buf1_V_phi_fu_368_p4[2]),
        .I1(DOBDO[2]),
        .I2(\p_01078_3_reg_749_reg[1] [0]),
        .I3(ram_reg_1[2]),
        .I4(\p_01078_3_reg_749_reg[1] [1]),
        .I5(ram_reg_2[2]),
        .O(\GradientValuesY_0_V_reg_841_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_2_fu_146_p2__23_carry_i_11
       (.I0(ap_phi_mux_src_buf1_V_phi_fu_368_p4[1]),
        .I1(DOBDO[1]),
        .I2(\p_01078_3_reg_749_reg[1] [0]),
        .I3(ram_reg_1[1]),
        .I4(\p_01078_3_reg_749_reg[1] [1]),
        .I5(ram_reg_2[1]),
        .O(\GradientValuesY_0_V_reg_841_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_2_fu_146_p2__23_carry_i_12
       (.I0(ap_phi_mux_src_buf1_V_phi_fu_368_p4[0]),
        .I1(DOBDO[0]),
        .I2(\p_01078_3_reg_749_reg[1] [0]),
        .I3(ram_reg_1[0]),
        .I4(\p_01078_3_reg_749_reg[1] [1]),
        .I5(ram_reg_2[0]),
        .O(\GradientValuesY_0_V_reg_841_reg[3]_0 [0]));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_2_fu_146_p2__23_carry_i_2
       (.I0(O[1]),
        .I1(out_pix_fu_130_p2_carry_n_7),
        .I2(p_0_in1_in__0[1]),
        .O(out_pix_2_fu_146_p2__23_carry_i_2_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_2_fu_146_p2__23_carry_i_3
       (.I0(O[0]),
        .O(out_pix_2_fu_146_p2__23_carry_i_3_n_0));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_2_fu_146_p2__23_carry_i_5
       (.I0(O[3]),
        .I1(out_pix_fu_130_p2_carry_n_5),
        .I2(p_0_in1_in__0[3]),
        .I3(out_pix_2_fu_146_p2__23_carry_i_1_n_0),
        .O(out_pix_2_fu_146_p2__23_carry_i_5_n_0));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_2_fu_146_p2__23_carry_i_6
       (.I0(O[2]),
        .I1(out_pix_fu_130_p2_carry_n_6),
        .I2(p_0_in1_in__0[2]),
        .I3(out_pix_2_fu_146_p2__23_carry_i_2_n_0),
        .O(out_pix_2_fu_146_p2__23_carry_i_6_n_0));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_2_fu_146_p2__23_carry_i_7
       (.I0(O[1]),
        .I1(out_pix_fu_130_p2_carry_n_7),
        .I2(p_0_in1_in__0[1]),
        .I3(out_pix_2_fu_146_p2__23_carry_i_3_n_0),
        .O(out_pix_2_fu_146_p2__23_carry_i_7_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_2_fu_146_p2__23_carry_i_8
       (.I0(O[0]),
        .I1(p_0_in1_in__0[0]),
        .O(out_pix_2_fu_146_p2__23_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_2_fu_146_p2__23_carry_i_9
       (.I0(ap_phi_mux_src_buf1_V_phi_fu_368_p4[3]),
        .I1(DOBDO[3]),
        .I2(\p_01078_3_reg_749_reg[1] [0]),
        .I3(ram_reg_1[3]),
        .I4(\p_01078_3_reg_749_reg[1] [1]),
        .I5(ram_reg_2[3]),
        .O(\GradientValuesY_0_V_reg_841_reg[3]_0 [3]));
  CARRY4 out_pix_2_fu_146_p2_carry
       (.CI(1'b0),
        .CO({out_pix_2_fu_146_p2_carry_n_0,out_pix_2_fu_146_p2_carry_n_1,out_pix_2_fu_146_p2_carry_n_2,out_pix_2_fu_146_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(ap_phi_mux_src_buf3_V_phi_fu_306_p4[3:0]),
        .O(p_0_in1_in__0[3:0]),
        .S(ram_reg));
  CARRY4 out_pix_2_fu_146_p2_carry__0
       (.CI(out_pix_2_fu_146_p2_carry_n_0),
        .CO({\GradientValuesY_0_V_reg_841_reg[7] ,out_pix_2_fu_146_p2_carry__0_n_1,out_pix_2_fu_146_p2_carry__0_n_2,out_pix_2_fu_146_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(ap_phi_mux_src_buf3_V_phi_fu_306_p4[7:4]),
        .O(p_0_in1_in__0[7:4]),
        .S(ram_reg_0));
  LUT4 #(
    .INIT(16'hACCC)) 
    out_pix_2_fu_146_p2_carry__0_i_1
       (.I0(\src_buf3_0_V_reg_339_reg[7] [7]),
        .I1(\src_buf3_V_reg_302_reg[7] [7]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .O(ap_phi_mux_src_buf3_V_phi_fu_306_p4[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    out_pix_2_fu_146_p2_carry__0_i_2
       (.I0(\src_buf3_0_V_reg_339_reg[7] [6]),
        .I1(\src_buf3_V_reg_302_reg[7] [6]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .O(ap_phi_mux_src_buf3_V_phi_fu_306_p4[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    out_pix_2_fu_146_p2_carry__0_i_3
       (.I0(\src_buf3_0_V_reg_339_reg[7] [5]),
        .I1(\src_buf3_V_reg_302_reg[7] [5]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .O(ap_phi_mux_src_buf3_V_phi_fu_306_p4[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    out_pix_2_fu_146_p2_carry__0_i_4
       (.I0(\src_buf3_0_V_reg_339_reg[7] [4]),
        .I1(\src_buf3_V_reg_302_reg[7] [4]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .O(ap_phi_mux_src_buf3_V_phi_fu_306_p4[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    out_pix_2_fu_146_p2_carry_i_1
       (.I0(\src_buf3_0_V_reg_339_reg[7] [3]),
        .I1(\src_buf3_V_reg_302_reg[7] [3]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .O(ap_phi_mux_src_buf3_V_phi_fu_306_p4[3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    out_pix_2_fu_146_p2_carry_i_2
       (.I0(\src_buf3_0_V_reg_339_reg[7] [2]),
        .I1(\src_buf3_V_reg_302_reg[7] [2]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .O(ap_phi_mux_src_buf3_V_phi_fu_306_p4[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    out_pix_2_fu_146_p2_carry_i_3
       (.I0(\src_buf3_0_V_reg_339_reg[7] [1]),
        .I1(\src_buf3_V_reg_302_reg[7] [1]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .O(ap_phi_mux_src_buf3_V_phi_fu_306_p4[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    out_pix_2_fu_146_p2_carry_i_4
       (.I0(\src_buf3_0_V_reg_339_reg[7] [0]),
        .I1(\src_buf3_V_reg_302_reg[7] [0]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .O(ap_phi_mux_src_buf3_V_phi_fu_306_p4[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    out_pix_4_fu_146_p2__23_carry__0_i_10
       (.I0(Q[7]),
        .I1(\src_buf1_V_reg_364_reg[7] [7]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .O(ap_phi_mux_src_buf1_V_phi_fu_368_p4[7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    out_pix_4_fu_146_p2__23_carry__0_i_11
       (.I0(Q[6]),
        .I1(\src_buf1_V_reg_364_reg[7] [6]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .O(ap_phi_mux_src_buf1_V_phi_fu_368_p4[6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    out_pix_4_fu_146_p2__23_carry__0_i_12
       (.I0(Q[5]),
        .I1(\src_buf1_V_reg_364_reg[7] [5]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .O(ap_phi_mux_src_buf1_V_phi_fu_368_p4[5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    out_pix_4_fu_146_p2__23_carry__0_i_13
       (.I0(Q[4]),
        .I1(\src_buf1_V_reg_364_reg[7] [4]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .O(ap_phi_mux_src_buf1_V_phi_fu_368_p4[4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    out_pix_4_fu_146_p2__23_carry_i_10
       (.I0(Q[2]),
        .I1(\src_buf1_V_reg_364_reg[7] [2]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .O(ap_phi_mux_src_buf1_V_phi_fu_368_p4[2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    out_pix_4_fu_146_p2__23_carry_i_11
       (.I0(Q[1]),
        .I1(\src_buf1_V_reg_364_reg[7] [1]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .O(ap_phi_mux_src_buf1_V_phi_fu_368_p4[1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    out_pix_4_fu_146_p2__23_carry_i_12
       (.I0(Q[0]),
        .I1(\src_buf1_V_reg_364_reg[7] [0]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .O(ap_phi_mux_src_buf1_V_phi_fu_368_p4[0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    out_pix_4_fu_146_p2__23_carry_i_9
       (.I0(Q[3]),
        .I1(\src_buf1_V_reg_364_reg[7] [3]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .O(ap_phi_mux_src_buf1_V_phi_fu_368_p4[3]));
  CARRY4 out_pix_fu_130_p2_carry
       (.CI(1'b0),
        .CO({out_pix_fu_130_p2_carry_n_0,out_pix_fu_130_p2_carry_n_1,out_pix_fu_130_p2_carry_n_2,out_pix_fu_130_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_130_p2_carry_i_1_n_0,out_pix_fu_130_p2_carry_i_2_n_0,out_pix_fu_130_p2_carry_i_3_n_0,1'b0}),
        .O({out_pix_fu_130_p2_carry_n_4,out_pix_fu_130_p2_carry_n_5,out_pix_fu_130_p2_carry_n_6,out_pix_fu_130_p2_carry_n_7}),
        .S({out_pix_fu_130_p2_carry_i_4__0_n_0,out_pix_fu_130_p2_carry_i_5__0_n_0,out_pix_fu_130_p2_carry_i_6__0_n_0,out_pix_fu_130_p2_carry_i_7_n_0}));
  CARRY4 out_pix_fu_130_p2_carry__0
       (.CI(out_pix_fu_130_p2_carry_n_0),
        .CO({out_pix_fu_130_p2_carry__0_n_0,out_pix_fu_130_p2_carry__0_n_1,out_pix_fu_130_p2_carry__0_n_2,out_pix_fu_130_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_130_p2_carry__0_i_1_n_0,out_pix_fu_130_p2_carry__0_i_2_n_0,out_pix_fu_130_p2_carry__0_i_3_n_0,out_pix_fu_130_p2_carry__0_i_4_n_0}),
        .O({out_pix_fu_130_p2_carry__0_n_4,out_pix_fu_130_p2_carry__0_n_5,out_pix_fu_130_p2_carry__0_n_6,out_pix_fu_130_p2_carry__0_n_7}),
        .S({out_pix_fu_130_p2_carry__0_i_5__0_n_0,out_pix_fu_130_p2_carry__0_i_6__0_n_0,out_pix_fu_130_p2_carry__0_i_7__0_n_0,out_pix_fu_130_p2_carry__0_i_8__0_n_0}));
  LUT6 #(
    .INIT(64'h000A0A0ACC0A0A0A)) 
    out_pix_fu_130_p2_carry__0_i_1
       (.I0(\src_buf3_0_V_reg_339_reg[7] [6]),
        .I1(\buf2_V_reg_831_reg[7] [6]),
        .I2(Q[6]),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .I4(ap_enable_reg_pp1_iter5_reg),
        .I5(\buf0_V_reg_821_reg[7] [6]),
        .O(out_pix_fu_130_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h000A0A0ACC0A0A0A)) 
    out_pix_fu_130_p2_carry__0_i_2
       (.I0(\src_buf3_0_V_reg_339_reg[7] [5]),
        .I1(\buf2_V_reg_831_reg[7] [5]),
        .I2(Q[5]),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .I4(ap_enable_reg_pp1_iter5_reg),
        .I5(\buf0_V_reg_821_reg[7] [5]),
        .O(out_pix_fu_130_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h000A0A0ACC0A0A0A)) 
    out_pix_fu_130_p2_carry__0_i_3
       (.I0(\src_buf3_0_V_reg_339_reg[7] [4]),
        .I1(\buf2_V_reg_831_reg[7] [4]),
        .I2(Q[4]),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .I4(ap_enable_reg_pp1_iter5_reg),
        .I5(\buf0_V_reg_821_reg[7] [4]),
        .O(out_pix_fu_130_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h000A0A0ACC0A0A0A)) 
    out_pix_fu_130_p2_carry__0_i_4
       (.I0(\src_buf3_0_V_reg_339_reg[7] [3]),
        .I1(\buf2_V_reg_831_reg[7] [3]),
        .I2(Q[3]),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .I4(ap_enable_reg_pp1_iter5_reg),
        .I5(\buf0_V_reg_821_reg[7] [3]),
        .O(out_pix_fu_130_p2_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    out_pix_fu_130_p2_carry__0_i_5__0
       (.I0(out_pix_fu_130_p2_carry__0_i_1_n_0),
        .I1(\buf0_V_reg_821_reg[7] [7]),
        .I2(p_39_in),
        .I3(Q[7]),
        .I4(\buf2_V_reg_831_reg[7] [7]),
        .I5(\src_buf3_0_V_reg_339_reg[7] [7]),
        .O(out_pix_fu_130_p2_carry__0_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    out_pix_fu_130_p2_carry__0_i_6__0
       (.I0(out_pix_fu_130_p2_carry__0_i_2_n_0),
        .I1(\buf0_V_reg_821_reg[7] [6]),
        .I2(p_39_in),
        .I3(Q[6]),
        .I4(\buf2_V_reg_831_reg[7] [6]),
        .I5(\src_buf3_0_V_reg_339_reg[7] [6]),
        .O(out_pix_fu_130_p2_carry__0_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    out_pix_fu_130_p2_carry__0_i_7__0
       (.I0(out_pix_fu_130_p2_carry__0_i_3_n_0),
        .I1(\buf0_V_reg_821_reg[7] [5]),
        .I2(p_39_in),
        .I3(Q[5]),
        .I4(\buf2_V_reg_831_reg[7] [5]),
        .I5(\src_buf3_0_V_reg_339_reg[7] [5]),
        .O(out_pix_fu_130_p2_carry__0_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    out_pix_fu_130_p2_carry__0_i_8__0
       (.I0(out_pix_fu_130_p2_carry__0_i_4_n_0),
        .I1(\buf0_V_reg_821_reg[7] [4]),
        .I2(p_39_in),
        .I3(Q[4]),
        .I4(\buf2_V_reg_831_reg[7] [4]),
        .I5(\src_buf3_0_V_reg_339_reg[7] [4]),
        .O(out_pix_fu_130_p2_carry__0_i_8__0_n_0));
  CARRY4 out_pix_fu_130_p2_carry__1
       (.CI(out_pix_fu_130_p2_carry__0_n_0),
        .CO(NLW_out_pix_fu_130_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_pix_fu_130_p2_carry__1_O_UNCONNECTED[3:1],out_pix_fu_130_p2_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,out_pix_fu_130_p2_carry__1_i_1_n_0}));
  LUT6 #(
    .INIT(64'hCCAFAFAFFFAFAFAF)) 
    out_pix_fu_130_p2_carry__1_i_1
       (.I0(Q[7]),
        .I1(\buf0_V_reg_821_reg[7] [7]),
        .I2(\src_buf3_0_V_reg_339_reg[7] [7]),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .I4(ap_enable_reg_pp1_iter5_reg),
        .I5(\buf2_V_reg_831_reg[7] [7]),
        .O(out_pix_fu_130_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h000A0A0ACC0A0A0A)) 
    out_pix_fu_130_p2_carry_i_1
       (.I0(\src_buf3_0_V_reg_339_reg[7] [2]),
        .I1(\buf2_V_reg_831_reg[7] [2]),
        .I2(Q[2]),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .I4(ap_enable_reg_pp1_iter5_reg),
        .I5(\buf0_V_reg_821_reg[7] [2]),
        .O(out_pix_fu_130_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h000A0A0ACC0A0A0A)) 
    out_pix_fu_130_p2_carry_i_2
       (.I0(\src_buf3_0_V_reg_339_reg[7] [1]),
        .I1(\buf2_V_reg_831_reg[7] [1]),
        .I2(Q[1]),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .I4(ap_enable_reg_pp1_iter5_reg),
        .I5(\buf0_V_reg_821_reg[7] [1]),
        .O(out_pix_fu_130_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'hCCAFAFAFFFAFAFAF)) 
    out_pix_fu_130_p2_carry_i_3
       (.I0(\src_buf3_0_V_reg_339_reg[7] [0]),
        .I1(\buf2_V_reg_831_reg[7] [0]),
        .I2(Q[0]),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .I4(ap_enable_reg_pp1_iter5_reg),
        .I5(\buf0_V_reg_821_reg[7] [0]),
        .O(out_pix_fu_130_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    out_pix_fu_130_p2_carry_i_4__0
       (.I0(out_pix_fu_130_p2_carry_i_1_n_0),
        .I1(\buf0_V_reg_821_reg[7] [3]),
        .I2(p_39_in),
        .I3(Q[3]),
        .I4(\buf2_V_reg_831_reg[7] [3]),
        .I5(\src_buf3_0_V_reg_339_reg[7] [3]),
        .O(out_pix_fu_130_p2_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    out_pix_fu_130_p2_carry_i_5__0
       (.I0(out_pix_fu_130_p2_carry_i_2_n_0),
        .I1(\buf0_V_reg_821_reg[7] [2]),
        .I2(p_39_in),
        .I3(Q[2]),
        .I4(\buf2_V_reg_831_reg[7] [2]),
        .I5(\src_buf3_0_V_reg_339_reg[7] [2]),
        .O(out_pix_fu_130_p2_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    out_pix_fu_130_p2_carry_i_6__0
       (.I0(out_pix_fu_130_p2_carry_i_3_n_0),
        .I1(\buf0_V_reg_821_reg[7] [1]),
        .I2(p_39_in),
        .I3(Q[1]),
        .I4(\buf2_V_reg_831_reg[7] [1]),
        .I5(\src_buf3_0_V_reg_339_reg[7] [1]),
        .O(out_pix_fu_130_p2_carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h335A5A5ACC5A5A5A)) 
    out_pix_fu_130_p2_carry_i_7
       (.I0(\src_buf3_0_V_reg_339_reg[7] [0]),
        .I1(\buf2_V_reg_831_reg[7] [0]),
        .I2(Q[0]),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .I4(ap_enable_reg_pp1_iter5_reg),
        .I5(\buf0_V_reg_821_reg[7] [0]),
        .O(out_pix_fu_130_p2_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    out_pix_fu_130_p2_carry_i_8
       (.I0(ap_enable_reg_pp1_iter5_reg),
        .I1(tmp_9_reg_772_pp1_iter4_reg),
        .O(p_39_in));
endmodule

module system_sobel_ip_0_1_xFSobel3x3
   (\GradientValuesX_0_V_reg_836_reg[7] ,
    ap_phi_mux_src_buf3_V_phi_fu_306_p4,
    \GradientValuesY_0_V_reg_841_reg[7] ,
    CO,
    ap_phi_mux_src_buf1_V_phi_fu_368_p4,
    \GradientValuesX_0_V_reg_836_reg[0] ,
    \GradientValuesX_0_V_reg_836_reg[1] ,
    \GradientValuesX_0_V_reg_836_reg[2] ,
    \GradientValuesX_0_V_reg_836_reg[3] ,
    \GradientValuesX_0_V_reg_836_reg[4] ,
    \GradientValuesX_0_V_reg_836_reg[5] ,
    \GradientValuesX_0_V_reg_836_reg[6] ,
    \GradientValuesX_0_V_reg_836_reg[7]_0 ,
    \GradientValuesY_0_V_reg_841_reg[0] ,
    \GradientValuesY_0_V_reg_841_reg[1] ,
    \GradientValuesY_0_V_reg_841_reg[2] ,
    \GradientValuesY_0_V_reg_841_reg[3] ,
    \GradientValuesY_0_V_reg_841_reg[4] ,
    \GradientValuesY_0_V_reg_841_reg[5] ,
    \GradientValuesY_0_V_reg_841_reg[6] ,
    \GradientValuesY_0_V_reg_841_reg[7]_0 ,
    \GradientValuesY_0_V_reg_841_reg[7]_1 ,
    \GradientValuesX_0_V_reg_836_reg[7]_1 ,
    \GradientValuesX_0_V_reg_836_reg[7]_2 ,
    \GradientValuesY_0_V_reg_841_reg[3]_0 ,
    \GradientValuesY_0_V_reg_841_reg[7]_2 ,
    DI,
    S,
    \src_buf2_V_reg_326_reg[6] ,
    \src_buf2_0_V_reg_314_reg[7] ,
    \src_buf2_V_reg_326_reg[7] ,
    D,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    O,
    Q,
    \src_buf1_V_reg_364_reg[7] ,
    ap_enable_reg_pp1_iter5_reg,
    tmp_9_reg_772_pp1_iter4_reg,
    \src_buf3_0_V_reg_339_reg[7] ,
    \src_buf3_V_reg_302_reg[7] ,
    \src_buf1_0_V_reg_352_reg[7] ,
    ram_reg_3,
    \src_buf1_0_V_reg_352_reg[7]_0 ,
    \src_buf3_0_V_reg_339_reg[7]_0 ,
    \buf0_V_reg_821_reg[7] ,
    \buf2_V_reg_831_reg[7] ,
    \src_buf1_0_V_reg_352_reg[7]_1 ,
    \src_buf1_0_V_reg_352_reg[7]_2 ,
    tmp_9_reg_772_pp1_iter3_reg,
    ap_block_pp1_stage0_subdone,
    DOBDO,
    \p_01078_3_reg_749_reg[1] ,
    ram_reg_4,
    ram_reg_5);
  output [0:0]\GradientValuesX_0_V_reg_836_reg[7] ;
  output [7:0]ap_phi_mux_src_buf3_V_phi_fu_306_p4;
  output [0:0]\GradientValuesY_0_V_reg_841_reg[7] ;
  output [0:0]CO;
  output [7:0]ap_phi_mux_src_buf1_V_phi_fu_368_p4;
  output \GradientValuesX_0_V_reg_836_reg[0] ;
  output \GradientValuesX_0_V_reg_836_reg[1] ;
  output \GradientValuesX_0_V_reg_836_reg[2] ;
  output \GradientValuesX_0_V_reg_836_reg[3] ;
  output \GradientValuesX_0_V_reg_836_reg[4] ;
  output \GradientValuesX_0_V_reg_836_reg[5] ;
  output \GradientValuesX_0_V_reg_836_reg[6] ;
  output \GradientValuesX_0_V_reg_836_reg[7]_0 ;
  output \GradientValuesY_0_V_reg_841_reg[0] ;
  output \GradientValuesY_0_V_reg_841_reg[1] ;
  output \GradientValuesY_0_V_reg_841_reg[2] ;
  output \GradientValuesY_0_V_reg_841_reg[3] ;
  output \GradientValuesY_0_V_reg_841_reg[4] ;
  output \GradientValuesY_0_V_reg_841_reg[5] ;
  output \GradientValuesY_0_V_reg_841_reg[6] ;
  output \GradientValuesY_0_V_reg_841_reg[7]_0 ;
  output \GradientValuesY_0_V_reg_841_reg[7]_1 ;
  output \GradientValuesX_0_V_reg_836_reg[7]_1 ;
  output [3:0]\GradientValuesX_0_V_reg_836_reg[7]_2 ;
  output [3:0]\GradientValuesY_0_V_reg_841_reg[3]_0 ;
  output [3:0]\GradientValuesY_0_V_reg_841_reg[7]_2 ;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]\src_buf2_V_reg_326_reg[6] ;
  input [3:0]\src_buf2_0_V_reg_314_reg[7] ;
  input [0:0]\src_buf2_V_reg_326_reg[7] ;
  input [7:0]D;
  input [3:0]ram_reg;
  input [3:0]ram_reg_0;
  input [3:0]ram_reg_1;
  input [3:0]ram_reg_2;
  input [3:0]O;
  input [7:0]Q;
  input [7:0]\src_buf1_V_reg_364_reg[7] ;
  input ap_enable_reg_pp1_iter5_reg;
  input tmp_9_reg_772_pp1_iter4_reg;
  input [7:0]\src_buf3_0_V_reg_339_reg[7] ;
  input [7:0]\src_buf3_V_reg_302_reg[7] ;
  input [0:0]\src_buf1_0_V_reg_352_reg[7] ;
  input [0:0]ram_reg_3;
  input [0:0]\src_buf1_0_V_reg_352_reg[7]_0 ;
  input [0:0]\src_buf3_0_V_reg_339_reg[7]_0 ;
  input [7:0]\buf0_V_reg_821_reg[7] ;
  input [7:0]\buf2_V_reg_831_reg[7] ;
  input [3:0]\src_buf1_0_V_reg_352_reg[7]_1 ;
  input [3:0]\src_buf1_0_V_reg_352_reg[7]_2 ;
  input tmp_9_reg_772_pp1_iter3_reg;
  input ap_block_pp1_stage0_subdone;
  input [7:0]DOBDO;
  input [1:0]\p_01078_3_reg_749_reg[1] ;
  input [7:0]ram_reg_4;
  input [7:0]ram_reg_5;

  wire [0:0]CO;
  wire [7:0]D;
  wire [2:0]DI;
  wire [7:0]DOBDO;
  wire \GradientValuesX_0_V_reg_836_reg[0] ;
  wire \GradientValuesX_0_V_reg_836_reg[1] ;
  wire \GradientValuesX_0_V_reg_836_reg[2] ;
  wire \GradientValuesX_0_V_reg_836_reg[3] ;
  wire \GradientValuesX_0_V_reg_836_reg[4] ;
  wire \GradientValuesX_0_V_reg_836_reg[5] ;
  wire \GradientValuesX_0_V_reg_836_reg[6] ;
  wire [0:0]\GradientValuesX_0_V_reg_836_reg[7] ;
  wire \GradientValuesX_0_V_reg_836_reg[7]_0 ;
  wire \GradientValuesX_0_V_reg_836_reg[7]_1 ;
  wire [3:0]\GradientValuesX_0_V_reg_836_reg[7]_2 ;
  wire \GradientValuesY_0_V_reg_841_reg[0] ;
  wire \GradientValuesY_0_V_reg_841_reg[1] ;
  wire \GradientValuesY_0_V_reg_841_reg[2] ;
  wire \GradientValuesY_0_V_reg_841_reg[3] ;
  wire [3:0]\GradientValuesY_0_V_reg_841_reg[3]_0 ;
  wire \GradientValuesY_0_V_reg_841_reg[4] ;
  wire \GradientValuesY_0_V_reg_841_reg[5] ;
  wire \GradientValuesY_0_V_reg_841_reg[6] ;
  wire [0:0]\GradientValuesY_0_V_reg_841_reg[7] ;
  wire \GradientValuesY_0_V_reg_841_reg[7]_0 ;
  wire \GradientValuesY_0_V_reg_841_reg[7]_1 ;
  wire [3:0]\GradientValuesY_0_V_reg_841_reg[7]_2 ;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire ap_block_pp1_stage0_subdone;
  wire ap_enable_reg_pp1_iter5_reg;
  wire [7:0]ap_phi_mux_src_buf1_V_phi_fu_368_p4;
  wire [7:0]ap_phi_mux_src_buf3_V_phi_fu_306_p4;
  wire [7:0]\buf0_V_reg_821_reg[7] ;
  wire [7:0]\buf2_V_reg_831_reg[7] ;
  wire [1:0]\p_01078_3_reg_749_reg[1] ;
  wire [3:0]ram_reg;
  wire [3:0]ram_reg_0;
  wire [3:0]ram_reg_1;
  wire [3:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [7:0]ram_reg_5;
  wire [0:0]\src_buf1_0_V_reg_352_reg[7] ;
  wire [0:0]\src_buf1_0_V_reg_352_reg[7]_0 ;
  wire [3:0]\src_buf1_0_V_reg_352_reg[7]_1 ;
  wire [3:0]\src_buf1_0_V_reg_352_reg[7]_2 ;
  wire [7:0]\src_buf1_V_reg_364_reg[7] ;
  wire [3:0]\src_buf2_0_V_reg_314_reg[7] ;
  wire [3:0]\src_buf2_V_reg_326_reg[6] ;
  wire [0:0]\src_buf2_V_reg_326_reg[7] ;
  wire [7:0]\src_buf3_0_V_reg_339_reg[7] ;
  wire [0:0]\src_buf3_0_V_reg_339_reg[7]_0 ;
  wire [7:0]\src_buf3_V_reg_302_reg[7] ;
  wire tmp_9_reg_772_pp1_iter3_reg;
  wire tmp_9_reg_772_pp1_iter4_reg;

  system_sobel_ip_0_1_xFGradientX3x3_0_0_s_20 GradientvaluesX_V_wr_xFGradientX3x3_0_0_s_fu_72
       (.CO(CO),
        .D(D),
        .DI(DI),
        .\GradientValuesX_0_V_reg_836_reg[0] (\GradientValuesX_0_V_reg_836_reg[0] ),
        .\GradientValuesX_0_V_reg_836_reg[1] (\GradientValuesX_0_V_reg_836_reg[1] ),
        .\GradientValuesX_0_V_reg_836_reg[2] (\GradientValuesX_0_V_reg_836_reg[2] ),
        .\GradientValuesX_0_V_reg_836_reg[3] (\GradientValuesX_0_V_reg_836_reg[3] ),
        .\GradientValuesX_0_V_reg_836_reg[4] (\GradientValuesX_0_V_reg_836_reg[4] ),
        .\GradientValuesX_0_V_reg_836_reg[5] (\GradientValuesX_0_V_reg_836_reg[5] ),
        .\GradientValuesX_0_V_reg_836_reg[6] (\GradientValuesX_0_V_reg_836_reg[6] ),
        .\GradientValuesX_0_V_reg_836_reg[7] (\GradientValuesX_0_V_reg_836_reg[7] ),
        .\GradientValuesX_0_V_reg_836_reg[7]_0 (\GradientValuesX_0_V_reg_836_reg[7]_0 ),
        .\GradientValuesX_0_V_reg_836_reg[7]_1 (\GradientValuesX_0_V_reg_836_reg[7]_1 ),
        .\GradientValuesX_0_V_reg_836_reg[7]_2 (\GradientValuesX_0_V_reg_836_reg[7]_2 ),
        .Q(Q),
        .S(S),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_enable_reg_pp1_iter5_reg(ap_enable_reg_pp1_iter5_reg),
        .ap_phi_mux_src_buf1_V_phi_fu_368_p4(ap_phi_mux_src_buf1_V_phi_fu_368_p4[3:0]),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_3),
        .\src_buf1_0_V_reg_352_reg[7] (\src_buf1_0_V_reg_352_reg[7] ),
        .\src_buf1_0_V_reg_352_reg[7]_0 (\src_buf1_0_V_reg_352_reg[7]_1 ),
        .\src_buf1_V_reg_364_reg[7] (\src_buf1_V_reg_364_reg[7] ),
        .\src_buf2_0_V_reg_314_reg[7] (\src_buf2_0_V_reg_314_reg[7] ),
        .\src_buf2_V_reg_326_reg[6] (\src_buf2_V_reg_326_reg[6] ),
        .\src_buf2_V_reg_326_reg[7] (\src_buf2_V_reg_326_reg[7] ),
        .\src_buf3_0_V_reg_339_reg[7] (\src_buf3_0_V_reg_339_reg[7] ),
        .\src_buf3_V_reg_302_reg[7] (\src_buf3_V_reg_302_reg[7] ),
        .tmp_9_reg_772_pp1_iter3_reg(tmp_9_reg_772_pp1_iter3_reg),
        .tmp_9_reg_772_pp1_iter4_reg(tmp_9_reg_772_pp1_iter4_reg));
  system_sobel_ip_0_1_xFGradientY3x3_0_0_s_21 GradientvaluesY_V_wr_xFGradientY3x3_0_0_s_fu_88
       (.DOBDO(DOBDO),
        .\GradientValuesY_0_V_reg_841_reg[0] (\GradientValuesY_0_V_reg_841_reg[0] ),
        .\GradientValuesY_0_V_reg_841_reg[1] (\GradientValuesY_0_V_reg_841_reg[1] ),
        .\GradientValuesY_0_V_reg_841_reg[2] (\GradientValuesY_0_V_reg_841_reg[2] ),
        .\GradientValuesY_0_V_reg_841_reg[3] (\GradientValuesY_0_V_reg_841_reg[3] ),
        .\GradientValuesY_0_V_reg_841_reg[3]_0 (\GradientValuesY_0_V_reg_841_reg[3]_0 ),
        .\GradientValuesY_0_V_reg_841_reg[4] (\GradientValuesY_0_V_reg_841_reg[4] ),
        .\GradientValuesY_0_V_reg_841_reg[5] (\GradientValuesY_0_V_reg_841_reg[5] ),
        .\GradientValuesY_0_V_reg_841_reg[6] (\GradientValuesY_0_V_reg_841_reg[6] ),
        .\GradientValuesY_0_V_reg_841_reg[7] (\GradientValuesY_0_V_reg_841_reg[7] ),
        .\GradientValuesY_0_V_reg_841_reg[7]_0 (\GradientValuesY_0_V_reg_841_reg[7]_0 ),
        .\GradientValuesY_0_V_reg_841_reg[7]_1 (\GradientValuesY_0_V_reg_841_reg[7]_1 ),
        .\GradientValuesY_0_V_reg_841_reg[7]_2 (\GradientValuesY_0_V_reg_841_reg[7]_2 ),
        .O(O),
        .Q(Q),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_enable_reg_pp1_iter5_reg(ap_enable_reg_pp1_iter5_reg),
        .ap_phi_mux_src_buf1_V_phi_fu_368_p4(ap_phi_mux_src_buf1_V_phi_fu_368_p4),
        .ap_phi_mux_src_buf3_V_phi_fu_306_p4(ap_phi_mux_src_buf3_V_phi_fu_306_p4),
        .\buf0_V_reg_821_reg[7] (\buf0_V_reg_821_reg[7] ),
        .\buf2_V_reg_831_reg[7] (\buf2_V_reg_831_reg[7] ),
        .\p_01078_3_reg_749_reg[1] (\p_01078_3_reg_749_reg[1] ),
        .ram_reg(ram_reg_1),
        .ram_reg_0(ram_reg_2),
        .ram_reg_1(ram_reg_4),
        .ram_reg_2(ram_reg_5),
        .\src_buf1_0_V_reg_352_reg[7] (\src_buf1_0_V_reg_352_reg[7]_0 ),
        .\src_buf1_0_V_reg_352_reg[7]_0 (\src_buf1_0_V_reg_352_reg[7]_2 ),
        .\src_buf1_V_reg_364_reg[7] (\src_buf1_V_reg_364_reg[7] ),
        .\src_buf3_0_V_reg_339_reg[7] (\src_buf3_0_V_reg_339_reg[7] ),
        .\src_buf3_0_V_reg_339_reg[7]_0 (\src_buf3_0_V_reg_339_reg[7]_0 ),
        .\src_buf3_V_reg_302_reg[7] (\src_buf3_V_reg_302_reg[7] ),
        .tmp_9_reg_772_pp1_iter3_reg(tmp_9_reg_772_pp1_iter3_reg),
        .tmp_9_reg_772_pp1_iter4_reg(tmp_9_reg_772_pp1_iter4_reg));
endmodule

module system_sobel_ip_0_1_xFSobelFilter3x3
   (ram_reg,
    D,
    Sobel_Block_xFSobelF_U0_ap_ready,
    ram_reg_0,
    E,
    \mOutPtr_reg[1] ,
    \SRL_SIG_reg[1][0] ,
    \mOutPtr_reg[1]_0 ,
    Sobel_Block_xFSobelF_U0_p_src_V_V_read,
    ram_reg_1,
    ram_reg_2,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    grp_xFSobelFilter3x3_fu_38_ap_start_reg_reg,
    ap_clk,
    DIADI,
    \mOutPtr_reg[1]_1 ,
    \mOutPtr_reg[0] ,
    Q,
    ap_rst_n_inv,
    ap_rst_n,
    grp_xFSobelFilter3x3_fu_38_ap_start_reg,
    p_src_V_V_empty_n,
    \ap_CS_fsm_reg[1]_0 ,
    Sobel_Block_xFSobelF_U0_ap_start,
    p_src_mat_rows_read_c_empty_n,
    p_src_mat_cols_read_c_empty_n,
    p_dsty_V_V_full_n,
    p_dstx_V_V_full_n,
    \tmp_21_reg_65_reg[15] ,
    \ap_CS_fsm_reg[0]_0 );
  output ram_reg;
  output [1:0]D;
  output Sobel_Block_xFSobelF_U0_ap_ready;
  output [0:0]ram_reg_0;
  output [0:0]E;
  output \mOutPtr_reg[1] ;
  output [0:0]\SRL_SIG_reg[1][0] ;
  output \mOutPtr_reg[1]_0 ;
  output Sobel_Block_xFSobelF_U0_p_src_V_V_read;
  output ram_reg_1;
  output ram_reg_2;
  output [7:0]\SRL_SIG_reg[0][7] ;
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  output grp_xFSobelFilter3x3_fu_38_ap_start_reg_reg;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]\mOutPtr_reg[1]_1 ;
  input [7:0]\mOutPtr_reg[0] ;
  input [15:0]Q;
  input ap_rst_n_inv;
  input ap_rst_n;
  input grp_xFSobelFilter3x3_fu_38_ap_start_reg;
  input p_src_V_V_empty_n;
  input [1:0]\ap_CS_fsm_reg[1]_0 ;
  input Sobel_Block_xFSobelF_U0_ap_start;
  input p_src_mat_rows_read_c_empty_n;
  input p_src_mat_cols_read_c_empty_n;
  input p_dsty_V_V_full_n;
  input p_dstx_V_V_full_n;
  input [15:0]\tmp_21_reg_65_reg[15] ;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;

  wire [1:0]D;
  wire [7:0]DIADI;
  wire [0:0]E;
  wire [7:0]GradientValuesX_0_V_2_reg_846;
  wire GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_0;
  wire GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_1;
  wire GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_2;
  wire GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_3;
  wire GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_4;
  wire GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_5;
  wire GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_6;
  wire GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_7;
  wire GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_8;
  wire [7:0]GradientValuesX_0_V_reg_836;
  wire \GradientValuesX_0_V_reg_836[7]_i_2_n_0 ;
  wire [7:0]GradientValuesY_0_V_2_reg_851;
  wire GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_0;
  wire GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_1;
  wire GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_2;
  wire GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_3;
  wire GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_4;
  wire GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_5;
  wire GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_6;
  wire GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_7;
  wire GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_8;
  wire [7:0]GradientValuesY_0_V_reg_841;
  wire [15:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire Sobel_Block_xFSobelF_U0_ap_ready;
  wire Sobel_Block_xFSobelF_U0_ap_start;
  wire Sobel_Block_xFSobelF_U0_p_src_V_V_read;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [6:0]ap_NS_fsm;
  wire ap_NS_fsm145_out;
  wire ap_NS_fsm146_out;
  wire ap_block_pp0_stage0_subdone47_out__1;
  wire ap_block_pp1_stage0_subdone;
  wire ap_block_pp1_stage0_subdone7_in;
  wire ap_clk;
  wire ap_condition_350__0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter0_i_2__2_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter00;
  wire ap_enable_reg_pp1_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter2_i_1_n_0;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter3_i_1_n_0;
  wire ap_enable_reg_pp1_iter4_i_1_n_0;
  wire ap_enable_reg_pp1_iter4_reg_n_0;
  wire ap_enable_reg_pp1_iter5_i_1_n_0;
  wire ap_enable_reg_pp1_iter5_reg_n_0;
  wire [7:0]ap_phi_mux_src_buf1_V_phi_fu_368_p4;
  wire [7:0]ap_phi_mux_src_buf3_V_phi_fu_306_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]buf0_V_fu_637_p5;
  wire [7:0]buf0_V_reg_821;
  wire buf0_V_reg_8210;
  wire [7:0]buf1_V_fu_647_p5;
  wire [7:0]buf1_V_reg_826;
  wire [7:0]buf2_V_fu_657_p5;
  wire [7:0]buf2_V_reg_831;
  wire buf_0_V_U_n_10;
  wire buf_0_V_U_n_11;
  wire buf_0_V_U_n_12;
  wire buf_0_V_U_n_13;
  wire buf_0_V_U_n_14;
  wire buf_0_V_U_n_15;
  wire buf_0_V_U_n_16;
  wire buf_0_V_U_n_17;
  wire buf_0_V_U_n_19;
  wire buf_0_V_U_n_20;
  wire buf_0_V_U_n_21;
  wire buf_0_V_U_n_22;
  wire buf_0_V_U_n_23;
  wire buf_0_V_U_n_24;
  wire buf_0_V_U_n_25;
  wire buf_0_V_U_n_26;
  wire buf_0_V_U_n_8;
  wire buf_0_V_U_n_9;
  wire [7:0]buf_0_V_q0;
  wire buf_1_V_U_n_8;
  wire buf_1_V_U_n_9;
  wire [7:0]buf_1_V_load_reg_807;
  wire buf_1_V_load_reg_8070;
  wire buf_2_V_U_n_35;
  wire buf_2_V_U_n_36;
  wire buf_2_V_U_n_37;
  wire buf_2_V_U_n_38;
  wire buf_2_V_U_n_39;
  wire buf_2_V_U_n_40;
  wire buf_2_V_U_n_41;
  wire buf_2_V_U_n_42;
  wire buf_2_V_U_n_43;
  wire buf_2_V_U_n_44;
  wire buf_2_V_U_n_45;
  wire buf_2_V_U_n_46;
  wire buf_2_V_U_n_47;
  wire buf_2_V_U_n_48;
  wire buf_2_V_U_n_49;
  wire buf_2_V_U_n_50;
  wire buf_2_V_U_n_51;
  wire buf_2_V_U_n_52;
  wire buf_2_V_U_n_53;
  wire buf_2_V_U_n_54;
  wire buf_2_V_U_n_55;
  wire buf_2_V_U_n_56;
  wire buf_2_V_U_n_57;
  wire buf_2_V_U_n_58;
  wire buf_2_V_U_n_9;
  wire [7:0]buf_2_V_load_reg_814;
  wire call_ret_xFSobel3x3_fu_377_n_0;
  wire call_ret_xFSobel3x3_fu_377_n_10;
  wire call_ret_xFSobel3x3_fu_377_n_19;
  wire call_ret_xFSobel3x3_fu_377_n_20;
  wire call_ret_xFSobel3x3_fu_377_n_21;
  wire call_ret_xFSobel3x3_fu_377_n_22;
  wire call_ret_xFSobel3x3_fu_377_n_23;
  wire call_ret_xFSobel3x3_fu_377_n_24;
  wire call_ret_xFSobel3x3_fu_377_n_25;
  wire call_ret_xFSobel3x3_fu_377_n_26;
  wire call_ret_xFSobel3x3_fu_377_n_27;
  wire call_ret_xFSobel3x3_fu_377_n_28;
  wire call_ret_xFSobel3x3_fu_377_n_29;
  wire call_ret_xFSobel3x3_fu_377_n_30;
  wire call_ret_xFSobel3x3_fu_377_n_31;
  wire call_ret_xFSobel3x3_fu_377_n_32;
  wire call_ret_xFSobel3x3_fu_377_n_33;
  wire call_ret_xFSobel3x3_fu_377_n_34;
  wire call_ret_xFSobel3x3_fu_377_n_35;
  wire call_ret_xFSobel3x3_fu_377_n_36;
  wire call_ret_xFSobel3x3_fu_377_n_37;
  wire call_ret_xFSobel3x3_fu_377_n_38;
  wire call_ret_xFSobel3x3_fu_377_n_39;
  wire call_ret_xFSobel3x3_fu_377_n_40;
  wire call_ret_xFSobel3x3_fu_377_n_41;
  wire call_ret_xFSobel3x3_fu_377_n_42;
  wire call_ret_xFSobel3x3_fu_377_n_43;
  wire call_ret_xFSobel3x3_fu_377_n_44;
  wire call_ret_xFSobel3x3_fu_377_n_45;
  wire call_ret_xFSobel3x3_fu_377_n_46;
  wire call_ret_xFSobel3x3_fu_377_n_47;
  wire call_ret_xFSobel3x3_fu_377_n_48;
  wire call_ret_xFSobel3x3_fu_377_n_9;
  wire \col_V_1_reg_776[0]_i_1_n_0 ;
  wire \col_V_1_reg_776[0]_i_3_n_0 ;
  wire \col_V_1_reg_776[0]_i_4_n_0 ;
  wire \col_V_1_reg_776[0]_i_5_n_0 ;
  wire \col_V_1_reg_776[0]_i_6_n_0 ;
  wire \col_V_1_reg_776[12]_i_2_n_0 ;
  wire \col_V_1_reg_776[4]_i_2_n_0 ;
  wire \col_V_1_reg_776[4]_i_3_n_0 ;
  wire \col_V_1_reg_776[4]_i_4_n_0 ;
  wire \col_V_1_reg_776[4]_i_5_n_0 ;
  wire \col_V_1_reg_776[8]_i_2_n_0 ;
  wire \col_V_1_reg_776[8]_i_3_n_0 ;
  wire \col_V_1_reg_776[8]_i_4_n_0 ;
  wire \col_V_1_reg_776[8]_i_5_n_0 ;
  wire [12:0]col_V_1_reg_776_reg;
  wire \col_V_1_reg_776_reg[0]_i_2_n_0 ;
  wire \col_V_1_reg_776_reg[0]_i_2_n_1 ;
  wire \col_V_1_reg_776_reg[0]_i_2_n_2 ;
  wire \col_V_1_reg_776_reg[0]_i_2_n_3 ;
  wire \col_V_1_reg_776_reg[0]_i_2_n_4 ;
  wire \col_V_1_reg_776_reg[0]_i_2_n_5 ;
  wire \col_V_1_reg_776_reg[0]_i_2_n_6 ;
  wire \col_V_1_reg_776_reg[0]_i_2_n_7 ;
  wire \col_V_1_reg_776_reg[12]_i_1_n_7 ;
  wire \col_V_1_reg_776_reg[4]_i_1_n_0 ;
  wire \col_V_1_reg_776_reg[4]_i_1_n_1 ;
  wire \col_V_1_reg_776_reg[4]_i_1_n_2 ;
  wire \col_V_1_reg_776_reg[4]_i_1_n_3 ;
  wire \col_V_1_reg_776_reg[4]_i_1_n_4 ;
  wire \col_V_1_reg_776_reg[4]_i_1_n_5 ;
  wire \col_V_1_reg_776_reg[4]_i_1_n_6 ;
  wire \col_V_1_reg_776_reg[4]_i_1_n_7 ;
  wire \col_V_1_reg_776_reg[8]_i_1_n_0 ;
  wire \col_V_1_reg_776_reg[8]_i_1_n_1 ;
  wire \col_V_1_reg_776_reg[8]_i_1_n_2 ;
  wire \col_V_1_reg_776_reg[8]_i_1_n_3 ;
  wire \col_V_1_reg_776_reg[8]_i_1_n_4 ;
  wire \col_V_1_reg_776_reg[8]_i_1_n_5 ;
  wire \col_V_1_reg_776_reg[8]_i_1_n_6 ;
  wire \col_V_1_reg_776_reg[8]_i_1_n_7 ;
  wire \col_V_reg_717[0]_i_3_n_0 ;
  wire \col_V_reg_717[0]_i_4_n_0 ;
  wire \col_V_reg_717[0]_i_5_n_0 ;
  wire \col_V_reg_717[0]_i_6_n_0 ;
  wire \col_V_reg_717[12]_i_2_n_0 ;
  wire \col_V_reg_717[4]_i_2_n_0 ;
  wire \col_V_reg_717[4]_i_3_n_0 ;
  wire \col_V_reg_717[4]_i_4_n_0 ;
  wire \col_V_reg_717[4]_i_5_n_0 ;
  wire \col_V_reg_717[8]_i_2_n_0 ;
  wire \col_V_reg_717[8]_i_3_n_0 ;
  wire \col_V_reg_717[8]_i_4_n_0 ;
  wire \col_V_reg_717[8]_i_5_n_0 ;
  wire [12:0]col_V_reg_717_reg;
  wire \col_V_reg_717_reg[0]_i_2_n_0 ;
  wire \col_V_reg_717_reg[0]_i_2_n_1 ;
  wire \col_V_reg_717_reg[0]_i_2_n_2 ;
  wire \col_V_reg_717_reg[0]_i_2_n_3 ;
  wire \col_V_reg_717_reg[0]_i_2_n_4 ;
  wire \col_V_reg_717_reg[0]_i_2_n_5 ;
  wire \col_V_reg_717_reg[0]_i_2_n_6 ;
  wire \col_V_reg_717_reg[0]_i_2_n_7 ;
  wire \col_V_reg_717_reg[12]_i_1_n_7 ;
  wire \col_V_reg_717_reg[4]_i_1_n_0 ;
  wire \col_V_reg_717_reg[4]_i_1_n_1 ;
  wire \col_V_reg_717_reg[4]_i_1_n_2 ;
  wire \col_V_reg_717_reg[4]_i_1_n_3 ;
  wire \col_V_reg_717_reg[4]_i_1_n_4 ;
  wire \col_V_reg_717_reg[4]_i_1_n_5 ;
  wire \col_V_reg_717_reg[4]_i_1_n_6 ;
  wire \col_V_reg_717_reg[4]_i_1_n_7 ;
  wire \col_V_reg_717_reg[8]_i_1_n_0 ;
  wire \col_V_reg_717_reg[8]_i_1_n_1 ;
  wire \col_V_reg_717_reg[8]_i_1_n_2 ;
  wire \col_V_reg_717_reg[8]_i_1_n_3 ;
  wire \col_V_reg_717_reg[8]_i_1_n_4 ;
  wire \col_V_reg_717_reg[8]_i_1_n_5 ;
  wire \col_V_reg_717_reg[8]_i_1_n_6 ;
  wire \col_V_reg_717_reg[8]_i_1_n_7 ;
  wire grp_xFSobelFilter3x3_fu_38_ap_start_reg;
  wire grp_xFSobelFilter3x3_fu_38_ap_start_reg_reg;
  wire \mOutPtr[1]_i_4_n_0 ;
  wire [7:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire [7:0]\mOutPtr_reg[1]_1 ;
  wire [16:0]op2_assign_fu_450_p2;
  wire op2_assign_fu_450_p2_carry__0_n_0;
  wire op2_assign_fu_450_p2_carry__0_n_1;
  wire op2_assign_fu_450_p2_carry__0_n_2;
  wire op2_assign_fu_450_p2_carry__0_n_3;
  wire op2_assign_fu_450_p2_carry__1_n_0;
  wire op2_assign_fu_450_p2_carry__1_n_1;
  wire op2_assign_fu_450_p2_carry__1_n_2;
  wire op2_assign_fu_450_p2_carry__1_n_3;
  wire op2_assign_fu_450_p2_carry__2_n_2;
  wire op2_assign_fu_450_p2_carry__2_n_3;
  wire op2_assign_fu_450_p2_carry_n_0;
  wire op2_assign_fu_450_p2_carry_n_1;
  wire op2_assign_fu_450_p2_carry_n_2;
  wire op2_assign_fu_450_p2_carry_n_3;
  wire [16:0]op2_assign_reg_740;
  wire out_pix_4_fu_146_p2__23_carry__0_i_9_n_0;
  wire out_pix_4_fu_146_p2__23_carry__0_i_9_n_1;
  wire out_pix_4_fu_146_p2__23_carry__0_i_9_n_2;
  wire out_pix_4_fu_146_p2__23_carry__0_i_9_n_3;
  wire out_pix_4_fu_146_p2__23_carry__0_i_9_n_4;
  wire out_pix_4_fu_146_p2__23_carry__0_i_9_n_5;
  wire out_pix_4_fu_146_p2__23_carry__0_i_9_n_6;
  wire out_pix_4_fu_146_p2__23_carry__0_i_9_n_7;
  wire out_pix_4_fu_146_p2__23_carry__1_i_5_n_3;
  wire [1:0]p_01066_3_fu_574_p3;
  wire \p_01066_3_reg_759[1]_i_10_n_0 ;
  wire \p_01066_3_reg_759[1]_i_6_n_0 ;
  wire \p_01066_3_reg_759[1]_i_7_n_0 ;
  wire \p_01066_3_reg_759[1]_i_8_n_0 ;
  wire \p_01066_3_reg_759[1]_i_9_n_0 ;
  wire [1:0]p_01072_3_fu_558_p3;
  wire [1:0]p_01078_3_fu_542_p3;
  wire p_0177_0_i_reg_290;
  wire \p_0177_0_i_reg_290[12]_i_2_n_0 ;
  wire \p_0177_0_i_reg_290_reg_n_0_[0] ;
  wire \p_0177_0_i_reg_290_reg_n_0_[10] ;
  wire \p_0177_0_i_reg_290_reg_n_0_[11] ;
  wire \p_0177_0_i_reg_290_reg_n_0_[12] ;
  wire \p_0177_0_i_reg_290_reg_n_0_[1] ;
  wire \p_0177_0_i_reg_290_reg_n_0_[2] ;
  wire \p_0177_0_i_reg_290_reg_n_0_[3] ;
  wire \p_0177_0_i_reg_290_reg_n_0_[4] ;
  wire \p_0177_0_i_reg_290_reg_n_0_[5] ;
  wire \p_0177_0_i_reg_290_reg_n_0_[6] ;
  wire \p_0177_0_i_reg_290_reg_n_0_[7] ;
  wire \p_0177_0_i_reg_290_reg_n_0_[8] ;
  wire \p_0177_0_i_reg_290_reg_n_0_[9] ;
  wire p_1_reg_254;
  wire \p_1_reg_254[12]_i_2_n_0 ;
  wire \p_1_reg_254_reg_n_0_[0] ;
  wire \p_1_reg_254_reg_n_0_[10] ;
  wire \p_1_reg_254_reg_n_0_[11] ;
  wire \p_1_reg_254_reg_n_0_[12] ;
  wire \p_1_reg_254_reg_n_0_[1] ;
  wire \p_1_reg_254_reg_n_0_[2] ;
  wire \p_1_reg_254_reg_n_0_[3] ;
  wire \p_1_reg_254_reg_n_0_[4] ;
  wire \p_1_reg_254_reg_n_0_[5] ;
  wire \p_1_reg_254_reg_n_0_[6] ;
  wire \p_1_reg_254_reg_n_0_[7] ;
  wire \p_1_reg_254_reg_n_0_[8] ;
  wire \p_1_reg_254_reg_n_0_[9] ;
  wire p_2_reg_266;
  wire \p_2_reg_266_reg_n_0_[0] ;
  wire \p_2_reg_266_reg_n_0_[10] ;
  wire \p_2_reg_266_reg_n_0_[11] ;
  wire \p_2_reg_266_reg_n_0_[12] ;
  wire \p_2_reg_266_reg_n_0_[1] ;
  wire \p_2_reg_266_reg_n_0_[2] ;
  wire \p_2_reg_266_reg_n_0_[3] ;
  wire \p_2_reg_266_reg_n_0_[4] ;
  wire \p_2_reg_266_reg_n_0_[5] ;
  wire \p_2_reg_266_reg_n_0_[6] ;
  wire \p_2_reg_266_reg_n_0_[7] ;
  wire \p_2_reg_266_reg_n_0_[8] ;
  wire \p_2_reg_266_reg_n_0_[9] ;
  wire p_33_in;
  wire [1:0]p_3_fu_108;
  wire p_48_in;
  wire [1:0]p_4_fu_104;
  wire [1:0]p_5_fu_100;
  wire [12:0]p_6_reg_278;
  wire p_dstx_V_V_full_n;
  wire p_dsty_V_V_full_n;
  wire [12:0]p_s_12_reg_856;
  wire \p_s_12_reg_856[12]_i_2_n_0 ;
  wire \p_s_12_reg_856[12]_i_3_n_0 ;
  wire \p_s_12_reg_856[12]_i_4_n_0 ;
  wire p_s_12_reg_856_0;
  wire p_src_V_V_empty_n;
  wire p_src_mat_cols_read_c_empty_n;
  wire p_src_mat_rows_read_c_empty_n;
  wire ram_reg;
  wire [0:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [12:0]row_V_fu_695_p2;
  wire [12:0]row_V_reg_861;
  wire \row_V_reg_861_reg[12]_i_1_n_1 ;
  wire \row_V_reg_861_reg[12]_i_1_n_2 ;
  wire \row_V_reg_861_reg[12]_i_1_n_3 ;
  wire \row_V_reg_861_reg[4]_i_1_n_0 ;
  wire \row_V_reg_861_reg[4]_i_1_n_1 ;
  wire \row_V_reg_861_reg[4]_i_1_n_2 ;
  wire \row_V_reg_861_reg[4]_i_1_n_3 ;
  wire \row_V_reg_861_reg[8]_i_1_n_0 ;
  wire \row_V_reg_861_reg[8]_i_1_n_1 ;
  wire \row_V_reg_861_reg[8]_i_1_n_2 ;
  wire \row_V_reg_861_reg[8]_i_1_n_3 ;
  wire [12:0]row_ind_V_fu_675_p2;
  wire row_ind_V_fu_675_p2_carry__0_n_0;
  wire row_ind_V_fu_675_p2_carry__0_n_1;
  wire row_ind_V_fu_675_p2_carry__0_n_2;
  wire row_ind_V_fu_675_p2_carry__0_n_3;
  wire row_ind_V_fu_675_p2_carry__1_n_1;
  wire row_ind_V_fu_675_p2_carry__1_n_2;
  wire row_ind_V_fu_675_p2_carry__1_n_3;
  wire row_ind_V_fu_675_p2_carry_n_0;
  wire row_ind_V_fu_675_p2_carry_n_1;
  wire row_ind_V_fu_675_p2_carry_n_2;
  wire row_ind_V_fu_675_p2_carry_n_3;
  wire sel;
  wire [7:0]src_buf1_0_V_reg_352;
  wire src_buf1_0_V_reg_352_1;
  wire [7:0]src_buf1_V_reg_364;
  wire [7:0]src_buf2_0_V_reg_314;
  wire \src_buf2_0_V_reg_314[7]_i_2_n_0 ;
  wire [7:0]src_buf2_V_reg_326;
  wire [7:0]src_buf3_0_V_reg_339;
  wire [7:0]src_buf3_V_reg_302;
  wire [11:1]tmp_10_cast_fu_606_p1;
  wire \tmp_11_reg_781[10]_i_1_n_0 ;
  wire \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[0] ;
  wire \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[10] ;
  wire \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[1] ;
  wire \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[2] ;
  wire \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[3] ;
  wire \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[4] ;
  wire \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[5] ;
  wire \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[6] ;
  wire \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[7] ;
  wire \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[8] ;
  wire \tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[9] ;
  wire \tmp_11_reg_781_reg_n_0_[0] ;
  wire \tmp_11_reg_781_reg_n_0_[10] ;
  wire \tmp_11_reg_781_reg_n_0_[1] ;
  wire \tmp_11_reg_781_reg_n_0_[2] ;
  wire \tmp_11_reg_781_reg_n_0_[3] ;
  wire \tmp_11_reg_781_reg_n_0_[4] ;
  wire \tmp_11_reg_781_reg_n_0_[5] ;
  wire \tmp_11_reg_781_reg_n_0_[6] ;
  wire \tmp_11_reg_781_reg_n_0_[7] ;
  wire \tmp_11_reg_781_reg_n_0_[8] ;
  wire \tmp_11_reg_781_reg_n_0_[9] ;
  wire tmp_13_fu_631_p2;
  wire \tmp_13_reg_788[0]_i_1_n_0 ;
  wire \tmp_13_reg_788[0]_i_3_n_0 ;
  wire \tmp_13_reg_788[0]_i_4_n_0 ;
  wire \tmp_13_reg_788_pp1_iter3_reg_reg[0]_srl2_n_0 ;
  wire \tmp_13_reg_788_pp1_iter4_reg_reg[0]__0_n_0 ;
  wire \tmp_13_reg_788_reg_n_0_[0] ;
  wire [0:0]tmp_14_reg_768;
  wire tmp_1_fu_460_p2;
  wire tmp_1_fu_460_p2_carry__0_i_1_n_0;
  wire tmp_1_fu_460_p2_carry__0_i_2_n_0;
  wire tmp_1_fu_460_p2_carry__0_i_3_n_0;
  wire tmp_1_fu_460_p2_carry__0_i_4_n_0;
  wire tmp_1_fu_460_p2_carry__0_i_5_n_0;
  wire tmp_1_fu_460_p2_carry__0_i_6_n_0;
  wire tmp_1_fu_460_p2_carry__0_i_7_n_0;
  wire tmp_1_fu_460_p2_carry__0_i_8_n_0;
  wire tmp_1_fu_460_p2_carry__0_n_0;
  wire tmp_1_fu_460_p2_carry__0_n_1;
  wire tmp_1_fu_460_p2_carry__0_n_2;
  wire tmp_1_fu_460_p2_carry__0_n_3;
  wire tmp_1_fu_460_p2_carry__1_i_1_n_0;
  wire tmp_1_fu_460_p2_carry_i_1_n_0;
  wire tmp_1_fu_460_p2_carry_i_2_n_0;
  wire tmp_1_fu_460_p2_carry_i_3_n_0;
  wire tmp_1_fu_460_p2_carry_i_4_n_0;
  wire tmp_1_fu_460_p2_carry_i_5_n_0;
  wire tmp_1_fu_460_p2_carry_i_6_n_0;
  wire tmp_1_fu_460_p2_carry_i_7_n_0;
  wire tmp_1_fu_460_p2_carry_i_8_n_0;
  wire tmp_1_fu_460_p2_carry_n_0;
  wire tmp_1_fu_460_p2_carry_n_1;
  wire tmp_1_fu_460_p2_carry_n_2;
  wire tmp_1_fu_460_p2_carry_n_3;
  wire [15:0]\tmp_21_reg_65_reg[15] ;
  wire tmp_2_fu_478_p2;
  wire tmp_3_fu_484_p2;
  wire tmp_4_fu_490_p2;
  wire tmp_5_fu_582_p2;
  wire tmp_5_fu_582_p2_carry__0_i_1_n_0;
  wire tmp_5_fu_582_p2_carry__0_i_2_n_0;
  wire tmp_5_fu_582_p2_carry__0_i_3_n_0;
  wire tmp_5_fu_582_p2_carry__0_i_4_n_0;
  wire tmp_5_fu_582_p2_carry__0_i_5_n_0;
  wire tmp_5_fu_582_p2_carry__0_i_6_n_0;
  wire tmp_5_fu_582_p2_carry__0_i_7_n_0;
  wire tmp_5_fu_582_p2_carry__0_i_8_n_0;
  wire tmp_5_fu_582_p2_carry__0_n_1;
  wire tmp_5_fu_582_p2_carry__0_n_2;
  wire tmp_5_fu_582_p2_carry__0_n_3;
  wire tmp_5_fu_582_p2_carry_i_1_n_0;
  wire tmp_5_fu_582_p2_carry_i_2_n_0;
  wire tmp_5_fu_582_p2_carry_i_3_n_0;
  wire tmp_5_fu_582_p2_carry_i_4_n_0;
  wire tmp_5_fu_582_p2_carry_i_5_n_0;
  wire tmp_5_fu_582_p2_carry_i_6_n_0;
  wire tmp_5_fu_582_p2_carry_i_7_n_0;
  wire tmp_5_fu_582_p2_carry_i_8_n_0;
  wire tmp_5_fu_582_p2_carry_n_0;
  wire tmp_5_fu_582_p2_carry_n_1;
  wire tmp_5_fu_582_p2_carry_n_2;
  wire tmp_5_fu_582_p2_carry_n_3;
  wire tmp_6_fu_430_p2;
  wire tmp_6_fu_430_p2_carry__0_i_11_n_0;
  wire tmp_6_fu_430_p2_carry__0_i_12_n_0;
  wire tmp_6_fu_430_p2_carry__0_i_1_n_0;
  wire tmp_6_fu_430_p2_carry__0_i_2_n_0;
  wire tmp_6_fu_430_p2_carry__0_i_3_n_0;
  wire tmp_6_fu_430_p2_carry__0_i_4_n_0;
  wire tmp_6_fu_430_p2_carry__0_i_5_n_0;
  wire tmp_6_fu_430_p2_carry__0_i_6_n_0;
  wire tmp_6_fu_430_p2_carry__0_i_7_n_0;
  wire tmp_6_fu_430_p2_carry__0_i_8_n_0;
  wire tmp_6_fu_430_p2_carry__0_n_1;
  wire tmp_6_fu_430_p2_carry__0_n_2;
  wire tmp_6_fu_430_p2_carry__0_n_3;
  wire tmp_6_fu_430_p2_carry_i_14_n_0;
  wire tmp_6_fu_430_p2_carry_i_15_n_0;
  wire tmp_6_fu_430_p2_carry_i_16_n_0;
  wire tmp_6_fu_430_p2_carry_i_17_n_0;
  wire tmp_6_fu_430_p2_carry_i_1_n_0;
  wire tmp_6_fu_430_p2_carry_i_2_n_0;
  wire tmp_6_fu_430_p2_carry_i_3_n_0;
  wire tmp_6_fu_430_p2_carry_i_4_n_0;
  wire tmp_6_fu_430_p2_carry_i_5_n_0;
  wire tmp_6_fu_430_p2_carry_i_6_n_0;
  wire tmp_6_fu_430_p2_carry_i_7_n_0;
  wire tmp_6_fu_430_p2_carry_i_8_n_0;
  wire tmp_6_fu_430_p2_carry_n_0;
  wire tmp_6_fu_430_p2_carry_n_1;
  wire tmp_6_fu_430_p2_carry_n_2;
  wire tmp_6_fu_430_p2_carry_n_3;
  wire tmp_6_reg_713;
  wire \tmp_6_reg_713[0]_i_1_n_0 ;
  wire tmp_9_fu_610_p2;
  wire tmp_9_fu_610_p2_carry__0_i_11_n_0;
  wire tmp_9_fu_610_p2_carry__0_i_12_n_0;
  wire tmp_9_fu_610_p2_carry__0_i_1_n_0;
  wire tmp_9_fu_610_p2_carry__0_i_2_n_0;
  wire tmp_9_fu_610_p2_carry__0_i_3_n_0;
  wire tmp_9_fu_610_p2_carry__0_i_4_n_0;
  wire tmp_9_fu_610_p2_carry__0_i_5_n_0;
  wire tmp_9_fu_610_p2_carry__0_i_6_n_0;
  wire tmp_9_fu_610_p2_carry__0_i_7_n_0;
  wire tmp_9_fu_610_p2_carry__0_i_8_n_0;
  wire tmp_9_fu_610_p2_carry__0_n_1;
  wire tmp_9_fu_610_p2_carry__0_n_2;
  wire tmp_9_fu_610_p2_carry__0_n_3;
  wire tmp_9_fu_610_p2_carry_i_14_n_0;
  wire tmp_9_fu_610_p2_carry_i_15_n_0;
  wire tmp_9_fu_610_p2_carry_i_16_n_0;
  wire tmp_9_fu_610_p2_carry_i_17_n_0;
  wire tmp_9_fu_610_p2_carry_i_1_n_0;
  wire tmp_9_fu_610_p2_carry_i_2_n_0;
  wire tmp_9_fu_610_p2_carry_i_3_n_0;
  wire tmp_9_fu_610_p2_carry_i_4_n_0;
  wire tmp_9_fu_610_p2_carry_i_5_n_0;
  wire tmp_9_fu_610_p2_carry_i_6_n_0;
  wire tmp_9_fu_610_p2_carry_i_7_n_0;
  wire tmp_9_fu_610_p2_carry_i_8_n_0;
  wire tmp_9_fu_610_p2_carry_n_0;
  wire tmp_9_fu_610_p2_carry_n_1;
  wire tmp_9_fu_610_p2_carry_n_2;
  wire tmp_9_fu_610_p2_carry_n_3;
  wire tmp_9_reg_772;
  wire \tmp_9_reg_772[0]_i_1_n_0 ;
  wire tmp_9_reg_772_pp1_iter1_reg;
  wire \tmp_9_reg_772_pp1_iter1_reg[0]_i_1_n_0 ;
  wire tmp_9_reg_772_pp1_iter2_reg;
  wire tmp_9_reg_772_pp1_iter3_reg;
  wire tmp_9_reg_772_pp1_iter4_reg;
  wire [11:1]tmp_cast_fu_426_p1;
  wire [3:0]\NLW_col_V_1_reg_776_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_col_V_1_reg_776_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_col_V_reg_717_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_col_V_reg_717_reg[12]_i_1_O_UNCONNECTED ;
  wire [2:2]NLW_op2_assign_fu_450_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_op2_assign_fu_450_p2_carry__2_O_UNCONNECTED;
  wire [3:1]NLW_out_pix_4_fu_146_p2__23_carry__1_i_5_CO_UNCONNECTED;
  wire [3:0]NLW_out_pix_4_fu_146_p2__23_carry__1_i_5_O_UNCONNECTED;
  wire [3:3]\NLW_row_V_reg_861_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_row_ind_V_fu_675_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_1_fu_460_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_1_fu_460_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_tmp_1_fu_460_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_1_fu_460_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_5_fu_582_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_5_fu_582_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_6_fu_430_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_6_fu_430_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_9_fu_610_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_9_fu_610_p2_carry__0_O_UNCONNECTED;

  FDSE \GradientValuesX_0_V_2_reg_846_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_0),
        .Q(GradientValuesX_0_V_2_reg_846[0]),
        .S(GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_8));
  FDSE \GradientValuesX_0_V_2_reg_846_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_1),
        .Q(GradientValuesX_0_V_2_reg_846[1]),
        .S(GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_8));
  FDSE \GradientValuesX_0_V_2_reg_846_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_2),
        .Q(GradientValuesX_0_V_2_reg_846[2]),
        .S(GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_8));
  FDSE \GradientValuesX_0_V_2_reg_846_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_3),
        .Q(GradientValuesX_0_V_2_reg_846[3]),
        .S(GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_8));
  FDSE \GradientValuesX_0_V_2_reg_846_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_4),
        .Q(GradientValuesX_0_V_2_reg_846[4]),
        .S(GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_8));
  FDSE \GradientValuesX_0_V_2_reg_846_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_5),
        .Q(GradientValuesX_0_V_2_reg_846[5]),
        .S(GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_8));
  FDSE \GradientValuesX_0_V_2_reg_846_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_6),
        .Q(GradientValuesX_0_V_2_reg_846[6]),
        .S(GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_8));
  FDSE \GradientValuesX_0_V_2_reg_846_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_7),
        .Q(GradientValuesX_0_V_2_reg_846[7]),
        .S(GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_8));
  system_sobel_ip_0_1_xFGradientX3x3_0_0_s GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394
       (.\GradientValuesX_0_V_2_reg_846_reg[0] (GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_0),
        .\GradientValuesX_0_V_2_reg_846_reg[1] (GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_1),
        .\GradientValuesX_0_V_2_reg_846_reg[2] (GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_2),
        .\GradientValuesX_0_V_2_reg_846_reg[3] (GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_3),
        .\GradientValuesX_0_V_2_reg_846_reg[4] (GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_4),
        .\GradientValuesX_0_V_2_reg_846_reg[5] (GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_5),
        .\GradientValuesX_0_V_2_reg_846_reg[6] (GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_6),
        .\GradientValuesX_0_V_2_reg_846_reg[7] (GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_7),
        .\GradientValuesX_0_V_2_reg_846_reg[7]_0 (GradientValuesX_0_V_2_xFGradientX3x3_0_0_s_fu_394_n_8),
        .Q(src_buf2_V_reg_326),
        .\ap_CS_fsm_reg[5] (ap_CS_fsm_state12),
        .\src_buf1_V_reg_364_reg[7] (src_buf1_V_reg_364),
        .\src_buf3_V_reg_302_reg[7] (src_buf3_V_reg_302));
  LUT2 #(
    .INIT(4'h2)) 
    \GradientValuesX_0_V_reg_836[7]_i_2 
       (.I0(tmp_9_reg_772_pp1_iter3_reg),
        .I1(ap_block_pp1_stage0_subdone),
        .O(\GradientValuesX_0_V_reg_836[7]_i_2_n_0 ));
  FDSE \GradientValuesX_0_V_reg_836_reg[0] 
       (.C(ap_clk),
        .CE(\GradientValuesX_0_V_reg_836[7]_i_2_n_0 ),
        .D(call_ret_xFSobel3x3_fu_377_n_19),
        .Q(GradientValuesX_0_V_reg_836[0]),
        .S(call_ret_xFSobel3x3_fu_377_n_36));
  FDSE \GradientValuesX_0_V_reg_836_reg[1] 
       (.C(ap_clk),
        .CE(\GradientValuesX_0_V_reg_836[7]_i_2_n_0 ),
        .D(call_ret_xFSobel3x3_fu_377_n_20),
        .Q(GradientValuesX_0_V_reg_836[1]),
        .S(call_ret_xFSobel3x3_fu_377_n_36));
  FDSE \GradientValuesX_0_V_reg_836_reg[2] 
       (.C(ap_clk),
        .CE(\GradientValuesX_0_V_reg_836[7]_i_2_n_0 ),
        .D(call_ret_xFSobel3x3_fu_377_n_21),
        .Q(GradientValuesX_0_V_reg_836[2]),
        .S(call_ret_xFSobel3x3_fu_377_n_36));
  FDSE \GradientValuesX_0_V_reg_836_reg[3] 
       (.C(ap_clk),
        .CE(\GradientValuesX_0_V_reg_836[7]_i_2_n_0 ),
        .D(call_ret_xFSobel3x3_fu_377_n_22),
        .Q(GradientValuesX_0_V_reg_836[3]),
        .S(call_ret_xFSobel3x3_fu_377_n_36));
  FDSE \GradientValuesX_0_V_reg_836_reg[4] 
       (.C(ap_clk),
        .CE(\GradientValuesX_0_V_reg_836[7]_i_2_n_0 ),
        .D(call_ret_xFSobel3x3_fu_377_n_23),
        .Q(GradientValuesX_0_V_reg_836[4]),
        .S(call_ret_xFSobel3x3_fu_377_n_36));
  FDSE \GradientValuesX_0_V_reg_836_reg[5] 
       (.C(ap_clk),
        .CE(\GradientValuesX_0_V_reg_836[7]_i_2_n_0 ),
        .D(call_ret_xFSobel3x3_fu_377_n_24),
        .Q(GradientValuesX_0_V_reg_836[5]),
        .S(call_ret_xFSobel3x3_fu_377_n_36));
  FDSE \GradientValuesX_0_V_reg_836_reg[6] 
       (.C(ap_clk),
        .CE(\GradientValuesX_0_V_reg_836[7]_i_2_n_0 ),
        .D(call_ret_xFSobel3x3_fu_377_n_25),
        .Q(GradientValuesX_0_V_reg_836[6]),
        .S(call_ret_xFSobel3x3_fu_377_n_36));
  FDSE \GradientValuesX_0_V_reg_836_reg[7] 
       (.C(ap_clk),
        .CE(\GradientValuesX_0_V_reg_836[7]_i_2_n_0 ),
        .D(call_ret_xFSobel3x3_fu_377_n_26),
        .Q(GradientValuesX_0_V_reg_836[7]),
        .S(call_ret_xFSobel3x3_fu_377_n_36));
  FDSE \GradientValuesY_0_V_2_reg_851_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_0),
        .Q(GradientValuesY_0_V_2_reg_851[0]),
        .S(GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_8));
  FDSE \GradientValuesY_0_V_2_reg_851_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_1),
        .Q(GradientValuesY_0_V_2_reg_851[1]),
        .S(GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_8));
  FDSE \GradientValuesY_0_V_2_reg_851_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_2),
        .Q(GradientValuesY_0_V_2_reg_851[2]),
        .S(GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_8));
  FDSE \GradientValuesY_0_V_2_reg_851_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_3),
        .Q(GradientValuesY_0_V_2_reg_851[3]),
        .S(GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_8));
  FDSE \GradientValuesY_0_V_2_reg_851_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_4),
        .Q(GradientValuesY_0_V_2_reg_851[4]),
        .S(GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_8));
  FDSE \GradientValuesY_0_V_2_reg_851_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_5),
        .Q(GradientValuesY_0_V_2_reg_851[5]),
        .S(GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_8));
  FDSE \GradientValuesY_0_V_2_reg_851_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_6),
        .Q(GradientValuesY_0_V_2_reg_851[6]),
        .S(GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_8));
  FDSE \GradientValuesY_0_V_2_reg_851_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_7),
        .Q(GradientValuesY_0_V_2_reg_851[7]),
        .S(GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_8));
  system_sobel_ip_0_1_xFGradientY3x3_0_0_s GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410
       (.\GradientValuesY_0_V_2_reg_851_reg[0] (GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_0),
        .\GradientValuesY_0_V_2_reg_851_reg[1] (GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_1),
        .\GradientValuesY_0_V_2_reg_851_reg[2] (GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_2),
        .\GradientValuesY_0_V_2_reg_851_reg[3] (GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_3),
        .\GradientValuesY_0_V_2_reg_851_reg[4] (GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_4),
        .\GradientValuesY_0_V_2_reg_851_reg[5] (GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_5),
        .\GradientValuesY_0_V_2_reg_851_reg[6] (GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_6),
        .\GradientValuesY_0_V_2_reg_851_reg[7] (GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_7),
        .\GradientValuesY_0_V_2_reg_851_reg[7]_0 (GradientValuesY_0_V_2_xFGradientY3x3_0_0_s_fu_410_n_8),
        .Q(src_buf1_V_reg_364),
        .\ap_CS_fsm_reg[5] (ap_CS_fsm_state12),
        .\src_buf1_0_V_reg_352_reg[7] (src_buf1_0_V_reg_352),
        .\src_buf3_0_V_reg_339_reg[7] (src_buf3_0_V_reg_339),
        .\src_buf3_V_reg_302_reg[7] (src_buf3_V_reg_302));
  FDSE \GradientValuesY_0_V_reg_841_reg[0] 
       (.C(ap_clk),
        .CE(\GradientValuesX_0_V_reg_836[7]_i_2_n_0 ),
        .D(call_ret_xFSobel3x3_fu_377_n_27),
        .Q(GradientValuesY_0_V_reg_841[0]),
        .S(call_ret_xFSobel3x3_fu_377_n_35));
  FDSE \GradientValuesY_0_V_reg_841_reg[1] 
       (.C(ap_clk),
        .CE(\GradientValuesX_0_V_reg_836[7]_i_2_n_0 ),
        .D(call_ret_xFSobel3x3_fu_377_n_28),
        .Q(GradientValuesY_0_V_reg_841[1]),
        .S(call_ret_xFSobel3x3_fu_377_n_35));
  FDSE \GradientValuesY_0_V_reg_841_reg[2] 
       (.C(ap_clk),
        .CE(\GradientValuesX_0_V_reg_836[7]_i_2_n_0 ),
        .D(call_ret_xFSobel3x3_fu_377_n_29),
        .Q(GradientValuesY_0_V_reg_841[2]),
        .S(call_ret_xFSobel3x3_fu_377_n_35));
  FDSE \GradientValuesY_0_V_reg_841_reg[3] 
       (.C(ap_clk),
        .CE(\GradientValuesX_0_V_reg_836[7]_i_2_n_0 ),
        .D(call_ret_xFSobel3x3_fu_377_n_30),
        .Q(GradientValuesY_0_V_reg_841[3]),
        .S(call_ret_xFSobel3x3_fu_377_n_35));
  FDSE \GradientValuesY_0_V_reg_841_reg[4] 
       (.C(ap_clk),
        .CE(\GradientValuesX_0_V_reg_836[7]_i_2_n_0 ),
        .D(call_ret_xFSobel3x3_fu_377_n_31),
        .Q(GradientValuesY_0_V_reg_841[4]),
        .S(call_ret_xFSobel3x3_fu_377_n_35));
  FDSE \GradientValuesY_0_V_reg_841_reg[5] 
       (.C(ap_clk),
        .CE(\GradientValuesX_0_V_reg_836[7]_i_2_n_0 ),
        .D(call_ret_xFSobel3x3_fu_377_n_32),
        .Q(GradientValuesY_0_V_reg_841[5]),
        .S(call_ret_xFSobel3x3_fu_377_n_35));
  FDSE \GradientValuesY_0_V_reg_841_reg[6] 
       (.C(ap_clk),
        .CE(\GradientValuesX_0_V_reg_836[7]_i_2_n_0 ),
        .D(call_ret_xFSobel3x3_fu_377_n_33),
        .Q(GradientValuesY_0_V_reg_841[6]),
        .S(call_ret_xFSobel3x3_fu_377_n_35));
  FDSE \GradientValuesY_0_V_reg_841_reg[7] 
       (.C(ap_clk),
        .CE(\GradientValuesX_0_V_reg_836[7]_i_2_n_0 ),
        .D(call_ret_xFSobel3x3_fu_377_n_34),
        .Q(GradientValuesY_0_V_reg_841[7]),
        .S(call_ret_xFSobel3x3_fu_377_n_35));
  LUT4 #(
    .INIT(16'hACCC)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(GradientValuesX_0_V_2_reg_846[0]),
        .I1(GradientValuesX_0_V_reg_836[0]),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(p_dsty_V_V_full_n),
        .O(\SRL_SIG_reg[0][7] [0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(GradientValuesY_0_V_2_reg_851[0]),
        .I1(GradientValuesY_0_V_reg_841[0]),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(p_dstx_V_V_full_n),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(GradientValuesX_0_V_2_reg_846[1]),
        .I1(GradientValuesX_0_V_reg_836[1]),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(p_dsty_V_V_full_n),
        .O(\SRL_SIG_reg[0][7] [1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(GradientValuesY_0_V_2_reg_851[1]),
        .I1(GradientValuesY_0_V_reg_841[1]),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(p_dstx_V_V_full_n),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(GradientValuesX_0_V_2_reg_846[2]),
        .I1(GradientValuesX_0_V_reg_836[2]),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(p_dsty_V_V_full_n),
        .O(\SRL_SIG_reg[0][7] [2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(GradientValuesY_0_V_2_reg_851[2]),
        .I1(GradientValuesY_0_V_reg_841[2]),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(p_dstx_V_V_full_n),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(GradientValuesX_0_V_2_reg_846[3]),
        .I1(GradientValuesX_0_V_reg_836[3]),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(p_dsty_V_V_full_n),
        .O(\SRL_SIG_reg[0][7] [3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(GradientValuesY_0_V_2_reg_851[3]),
        .I1(GradientValuesY_0_V_reg_841[3]),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(p_dstx_V_V_full_n),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(GradientValuesX_0_V_2_reg_846[4]),
        .I1(GradientValuesX_0_V_reg_836[4]),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(p_dsty_V_V_full_n),
        .O(\SRL_SIG_reg[0][7] [4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(GradientValuesY_0_V_2_reg_851[4]),
        .I1(GradientValuesY_0_V_reg_841[4]),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(p_dstx_V_V_full_n),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(GradientValuesX_0_V_2_reg_846[5]),
        .I1(GradientValuesX_0_V_reg_836[5]),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(p_dsty_V_V_full_n),
        .O(\SRL_SIG_reg[0][7] [5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(GradientValuesY_0_V_2_reg_851[5]),
        .I1(GradientValuesY_0_V_reg_841[5]),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(p_dstx_V_V_full_n),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(GradientValuesX_0_V_2_reg_846[6]),
        .I1(GradientValuesX_0_V_reg_836[6]),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(p_dsty_V_V_full_n),
        .O(\SRL_SIG_reg[0][7] [6]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \SRL_SIG[0][6]_i_1__3 
       (.I0(GradientValuesY_0_V_2_reg_851[6]),
        .I1(GradientValuesY_0_V_reg_841[6]),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(p_dstx_V_V_full_n),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  LUT6 #(
    .INIT(64'h8888888800000800)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(p_dstx_V_V_full_n),
        .I1(\ap_CS_fsm_reg[1]_0 [1]),
        .I2(\tmp_13_reg_788_pp1_iter4_reg_reg[0]__0_n_0 ),
        .I3(ap_enable_reg_pp1_iter5_reg_n_0),
        .I4(ap_block_pp1_stage0_subdone),
        .I5(ap_NS_fsm146_out),
        .O(E));
  LUT6 #(
    .INIT(64'h8888888800000800)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(p_dsty_V_V_full_n),
        .I1(\ap_CS_fsm_reg[1]_0 [1]),
        .I2(\tmp_13_reg_788_pp1_iter4_reg_reg[0]__0_n_0 ),
        .I3(ap_enable_reg_pp1_iter5_reg_n_0),
        .I4(ap_block_pp1_stage0_subdone),
        .I5(ap_NS_fsm146_out),
        .O(\SRL_SIG_reg[1][0] ));
  LUT4 #(
    .INIT(16'hACCC)) 
    \SRL_SIG[0][7]_i_2__2 
       (.I0(GradientValuesX_0_V_2_reg_846[7]),
        .I1(GradientValuesX_0_V_reg_836[7]),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(p_dsty_V_V_full_n),
        .O(\SRL_SIG_reg[0][7] [7]));
  LUT4 #(
    .INIT(16'hACCC)) 
    \SRL_SIG[0][7]_i_2__3 
       (.I0(GradientValuesY_0_V_2_reg_851[7]),
        .I1(GradientValuesY_0_V_reg_841[7]),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(p_dstx_V_V_full_n),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h44F4)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_fu_38_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state5),
        .I3(tmp_1_fu_460_p2),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h2EEEEEEE)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Sobel_Block_xFSobelF_U0_ap_ready),
        .I1(\ap_CS_fsm_reg[1]_0 [0]),
        .I2(Sobel_Block_xFSobelF_U0_ap_start),
        .I3(p_src_mat_rows_read_c_empty_n),
        .I4(p_src_mat_cols_read_c_empty_n),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(grp_xFSobelFilter3x3_fu_38_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_block_pp0_stage0_subdone47_out__1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(tmp_6_fu_430_p2),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hD1111111)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(Sobel_Block_xFSobelF_U0_ap_ready),
        .I1(\ap_CS_fsm_reg[1]_0 [0]),
        .I2(Sobel_Block_xFSobelF_U0_ap_start),
        .I3(p_src_mat_rows_read_c_empty_n),
        .I4(p_src_mat_cols_read_c_empty_n),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h22F20000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_CS_fsm_state5),
        .I1(tmp_1_fu_460_p2),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_xFSobelFilter3x3_fu_38_ap_start_reg),
        .I4(\ap_CS_fsm_reg[1]_0 [1]),
        .O(Sobel_Block_xFSobelF_U0_ap_ready));
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(p_src_V_V_empty_n),
        .I2(tmp_6_reg_713),
        .O(ap_block_pp0_stage0_subdone47_out__1));
  LUT6 #(
    .INIT(64'h2020002020202020)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_6_fu_430_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp_6_reg_713),
        .I4(p_src_V_V_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_CS_fsm_state4),
        .I1(\ap_CS_fsm_reg_n_0_[6] ),
        .I2(p_dstx_V_V_full_n),
        .I3(p_dsty_V_V_full_n),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_state5),
        .I1(tmp_1_fu_460_p2),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_enable_reg_pp1_iter4_reg_n_0),
        .I4(ap_enable_reg_pp1_iter3),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ap_enable_reg_pp1_iter4_reg_n_0),
        .I3(ap_block_pp1_stage0_subdone),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(ap_CS_fsm_state12),
        .I1(\ap_CS_fsm_reg_n_0_[6] ),
        .I2(p_dstx_V_V_full_n),
        .I3(p_dsty_V_V_full_n),
        .O(ap_NS_fsm[6]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(grp_xFSobelFilter3x3_fu_38_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter0_i_2__2_n_0),
        .I5(tmp_6_fu_430_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    ap_enable_reg_pp0_iter0_i_2__2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_6_reg_713),
        .I2(p_src_V_V_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_enable_reg_pp0_iter0_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000C000A0A0C000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(tmp_6_fu_430_p2),
        .I4(ap_block_pp0_stage0_subdone47_out__1),
        .I5(ap_NS_fsm145_out),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter1_i_2__0
       (.I0(grp_xFSobelFilter3x3_fu_38_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm145_out));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E000E0)) 
    ap_enable_reg_pp1_iter0_i_1__0
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter00),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(tmp_9_fu_610_p2),
        .I5(ap_block_pp1_stage0_subdone),
        .O(ap_enable_reg_pp1_iter0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp1_iter1_i_1__0
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_enable_reg_pp1_iter1),
        .O(ap_enable_reg_pp1_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp1_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp1_iter2_i_1
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_enable_reg_pp1_iter2),
        .O(ap_enable_reg_pp1_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp1_iter3_i_1
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ap_enable_reg_pp1_iter3),
        .O(ap_enable_reg_pp1_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00C0C0C0A0A0A0A0)) 
    ap_enable_reg_pp1_iter4_i_1
       (.I0(ap_enable_reg_pp1_iter3),
        .I1(ap_enable_reg_pp1_iter4_reg_n_0),
        .I2(ap_rst_n),
        .I3(tmp_1_fu_460_p2),
        .I4(ap_CS_fsm_state5),
        .I5(ap_block_pp1_stage0_subdone),
        .O(ap_enable_reg_pp1_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter4_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h08080808CC000000)) 
    ap_enable_reg_pp1_iter5_i_1
       (.I0(ap_enable_reg_pp1_iter5_reg_n_0),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp1_iter00),
        .I3(ap_enable_reg_pp1_iter3),
        .I4(ap_enable_reg_pp1_iter4_reg_n_0),
        .I5(ap_block_pp1_stage0_subdone),
        .O(ap_enable_reg_pp1_iter5_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter5_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter5_reg_n_0),
        .R(1'b0));
  FDRE \buf0_V_reg_821_reg[0] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf0_V_fu_637_p5[0]),
        .Q(buf0_V_reg_821[0]),
        .R(1'b0));
  FDRE \buf0_V_reg_821_reg[1] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf0_V_fu_637_p5[1]),
        .Q(buf0_V_reg_821[1]),
        .R(1'b0));
  FDRE \buf0_V_reg_821_reg[2] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf0_V_fu_637_p5[2]),
        .Q(buf0_V_reg_821[2]),
        .R(1'b0));
  FDRE \buf0_V_reg_821_reg[3] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf0_V_fu_637_p5[3]),
        .Q(buf0_V_reg_821[3]),
        .R(1'b0));
  FDRE \buf0_V_reg_821_reg[4] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf0_V_fu_637_p5[4]),
        .Q(buf0_V_reg_821[4]),
        .R(1'b0));
  FDRE \buf0_V_reg_821_reg[5] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf0_V_fu_637_p5[5]),
        .Q(buf0_V_reg_821[5]),
        .R(1'b0));
  FDRE \buf0_V_reg_821_reg[6] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf0_V_fu_637_p5[6]),
        .Q(buf0_V_reg_821[6]),
        .R(1'b0));
  FDRE \buf0_V_reg_821_reg[7] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf0_V_fu_637_p5[7]),
        .Q(buf0_V_reg_821[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \buf1_V_reg_826[7]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_enable_reg_pp1_iter4_reg_n_0),
        .I2(tmp_9_reg_772_pp1_iter3_reg),
        .O(buf0_V_reg_8210));
  FDRE \buf1_V_reg_826_reg[0] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf1_V_fu_647_p5[0]),
        .Q(buf1_V_reg_826[0]),
        .R(1'b0));
  FDRE \buf1_V_reg_826_reg[1] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf1_V_fu_647_p5[1]),
        .Q(buf1_V_reg_826[1]),
        .R(1'b0));
  FDRE \buf1_V_reg_826_reg[2] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf1_V_fu_647_p5[2]),
        .Q(buf1_V_reg_826[2]),
        .R(1'b0));
  FDRE \buf1_V_reg_826_reg[3] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf1_V_fu_647_p5[3]),
        .Q(buf1_V_reg_826[3]),
        .R(1'b0));
  FDRE \buf1_V_reg_826_reg[4] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf1_V_fu_647_p5[4]),
        .Q(buf1_V_reg_826[4]),
        .R(1'b0));
  FDRE \buf1_V_reg_826_reg[5] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf1_V_fu_647_p5[5]),
        .Q(buf1_V_reg_826[5]),
        .R(1'b0));
  FDRE \buf1_V_reg_826_reg[6] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf1_V_fu_647_p5[6]),
        .Q(buf1_V_reg_826[6]),
        .R(1'b0));
  FDRE \buf1_V_reg_826_reg[7] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf1_V_fu_647_p5[7]),
        .Q(buf1_V_reg_826[7]),
        .R(1'b0));
  FDRE \buf2_V_reg_831_reg[0] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf2_V_fu_657_p5[0]),
        .Q(buf2_V_reg_831[0]),
        .R(1'b0));
  FDRE \buf2_V_reg_831_reg[1] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf2_V_fu_657_p5[1]),
        .Q(buf2_V_reg_831[1]),
        .R(1'b0));
  FDRE \buf2_V_reg_831_reg[2] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf2_V_fu_657_p5[2]),
        .Q(buf2_V_reg_831[2]),
        .R(1'b0));
  FDRE \buf2_V_reg_831_reg[3] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf2_V_fu_657_p5[3]),
        .Q(buf2_V_reg_831[3]),
        .R(1'b0));
  FDRE \buf2_V_reg_831_reg[4] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf2_V_fu_657_p5[4]),
        .Q(buf2_V_reg_831[4]),
        .R(1'b0));
  FDRE \buf2_V_reg_831_reg[5] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf2_V_fu_657_p5[5]),
        .Q(buf2_V_reg_831[5]),
        .R(1'b0));
  FDRE \buf2_V_reg_831_reg[6] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf2_V_fu_657_p5[6]),
        .Q(buf2_V_reg_831[6]),
        .R(1'b0));
  FDRE \buf2_V_reg_831_reg[7] 
       (.C(ap_clk),
        .CE(buf0_V_reg_8210),
        .D(buf2_V_fu_657_p5[7]),
        .Q(buf2_V_reg_831[7]),
        .R(1'b0));
  system_sobel_ip_0_1_xFSobelFilter3x3_bkb buf_0_V_U
       (.CO(buf_0_V_U_n_16),
        .DIADI(DIADI),
        .DOBDO(buf_0_V_q0),
        .\GradientValuesY_0_V_reg_841_reg[3] ({buf_0_V_U_n_19,buf_0_V_U_n_20,buf_0_V_U_n_21,buf_0_V_U_n_22}),
        .\GradientValuesY_0_V_reg_841_reg[7] ({buf_0_V_U_n_12,buf_0_V_U_n_13,buf_0_V_U_n_14,buf_0_V_U_n_15}),
        .\GradientValuesY_0_V_reg_841_reg[7]_0 (buf_0_V_U_n_17),
        .\GradientValuesY_0_V_reg_841_reg[7]_1 ({buf_0_V_U_n_23,buf_0_V_U_n_24,buf_0_V_U_n_25,buf_0_V_U_n_26}),
        .O({buf_0_V_U_n_8,buf_0_V_U_n_9,buf_0_V_U_n_10,buf_0_V_U_n_11}),
        .Q({\tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[10] ,\tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[9] ,\tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[8] ,\tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[7] ,\tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[6] ,\tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[5] ,\tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[4] ,\tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[3] ,\tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[2] ,\tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[1] ,\tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[0] }),
        .S({call_ret_xFSobel3x3_fu_377_n_41,call_ret_xFSobel3x3_fu_377_n_42,call_ret_xFSobel3x3_fu_377_n_43,call_ret_xFSobel3x3_fu_377_n_44}),
        .\ap_CS_fsm_reg[4] ({ap_CS_fsm_pp1_stage0,ap_CS_fsm_pp0_stage0}),
        .\ap_CS_fsm_reg[4]_0 (buf_1_V_U_n_9),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_0),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .ap_phi_mux_src_buf1_V_phi_fu_368_p4(ap_phi_mux_src_buf1_V_phi_fu_368_p4),
        .ap_phi_mux_src_buf3_V_phi_fu_306_p4(ap_phi_mux_src_buf3_V_phi_fu_306_p4),
        .\p_01066_3_reg_759_reg[1] (p_5_fu_100),
        .\p_0177_0_i_reg_290_reg[10] ({\p_0177_0_i_reg_290_reg_n_0_[10] ,\p_0177_0_i_reg_290_reg_n_0_[9] ,\p_0177_0_i_reg_290_reg_n_0_[8] ,\p_0177_0_i_reg_290_reg_n_0_[7] ,\p_0177_0_i_reg_290_reg_n_0_[6] ,\p_0177_0_i_reg_290_reg_n_0_[5] ,\p_0177_0_i_reg_290_reg_n_0_[4] ,\p_0177_0_i_reg_290_reg_n_0_[3] ,\p_0177_0_i_reg_290_reg_n_0_[2] ,\p_0177_0_i_reg_290_reg_n_0_[1] ,\p_0177_0_i_reg_290_reg_n_0_[0] }),
        .\p_1_reg_254_reg[10] ({\p_1_reg_254_reg_n_0_[10] ,\p_1_reg_254_reg_n_0_[9] ,\p_1_reg_254_reg_n_0_[8] ,\p_1_reg_254_reg_n_0_[7] ,\p_1_reg_254_reg_n_0_[6] ,\p_1_reg_254_reg_n_0_[5] ,\p_1_reg_254_reg_n_0_[4] ,\p_1_reg_254_reg_n_0_[3] ,\p_1_reg_254_reg_n_0_[2] ,\p_1_reg_254_reg_n_0_[1] ,\p_1_reg_254_reg_n_0_[0] }),
        .p_33_in(p_33_in),
        .p_src_V_V_empty_n(p_src_V_V_empty_n),
        .ram_reg(ram_reg_1),
        .ram_reg_0({call_ret_xFSobel3x3_fu_377_n_45,call_ret_xFSobel3x3_fu_377_n_46,call_ret_xFSobel3x3_fu_377_n_47,call_ret_xFSobel3x3_fu_377_n_48}),
        .ram_reg_1(buf_1_V_load_reg_807),
        .ram_reg_2(buf_2_V_load_reg_814),
        .\src_buf3_0_V_reg_339_reg[7] (call_ret_xFSobel3x3_fu_377_n_9),
        .\tmp_14_reg_768_reg[1] ({ram_reg_0,tmp_14_reg_768}),
        .\tmp_5_reg_764_reg[0] (ram_reg),
        .tmp_6_reg_713(tmp_6_reg_713),
        .tmp_9_reg_772(tmp_9_reg_772));
  system_sobel_ip_0_1_xFSobelFilter3x3_bkb_18 buf_1_V_U
       (.Q({\tmp_11_reg_781_reg_n_0_[10] ,\tmp_11_reg_781_reg_n_0_[9] ,\tmp_11_reg_781_reg_n_0_[8] ,\tmp_11_reg_781_reg_n_0_[7] ,\tmp_11_reg_781_reg_n_0_[6] ,\tmp_11_reg_781_reg_n_0_[5] ,\tmp_11_reg_781_reg_n_0_[4] ,\tmp_11_reg_781_reg_n_0_[3] ,\tmp_11_reg_781_reg_n_0_[2] ,\tmp_11_reg_781_reg_n_0_[1] ,\tmp_11_reg_781_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[4] ({ap_CS_fsm_pp1_stage0,ap_CS_fsm_pp0_stage0}),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_0),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .\buf1_V_reg_826_reg[7] (buf_1_V_load_reg_807),
        .buf_1_V_load_reg_8070(buf_1_V_load_reg_8070),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_1 ),
        .\p_01066_3_reg_759_reg[1] (p_5_fu_100),
        .\p_0177_0_i_reg_290_reg[10] ({\p_0177_0_i_reg_290_reg_n_0_[10] ,\p_0177_0_i_reg_290_reg_n_0_[9] ,\p_0177_0_i_reg_290_reg_n_0_[8] ,\p_0177_0_i_reg_290_reg_n_0_[7] ,\p_0177_0_i_reg_290_reg_n_0_[6] ,\p_0177_0_i_reg_290_reg_n_0_[5] ,\p_0177_0_i_reg_290_reg_n_0_[4] ,\p_0177_0_i_reg_290_reg_n_0_[3] ,\p_0177_0_i_reg_290_reg_n_0_[2] ,\p_0177_0_i_reg_290_reg_n_0_[1] ,\p_0177_0_i_reg_290_reg_n_0_[0] }),
        .\p_1_reg_254_reg[10] ({\p_1_reg_254_reg_n_0_[10] ,\p_1_reg_254_reg_n_0_[9] ,\p_1_reg_254_reg_n_0_[8] ,\p_1_reg_254_reg_n_0_[7] ,\p_1_reg_254_reg_n_0_[6] ,\p_1_reg_254_reg_n_0_[5] ,\p_1_reg_254_reg_n_0_[4] ,\p_1_reg_254_reg_n_0_[3] ,\p_1_reg_254_reg_n_0_[2] ,\p_1_reg_254_reg_n_0_[1] ,\p_1_reg_254_reg_n_0_[0] }),
        .p_33_in(p_33_in),
        .p_src_V_V_empty_n(p_src_V_V_empty_n),
        .ram_reg(buf_1_V_U_n_8),
        .ram_reg_0(buf_1_V_U_n_9),
        .ram_reg_1(ram_reg_2),
        .\tmp_14_reg_768_reg[1] ({ram_reg_0,tmp_14_reg_768}),
        .\tmp_5_reg_764_reg[0] (ram_reg),
        .tmp_6_reg_713(tmp_6_reg_713),
        .tmp_9_reg_772(tmp_9_reg_772));
  system_sobel_ip_0_1_xFSobelFilter3x3_bkb_19 buf_2_V_U
       (.CO(buf_2_V_U_n_9),
        .D(buf2_V_fu_657_p5),
        .DI({buf_2_V_U_n_39,buf_2_V_U_n_40,buf_2_V_U_n_41}),
        .DOBDO(buf_0_V_q0),
        .\GradientValuesX_0_V_reg_836_reg[3] ({buf_2_V_U_n_50,buf_2_V_U_n_51,buf_2_V_U_n_52,buf_2_V_U_n_53}),
        .\GradientValuesX_0_V_reg_836_reg[7] ({buf_2_V_U_n_42,buf_2_V_U_n_43,buf_2_V_U_n_44,buf_2_V_U_n_45}),
        .\GradientValuesX_0_V_reg_836_reg[7]_0 ({buf_2_V_U_n_46,buf_2_V_U_n_47,buf_2_V_U_n_48,buf_2_V_U_n_49}),
        .\GradientValuesX_0_V_reg_836_reg[7]_1 ({buf_2_V_U_n_54,buf_2_V_U_n_55,buf_2_V_U_n_56,buf_2_V_U_n_57}),
        .\GradientValuesX_0_V_reg_836_reg[7]_2 (buf_2_V_U_n_58),
        .Q({\p_0177_0_i_reg_290_reg_n_0_[10] ,\p_0177_0_i_reg_290_reg_n_0_[9] ,\p_0177_0_i_reg_290_reg_n_0_[8] ,\p_0177_0_i_reg_290_reg_n_0_[7] ,\p_0177_0_i_reg_290_reg_n_0_[6] ,\p_0177_0_i_reg_290_reg_n_0_[5] ,\p_0177_0_i_reg_290_reg_n_0_[4] ,\p_0177_0_i_reg_290_reg_n_0_[3] ,\p_0177_0_i_reg_290_reg_n_0_[2] ,\p_0177_0_i_reg_290_reg_n_0_[1] ,\p_0177_0_i_reg_290_reg_n_0_[0] }),
        .S({buf_2_V_U_n_35,buf_2_V_U_n_36,buf_2_V_U_n_37,buf_2_V_U_n_38}),
        .\ap_CS_fsm_reg[4] (ap_CS_fsm_pp1_stage0),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter2_reg(buf_1_V_U_n_8),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .ap_enable_reg_pp1_iter5_reg(ap_enable_reg_pp1_iter5_reg_n_0),
        .\buf0_V_reg_821_reg[7] (buf0_V_fu_637_p5),
        .\buf1_V_reg_826_reg[7] (buf_2_V_load_reg_814),
        .\buf1_V_reg_826_reg[7]_0 (buf1_V_fu_647_p5),
        .buf_1_V_load_reg_8070(buf_1_V_load_reg_8070),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\p_01066_3_reg_759_reg[1] (p_5_fu_100),
        .\p_01072_3_reg_754_reg[1] (p_4_fu_104),
        .\p_01078_3_reg_749_reg[1] (p_3_fu_108),
        .p_dstx_V_V_full_n(p_dstx_V_V_full_n),
        .p_dsty_V_V_full_n(p_dsty_V_V_full_n),
        .p_src_V_V_empty_n(p_src_V_V_empty_n),
        .ram_reg(call_ret_xFSobel3x3_fu_377_n_0),
        .ram_reg_0(buf_1_V_load_reg_807),
        .\src_buf2_0_V_reg_314_reg[7] (src_buf2_0_V_reg_314),
        .\src_buf2_V_reg_326_reg[7] (src_buf2_V_reg_326),
        .\tmp_11_reg_781_reg[10] ({\tmp_11_reg_781_reg_n_0_[10] ,\tmp_11_reg_781_reg_n_0_[9] ,\tmp_11_reg_781_reg_n_0_[8] ,\tmp_11_reg_781_reg_n_0_[7] ,\tmp_11_reg_781_reg_n_0_[6] ,\tmp_11_reg_781_reg_n_0_[5] ,\tmp_11_reg_781_reg_n_0_[4] ,\tmp_11_reg_781_reg_n_0_[3] ,\tmp_11_reg_781_reg_n_0_[2] ,\tmp_11_reg_781_reg_n_0_[1] ,\tmp_11_reg_781_reg_n_0_[0] }),
        .\tmp_13_reg_788_pp1_iter4_reg_reg[0]__0 (\tmp_13_reg_788_pp1_iter4_reg_reg[0]__0_n_0 ),
        .\tmp_14_reg_768_reg[1] (ram_reg_0),
        .\tmp_5_reg_764_reg[0] (ram_reg),
        .tmp_9_reg_772(tmp_9_reg_772),
        .tmp_9_reg_772_pp1_iter2_reg(tmp_9_reg_772_pp1_iter2_reg),
        .tmp_9_reg_772_pp1_iter4_reg(tmp_9_reg_772_pp1_iter4_reg));
  system_sobel_ip_0_1_xFSobel3x3 call_ret_xFSobel3x3_fu_377
       (.CO(call_ret_xFSobel3x3_fu_377_n_10),
        .D(buf0_V_fu_637_p5),
        .DI({buf_2_V_U_n_39,buf_2_V_U_n_40,buf_2_V_U_n_41}),
        .DOBDO(buf_0_V_q0),
        .\GradientValuesX_0_V_reg_836_reg[0] (call_ret_xFSobel3x3_fu_377_n_19),
        .\GradientValuesX_0_V_reg_836_reg[1] (call_ret_xFSobel3x3_fu_377_n_20),
        .\GradientValuesX_0_V_reg_836_reg[2] (call_ret_xFSobel3x3_fu_377_n_21),
        .\GradientValuesX_0_V_reg_836_reg[3] (call_ret_xFSobel3x3_fu_377_n_22),
        .\GradientValuesX_0_V_reg_836_reg[4] (call_ret_xFSobel3x3_fu_377_n_23),
        .\GradientValuesX_0_V_reg_836_reg[5] (call_ret_xFSobel3x3_fu_377_n_24),
        .\GradientValuesX_0_V_reg_836_reg[6] (call_ret_xFSobel3x3_fu_377_n_25),
        .\GradientValuesX_0_V_reg_836_reg[7] (call_ret_xFSobel3x3_fu_377_n_0),
        .\GradientValuesX_0_V_reg_836_reg[7]_0 (call_ret_xFSobel3x3_fu_377_n_26),
        .\GradientValuesX_0_V_reg_836_reg[7]_1 (call_ret_xFSobel3x3_fu_377_n_36),
        .\GradientValuesX_0_V_reg_836_reg[7]_2 ({call_ret_xFSobel3x3_fu_377_n_37,call_ret_xFSobel3x3_fu_377_n_38,call_ret_xFSobel3x3_fu_377_n_39,call_ret_xFSobel3x3_fu_377_n_40}),
        .\GradientValuesY_0_V_reg_841_reg[0] (call_ret_xFSobel3x3_fu_377_n_27),
        .\GradientValuesY_0_V_reg_841_reg[1] (call_ret_xFSobel3x3_fu_377_n_28),
        .\GradientValuesY_0_V_reg_841_reg[2] (call_ret_xFSobel3x3_fu_377_n_29),
        .\GradientValuesY_0_V_reg_841_reg[3] (call_ret_xFSobel3x3_fu_377_n_30),
        .\GradientValuesY_0_V_reg_841_reg[3]_0 ({call_ret_xFSobel3x3_fu_377_n_41,call_ret_xFSobel3x3_fu_377_n_42,call_ret_xFSobel3x3_fu_377_n_43,call_ret_xFSobel3x3_fu_377_n_44}),
        .\GradientValuesY_0_V_reg_841_reg[4] (call_ret_xFSobel3x3_fu_377_n_31),
        .\GradientValuesY_0_V_reg_841_reg[5] (call_ret_xFSobel3x3_fu_377_n_32),
        .\GradientValuesY_0_V_reg_841_reg[6] (call_ret_xFSobel3x3_fu_377_n_33),
        .\GradientValuesY_0_V_reg_841_reg[7] (call_ret_xFSobel3x3_fu_377_n_9),
        .\GradientValuesY_0_V_reg_841_reg[7]_0 (call_ret_xFSobel3x3_fu_377_n_34),
        .\GradientValuesY_0_V_reg_841_reg[7]_1 (call_ret_xFSobel3x3_fu_377_n_35),
        .\GradientValuesY_0_V_reg_841_reg[7]_2 ({call_ret_xFSobel3x3_fu_377_n_45,call_ret_xFSobel3x3_fu_377_n_46,call_ret_xFSobel3x3_fu_377_n_47,call_ret_xFSobel3x3_fu_377_n_48}),
        .O({buf_0_V_U_n_8,buf_0_V_U_n_9,buf_0_V_U_n_10,buf_0_V_U_n_11}),
        .Q(src_buf1_0_V_reg_352),
        .S({buf_2_V_U_n_35,buf_2_V_U_n_36,buf_2_V_U_n_37,buf_2_V_U_n_38}),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_enable_reg_pp1_iter5_reg(ap_enable_reg_pp1_iter5_reg_n_0),
        .ap_phi_mux_src_buf1_V_phi_fu_368_p4(ap_phi_mux_src_buf1_V_phi_fu_368_p4),
        .ap_phi_mux_src_buf3_V_phi_fu_306_p4(ap_phi_mux_src_buf3_V_phi_fu_306_p4),
        .\buf0_V_reg_821_reg[7] (buf0_V_reg_821),
        .\buf2_V_reg_831_reg[7] (buf2_V_reg_831),
        .\p_01078_3_reg_749_reg[1] (p_3_fu_108),
        .ram_reg({buf_2_V_U_n_50,buf_2_V_U_n_51,buf_2_V_U_n_52,buf_2_V_U_n_53}),
        .ram_reg_0({buf_2_V_U_n_54,buf_2_V_U_n_55,buf_2_V_U_n_56,buf_2_V_U_n_57}),
        .ram_reg_1({buf_0_V_U_n_19,buf_0_V_U_n_20,buf_0_V_U_n_21,buf_0_V_U_n_22}),
        .ram_reg_2({buf_0_V_U_n_23,buf_0_V_U_n_24,buf_0_V_U_n_25,buf_0_V_U_n_26}),
        .ram_reg_3(buf_2_V_U_n_9),
        .ram_reg_4(buf_1_V_load_reg_807),
        .ram_reg_5(buf_2_V_load_reg_814),
        .\src_buf1_0_V_reg_352_reg[7] (out_pix_4_fu_146_p2__23_carry__1_i_5_n_3),
        .\src_buf1_0_V_reg_352_reg[7]_0 (buf_0_V_U_n_16),
        .\src_buf1_0_V_reg_352_reg[7]_1 ({out_pix_4_fu_146_p2__23_carry__0_i_9_n_4,out_pix_4_fu_146_p2__23_carry__0_i_9_n_5,out_pix_4_fu_146_p2__23_carry__0_i_9_n_6,out_pix_4_fu_146_p2__23_carry__0_i_9_n_7}),
        .\src_buf1_0_V_reg_352_reg[7]_2 ({buf_0_V_U_n_12,buf_0_V_U_n_13,buf_0_V_U_n_14,buf_0_V_U_n_15}),
        .\src_buf1_V_reg_364_reg[7] (src_buf1_V_reg_364),
        .\src_buf2_0_V_reg_314_reg[7] ({buf_2_V_U_n_42,buf_2_V_U_n_43,buf_2_V_U_n_44,buf_2_V_U_n_45}),
        .\src_buf2_V_reg_326_reg[6] ({buf_2_V_U_n_46,buf_2_V_U_n_47,buf_2_V_U_n_48,buf_2_V_U_n_49}),
        .\src_buf2_V_reg_326_reg[7] (buf_2_V_U_n_58),
        .\src_buf3_0_V_reg_339_reg[7] (src_buf3_0_V_reg_339),
        .\src_buf3_0_V_reg_339_reg[7]_0 (buf_0_V_U_n_17),
        .\src_buf3_V_reg_302_reg[7] (src_buf3_V_reg_302),
        .tmp_9_reg_772_pp1_iter3_reg(tmp_9_reg_772_pp1_iter3_reg),
        .tmp_9_reg_772_pp1_iter4_reg(tmp_9_reg_772_pp1_iter4_reg));
  LUT3 #(
    .INIT(8'h20)) 
    \col_V_1_reg_776[0]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_enable_reg_pp1_iter0),
        .O(\col_V_1_reg_776[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_1_reg_776[0]_i_3 
       (.I0(col_V_1_reg_776_reg[3]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(tmp_9_reg_772),
        .I4(\p_0177_0_i_reg_290_reg_n_0_[3] ),
        .O(\col_V_1_reg_776[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_1_reg_776[0]_i_4 
       (.I0(col_V_1_reg_776_reg[2]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(tmp_9_reg_772),
        .I4(\p_0177_0_i_reg_290_reg_n_0_[2] ),
        .O(\col_V_1_reg_776[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_1_reg_776[0]_i_5 
       (.I0(col_V_1_reg_776_reg[1]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(tmp_9_reg_772),
        .I4(\p_0177_0_i_reg_290_reg_n_0_[1] ),
        .O(\col_V_1_reg_776[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1555D555)) 
    \col_V_1_reg_776[0]_i_6 
       (.I0(\p_0177_0_i_reg_290_reg_n_0_[0] ),
        .I1(tmp_9_reg_772),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(col_V_1_reg_776_reg[0]),
        .O(\col_V_1_reg_776[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_1_reg_776[12]_i_2 
       (.I0(col_V_1_reg_776_reg[12]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(tmp_9_reg_772),
        .I4(\p_0177_0_i_reg_290_reg_n_0_[12] ),
        .O(\col_V_1_reg_776[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_1_reg_776[4]_i_2 
       (.I0(col_V_1_reg_776_reg[7]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(tmp_9_reg_772),
        .I4(\p_0177_0_i_reg_290_reg_n_0_[7] ),
        .O(\col_V_1_reg_776[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_1_reg_776[4]_i_3 
       (.I0(col_V_1_reg_776_reg[6]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(tmp_9_reg_772),
        .I4(\p_0177_0_i_reg_290_reg_n_0_[6] ),
        .O(\col_V_1_reg_776[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_1_reg_776[4]_i_4 
       (.I0(col_V_1_reg_776_reg[5]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(tmp_9_reg_772),
        .I4(\p_0177_0_i_reg_290_reg_n_0_[5] ),
        .O(\col_V_1_reg_776[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_1_reg_776[4]_i_5 
       (.I0(col_V_1_reg_776_reg[4]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(tmp_9_reg_772),
        .I4(\p_0177_0_i_reg_290_reg_n_0_[4] ),
        .O(\col_V_1_reg_776[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_1_reg_776[8]_i_2 
       (.I0(col_V_1_reg_776_reg[11]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(tmp_9_reg_772),
        .I4(\p_0177_0_i_reg_290_reg_n_0_[11] ),
        .O(\col_V_1_reg_776[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_1_reg_776[8]_i_3 
       (.I0(col_V_1_reg_776_reg[10]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(tmp_9_reg_772),
        .I4(\p_0177_0_i_reg_290_reg_n_0_[10] ),
        .O(\col_V_1_reg_776[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_1_reg_776[8]_i_4 
       (.I0(col_V_1_reg_776_reg[9]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(tmp_9_reg_772),
        .I4(\p_0177_0_i_reg_290_reg_n_0_[9] ),
        .O(\col_V_1_reg_776[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_1_reg_776[8]_i_5 
       (.I0(col_V_1_reg_776_reg[8]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(tmp_9_reg_772),
        .I4(\p_0177_0_i_reg_290_reg_n_0_[8] ),
        .O(\col_V_1_reg_776[8]_i_5_n_0 ));
  FDRE \col_V_1_reg_776_reg[0] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_776[0]_i_1_n_0 ),
        .D(\col_V_1_reg_776_reg[0]_i_2_n_7 ),
        .Q(col_V_1_reg_776_reg[0]),
        .R(1'b0));
  CARRY4 \col_V_1_reg_776_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\col_V_1_reg_776_reg[0]_i_2_n_0 ,\col_V_1_reg_776_reg[0]_i_2_n_1 ,\col_V_1_reg_776_reg[0]_i_2_n_2 ,\col_V_1_reg_776_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\col_V_1_reg_776_reg[0]_i_2_n_4 ,\col_V_1_reg_776_reg[0]_i_2_n_5 ,\col_V_1_reg_776_reg[0]_i_2_n_6 ,\col_V_1_reg_776_reg[0]_i_2_n_7 }),
        .S({\col_V_1_reg_776[0]_i_3_n_0 ,\col_V_1_reg_776[0]_i_4_n_0 ,\col_V_1_reg_776[0]_i_5_n_0 ,\col_V_1_reg_776[0]_i_6_n_0 }));
  FDRE \col_V_1_reg_776_reg[10] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_776[0]_i_1_n_0 ),
        .D(\col_V_1_reg_776_reg[8]_i_1_n_5 ),
        .Q(col_V_1_reg_776_reg[10]),
        .R(1'b0));
  FDRE \col_V_1_reg_776_reg[11] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_776[0]_i_1_n_0 ),
        .D(\col_V_1_reg_776_reg[8]_i_1_n_4 ),
        .Q(col_V_1_reg_776_reg[11]),
        .R(1'b0));
  FDRE \col_V_1_reg_776_reg[12] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_776[0]_i_1_n_0 ),
        .D(\col_V_1_reg_776_reg[12]_i_1_n_7 ),
        .Q(col_V_1_reg_776_reg[12]),
        .R(1'b0));
  CARRY4 \col_V_1_reg_776_reg[12]_i_1 
       (.CI(\col_V_1_reg_776_reg[8]_i_1_n_0 ),
        .CO(\NLW_col_V_1_reg_776_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_col_V_1_reg_776_reg[12]_i_1_O_UNCONNECTED [3:1],\col_V_1_reg_776_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\col_V_1_reg_776[12]_i_2_n_0 }));
  FDRE \col_V_1_reg_776_reg[1] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_776[0]_i_1_n_0 ),
        .D(\col_V_1_reg_776_reg[0]_i_2_n_6 ),
        .Q(col_V_1_reg_776_reg[1]),
        .R(1'b0));
  FDRE \col_V_1_reg_776_reg[2] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_776[0]_i_1_n_0 ),
        .D(\col_V_1_reg_776_reg[0]_i_2_n_5 ),
        .Q(col_V_1_reg_776_reg[2]),
        .R(1'b0));
  FDRE \col_V_1_reg_776_reg[3] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_776[0]_i_1_n_0 ),
        .D(\col_V_1_reg_776_reg[0]_i_2_n_4 ),
        .Q(col_V_1_reg_776_reg[3]),
        .R(1'b0));
  FDRE \col_V_1_reg_776_reg[4] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_776[0]_i_1_n_0 ),
        .D(\col_V_1_reg_776_reg[4]_i_1_n_7 ),
        .Q(col_V_1_reg_776_reg[4]),
        .R(1'b0));
  CARRY4 \col_V_1_reg_776_reg[4]_i_1 
       (.CI(\col_V_1_reg_776_reg[0]_i_2_n_0 ),
        .CO({\col_V_1_reg_776_reg[4]_i_1_n_0 ,\col_V_1_reg_776_reg[4]_i_1_n_1 ,\col_V_1_reg_776_reg[4]_i_1_n_2 ,\col_V_1_reg_776_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\col_V_1_reg_776_reg[4]_i_1_n_4 ,\col_V_1_reg_776_reg[4]_i_1_n_5 ,\col_V_1_reg_776_reg[4]_i_1_n_6 ,\col_V_1_reg_776_reg[4]_i_1_n_7 }),
        .S({\col_V_1_reg_776[4]_i_2_n_0 ,\col_V_1_reg_776[4]_i_3_n_0 ,\col_V_1_reg_776[4]_i_4_n_0 ,\col_V_1_reg_776[4]_i_5_n_0 }));
  FDRE \col_V_1_reg_776_reg[5] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_776[0]_i_1_n_0 ),
        .D(\col_V_1_reg_776_reg[4]_i_1_n_6 ),
        .Q(col_V_1_reg_776_reg[5]),
        .R(1'b0));
  FDRE \col_V_1_reg_776_reg[6] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_776[0]_i_1_n_0 ),
        .D(\col_V_1_reg_776_reg[4]_i_1_n_5 ),
        .Q(col_V_1_reg_776_reg[6]),
        .R(1'b0));
  FDRE \col_V_1_reg_776_reg[7] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_776[0]_i_1_n_0 ),
        .D(\col_V_1_reg_776_reg[4]_i_1_n_4 ),
        .Q(col_V_1_reg_776_reg[7]),
        .R(1'b0));
  FDRE \col_V_1_reg_776_reg[8] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_776[0]_i_1_n_0 ),
        .D(\col_V_1_reg_776_reg[8]_i_1_n_7 ),
        .Q(col_V_1_reg_776_reg[8]),
        .R(1'b0));
  CARRY4 \col_V_1_reg_776_reg[8]_i_1 
       (.CI(\col_V_1_reg_776_reg[4]_i_1_n_0 ),
        .CO({\col_V_1_reg_776_reg[8]_i_1_n_0 ,\col_V_1_reg_776_reg[8]_i_1_n_1 ,\col_V_1_reg_776_reg[8]_i_1_n_2 ,\col_V_1_reg_776_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\col_V_1_reg_776_reg[8]_i_1_n_4 ,\col_V_1_reg_776_reg[8]_i_1_n_5 ,\col_V_1_reg_776_reg[8]_i_1_n_6 ,\col_V_1_reg_776_reg[8]_i_1_n_7 }),
        .S({\col_V_1_reg_776[8]_i_2_n_0 ,\col_V_1_reg_776[8]_i_3_n_0 ,\col_V_1_reg_776[8]_i_4_n_0 ,\col_V_1_reg_776[8]_i_5_n_0 }));
  FDRE \col_V_1_reg_776_reg[9] 
       (.C(ap_clk),
        .CE(\col_V_1_reg_776[0]_i_1_n_0 ),
        .D(\col_V_1_reg_776_reg[8]_i_1_n_6 ),
        .Q(col_V_1_reg_776_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDF000000)) 
    \col_V_reg_717[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(p_src_V_V_empty_n),
        .I2(tmp_6_reg_713),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter0),
        .O(sel));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_reg_717[0]_i_3 
       (.I0(col_V_reg_717_reg[3]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_6_reg_713),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\p_1_reg_254_reg_n_0_[3] ),
        .O(\col_V_reg_717[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_reg_717[0]_i_4 
       (.I0(col_V_reg_717_reg[2]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_6_reg_713),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\p_1_reg_254_reg_n_0_[2] ),
        .O(\col_V_reg_717[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_reg_717[0]_i_5 
       (.I0(col_V_reg_717_reg[1]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_6_reg_713),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\p_1_reg_254_reg_n_0_[1] ),
        .O(\col_V_reg_717[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1555D555)) 
    \col_V_reg_717[0]_i_6 
       (.I0(\p_1_reg_254_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_6_reg_713),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(col_V_reg_717_reg[0]),
        .O(\col_V_reg_717[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_reg_717[12]_i_2 
       (.I0(col_V_reg_717_reg[12]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_6_reg_713),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\p_1_reg_254_reg_n_0_[12] ),
        .O(\col_V_reg_717[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_reg_717[4]_i_2 
       (.I0(col_V_reg_717_reg[7]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_6_reg_713),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\p_1_reg_254_reg_n_0_[7] ),
        .O(\col_V_reg_717[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_reg_717[4]_i_3 
       (.I0(col_V_reg_717_reg[6]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_6_reg_713),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\p_1_reg_254_reg_n_0_[6] ),
        .O(\col_V_reg_717[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_reg_717[4]_i_4 
       (.I0(col_V_reg_717_reg[5]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_6_reg_713),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\p_1_reg_254_reg_n_0_[5] ),
        .O(\col_V_reg_717[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_reg_717[4]_i_5 
       (.I0(col_V_reg_717_reg[4]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_6_reg_713),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\p_1_reg_254_reg_n_0_[4] ),
        .O(\col_V_reg_717[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_reg_717[8]_i_2 
       (.I0(col_V_reg_717_reg[11]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_6_reg_713),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\p_1_reg_254_reg_n_0_[11] ),
        .O(\col_V_reg_717[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_reg_717[8]_i_3 
       (.I0(col_V_reg_717_reg[10]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_6_reg_713),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\p_1_reg_254_reg_n_0_[10] ),
        .O(\col_V_reg_717[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_reg_717[8]_i_4 
       (.I0(col_V_reg_717_reg[9]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_6_reg_713),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\p_1_reg_254_reg_n_0_[9] ),
        .O(\col_V_reg_717[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \col_V_reg_717[8]_i_5 
       (.I0(col_V_reg_717_reg[8]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_6_reg_713),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\p_1_reg_254_reg_n_0_[8] ),
        .O(\col_V_reg_717[8]_i_5_n_0 ));
  FDRE \col_V_reg_717_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_reg_717_reg[0]_i_2_n_7 ),
        .Q(col_V_reg_717_reg[0]),
        .R(1'b0));
  CARRY4 \col_V_reg_717_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\col_V_reg_717_reg[0]_i_2_n_0 ,\col_V_reg_717_reg[0]_i_2_n_1 ,\col_V_reg_717_reg[0]_i_2_n_2 ,\col_V_reg_717_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\col_V_reg_717_reg[0]_i_2_n_4 ,\col_V_reg_717_reg[0]_i_2_n_5 ,\col_V_reg_717_reg[0]_i_2_n_6 ,\col_V_reg_717_reg[0]_i_2_n_7 }),
        .S({\col_V_reg_717[0]_i_3_n_0 ,\col_V_reg_717[0]_i_4_n_0 ,\col_V_reg_717[0]_i_5_n_0 ,\col_V_reg_717[0]_i_6_n_0 }));
  FDRE \col_V_reg_717_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_reg_717_reg[8]_i_1_n_5 ),
        .Q(col_V_reg_717_reg[10]),
        .R(1'b0));
  FDRE \col_V_reg_717_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_reg_717_reg[8]_i_1_n_4 ),
        .Q(col_V_reg_717_reg[11]),
        .R(1'b0));
  FDRE \col_V_reg_717_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_reg_717_reg[12]_i_1_n_7 ),
        .Q(col_V_reg_717_reg[12]),
        .R(1'b0));
  CARRY4 \col_V_reg_717_reg[12]_i_1 
       (.CI(\col_V_reg_717_reg[8]_i_1_n_0 ),
        .CO(\NLW_col_V_reg_717_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_col_V_reg_717_reg[12]_i_1_O_UNCONNECTED [3:1],\col_V_reg_717_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\col_V_reg_717[12]_i_2_n_0 }));
  FDRE \col_V_reg_717_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_reg_717_reg[0]_i_2_n_6 ),
        .Q(col_V_reg_717_reg[1]),
        .R(1'b0));
  FDRE \col_V_reg_717_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_reg_717_reg[0]_i_2_n_5 ),
        .Q(col_V_reg_717_reg[2]),
        .R(1'b0));
  FDRE \col_V_reg_717_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_reg_717_reg[0]_i_2_n_4 ),
        .Q(col_V_reg_717_reg[3]),
        .R(1'b0));
  FDRE \col_V_reg_717_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_reg_717_reg[4]_i_1_n_7 ),
        .Q(col_V_reg_717_reg[4]),
        .R(1'b0));
  CARRY4 \col_V_reg_717_reg[4]_i_1 
       (.CI(\col_V_reg_717_reg[0]_i_2_n_0 ),
        .CO({\col_V_reg_717_reg[4]_i_1_n_0 ,\col_V_reg_717_reg[4]_i_1_n_1 ,\col_V_reg_717_reg[4]_i_1_n_2 ,\col_V_reg_717_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\col_V_reg_717_reg[4]_i_1_n_4 ,\col_V_reg_717_reg[4]_i_1_n_5 ,\col_V_reg_717_reg[4]_i_1_n_6 ,\col_V_reg_717_reg[4]_i_1_n_7 }),
        .S({\col_V_reg_717[4]_i_2_n_0 ,\col_V_reg_717[4]_i_3_n_0 ,\col_V_reg_717[4]_i_4_n_0 ,\col_V_reg_717[4]_i_5_n_0 }));
  FDRE \col_V_reg_717_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_reg_717_reg[4]_i_1_n_6 ),
        .Q(col_V_reg_717_reg[5]),
        .R(1'b0));
  FDRE \col_V_reg_717_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_reg_717_reg[4]_i_1_n_5 ),
        .Q(col_V_reg_717_reg[6]),
        .R(1'b0));
  FDRE \col_V_reg_717_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_reg_717_reg[4]_i_1_n_4 ),
        .Q(col_V_reg_717_reg[7]),
        .R(1'b0));
  FDRE \col_V_reg_717_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_reg_717_reg[8]_i_1_n_7 ),
        .Q(col_V_reg_717_reg[8]),
        .R(1'b0));
  CARRY4 \col_V_reg_717_reg[8]_i_1 
       (.CI(\col_V_reg_717_reg[4]_i_1_n_0 ),
        .CO({\col_V_reg_717_reg[8]_i_1_n_0 ,\col_V_reg_717_reg[8]_i_1_n_1 ,\col_V_reg_717_reg[8]_i_1_n_2 ,\col_V_reg_717_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\col_V_reg_717_reg[8]_i_1_n_4 ,\col_V_reg_717_reg[8]_i_1_n_5 ,\col_V_reg_717_reg[8]_i_1_n_6 ,\col_V_reg_717_reg[8]_i_1_n_7 }),
        .S({\col_V_reg_717[8]_i_2_n_0 ,\col_V_reg_717[8]_i_3_n_0 ,\col_V_reg_717[8]_i_4_n_0 ,\col_V_reg_717[8]_i_5_n_0 }));
  FDRE \col_V_reg_717_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_reg_717_reg[8]_i_1_n_6 ),
        .Q(col_V_reg_717_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    grp_xFSobelFilter3x3_fu_38_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(tmp_1_fu_460_p2),
        .I2(ap_CS_fsm_state5),
        .I3(grp_xFSobelFilter3x3_fu_38_ap_start_reg),
        .O(grp_xFSobelFilter3x3_fu_38_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h5545FFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__0 
       (.I0(ap_NS_fsm146_out),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_enable_reg_pp1_iter5_reg_n_0),
        .I3(\tmp_13_reg_788_pp1_iter4_reg_reg[0]__0_n_0 ),
        .I4(\ap_CS_fsm_reg[1]_0 [1]),
        .I5(p_dstx_V_V_full_n),
        .O(\mOutPtr_reg[1] ));
  LUT6 #(
    .INIT(64'h5545FFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__1 
       (.I0(ap_NS_fsm146_out),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_enable_reg_pp1_iter5_reg_n_0),
        .I3(\tmp_13_reg_788_pp1_iter4_reg_reg[0]__0_n_0 ),
        .I4(\ap_CS_fsm_reg[1]_0 [1]),
        .I5(p_dsty_V_V_full_n),
        .O(\mOutPtr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h8A88888888888888)) 
    \mOutPtr[1]_i_3 
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(\p_1_reg_254[12]_i_2_n_0 ),
        .I2(\mOutPtr[1]_i_4_n_0 ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ram_reg),
        .I5(tmp_9_reg_772),
        .O(Sobel_Block_xFSobelF_U0_p_src_V_V_read));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[1]_i_4 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_CS_fsm_pp1_stage0),
        .O(\mOutPtr[1]_i_4_n_0 ));
  CARRY4 op2_assign_fu_450_p2_carry
       (.CI(1'b0),
        .CO({op2_assign_fu_450_p2_carry_n_0,op2_assign_fu_450_p2_carry_n_1,op2_assign_fu_450_p2_carry_n_2,op2_assign_fu_450_p2_carry_n_3}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(op2_assign_fu_450_p2[4:1]),
        .S(Q[4:1]));
  CARRY4 op2_assign_fu_450_p2_carry__0
       (.CI(op2_assign_fu_450_p2_carry_n_0),
        .CO({op2_assign_fu_450_p2_carry__0_n_0,op2_assign_fu_450_p2_carry__0_n_1,op2_assign_fu_450_p2_carry__0_n_2,op2_assign_fu_450_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(op2_assign_fu_450_p2[8:5]),
        .S(Q[8:5]));
  CARRY4 op2_assign_fu_450_p2_carry__1
       (.CI(op2_assign_fu_450_p2_carry__0_n_0),
        .CO({op2_assign_fu_450_p2_carry__1_n_0,op2_assign_fu_450_p2_carry__1_n_1,op2_assign_fu_450_p2_carry__1_n_2,op2_assign_fu_450_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(op2_assign_fu_450_p2[12:9]),
        .S(Q[12:9]));
  CARRY4 op2_assign_fu_450_p2_carry__2
       (.CI(op2_assign_fu_450_p2_carry__1_n_0),
        .CO({op2_assign_fu_450_p2[16],NLW_op2_assign_fu_450_p2_carry__2_CO_UNCONNECTED[2],op2_assign_fu_450_p2_carry__2_n_2,op2_assign_fu_450_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_op2_assign_fu_450_p2_carry__2_O_UNCONNECTED[3],op2_assign_fu_450_p2[15:13]}),
        .S({1'b1,Q[15:13]}));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_740[0]_i_1 
       (.I0(Q[0]),
        .O(op2_assign_fu_450_p2[0]));
  FDRE \op2_assign_reg_740_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(op2_assign_fu_450_p2[0]),
        .Q(op2_assign_reg_740[0]),
        .R(1'b0));
  FDRE \op2_assign_reg_740_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(op2_assign_fu_450_p2[10]),
        .Q(op2_assign_reg_740[10]),
        .R(1'b0));
  FDRE \op2_assign_reg_740_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(op2_assign_fu_450_p2[11]),
        .Q(op2_assign_reg_740[11]),
        .R(1'b0));
  FDRE \op2_assign_reg_740_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(op2_assign_fu_450_p2[12]),
        .Q(op2_assign_reg_740[12]),
        .R(1'b0));
  FDRE \op2_assign_reg_740_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(op2_assign_fu_450_p2[13]),
        .Q(op2_assign_reg_740[13]),
        .R(1'b0));
  FDRE \op2_assign_reg_740_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(op2_assign_fu_450_p2[14]),
        .Q(op2_assign_reg_740[14]),
        .R(1'b0));
  FDRE \op2_assign_reg_740_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(op2_assign_fu_450_p2[15]),
        .Q(op2_assign_reg_740[15]),
        .R(1'b0));
  FDRE \op2_assign_reg_740_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(op2_assign_fu_450_p2[16]),
        .Q(op2_assign_reg_740[16]),
        .R(1'b0));
  FDRE \op2_assign_reg_740_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(op2_assign_fu_450_p2[1]),
        .Q(op2_assign_reg_740[1]),
        .R(1'b0));
  FDRE \op2_assign_reg_740_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(op2_assign_fu_450_p2[2]),
        .Q(op2_assign_reg_740[2]),
        .R(1'b0));
  FDRE \op2_assign_reg_740_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(op2_assign_fu_450_p2[3]),
        .Q(op2_assign_reg_740[3]),
        .R(1'b0));
  FDRE \op2_assign_reg_740_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(op2_assign_fu_450_p2[4]),
        .Q(op2_assign_reg_740[4]),
        .R(1'b0));
  FDRE \op2_assign_reg_740_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(op2_assign_fu_450_p2[5]),
        .Q(op2_assign_reg_740[5]),
        .R(1'b0));
  FDRE \op2_assign_reg_740_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(op2_assign_fu_450_p2[6]),
        .Q(op2_assign_reg_740[6]),
        .R(1'b0));
  FDRE \op2_assign_reg_740_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(op2_assign_fu_450_p2[7]),
        .Q(op2_assign_reg_740[7]),
        .R(1'b0));
  FDRE \op2_assign_reg_740_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(op2_assign_fu_450_p2[8]),
        .Q(op2_assign_reg_740[8]),
        .R(1'b0));
  FDRE \op2_assign_reg_740_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(op2_assign_fu_450_p2[9]),
        .Q(op2_assign_reg_740[9]),
        .R(1'b0));
  CARRY4 out_pix_4_fu_146_p2__23_carry__0_i_9
       (.CI(call_ret_xFSobel3x3_fu_377_n_10),
        .CO({out_pix_4_fu_146_p2__23_carry__0_i_9_n_0,out_pix_4_fu_146_p2__23_carry__0_i_9_n_1,out_pix_4_fu_146_p2__23_carry__0_i_9_n_2,out_pix_4_fu_146_p2__23_carry__0_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(ap_phi_mux_src_buf1_V_phi_fu_368_p4[7:4]),
        .O({out_pix_4_fu_146_p2__23_carry__0_i_9_n_4,out_pix_4_fu_146_p2__23_carry__0_i_9_n_5,out_pix_4_fu_146_p2__23_carry__0_i_9_n_6,out_pix_4_fu_146_p2__23_carry__0_i_9_n_7}),
        .S({call_ret_xFSobel3x3_fu_377_n_37,call_ret_xFSobel3x3_fu_377_n_38,call_ret_xFSobel3x3_fu_377_n_39,call_ret_xFSobel3x3_fu_377_n_40}));
  CARRY4 out_pix_4_fu_146_p2__23_carry__1_i_5
       (.CI(out_pix_4_fu_146_p2__23_carry__0_i_9_n_0),
        .CO({NLW_out_pix_4_fu_146_p2__23_carry__1_i_5_CO_UNCONNECTED[3:1],out_pix_4_fu_146_p2__23_carry__1_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_pix_4_fu_146_p2__23_carry__1_i_5_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    \p_01066_3_reg_759[0]_i_1 
       (.I0(tmp_3_fu_484_p2),
        .I1(tmp_2_fu_478_p2),
        .I2(p_5_fu_100[0]),
        .I3(tmp_4_fu_490_p2),
        .O(p_01066_3_fu_574_p3[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \p_01066_3_reg_759[1]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(tmp_1_fu_460_p2),
        .O(ap_enable_reg_pp1_iter00));
  LUT4 #(
    .INIT(16'h0001)) 
    \p_01066_3_reg_759[1]_i_10 
       (.I0(\p_2_reg_266_reg_n_0_[7] ),
        .I1(\p_2_reg_266_reg_n_0_[8] ),
        .I2(\p_2_reg_266_reg_n_0_[5] ),
        .I3(\p_2_reg_266_reg_n_0_[6] ),
        .O(\p_01066_3_reg_759[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hCCDC)) 
    \p_01066_3_reg_759[1]_i_2 
       (.I0(tmp_3_fu_484_p2),
        .I1(tmp_2_fu_478_p2),
        .I2(p_5_fu_100[1]),
        .I3(tmp_4_fu_490_p2),
        .O(p_01066_3_fu_574_p3[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \p_01066_3_reg_759[1]_i_3 
       (.I0(\p_01066_3_reg_759[1]_i_6_n_0 ),
        .I1(\p_01066_3_reg_759[1]_i_7_n_0 ),
        .I2(\p_2_reg_266_reg_n_0_[6] ),
        .I3(\p_2_reg_266_reg_n_0_[7] ),
        .I4(\p_2_reg_266_reg_n_0_[4] ),
        .I5(\p_2_reg_266_reg_n_0_[5] ),
        .O(tmp_3_fu_484_p2));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \p_01066_3_reg_759[1]_i_4 
       (.I0(\p_01066_3_reg_759[1]_i_8_n_0 ),
        .I1(\p_2_reg_266_reg_n_0_[1] ),
        .I2(\p_01066_3_reg_759[1]_i_9_n_0 ),
        .I3(\p_2_reg_266_reg_n_0_[0] ),
        .I4(\p_2_reg_266_reg_n_0_[2] ),
        .I5(\p_01066_3_reg_759[1]_i_10_n_0 ),
        .O(tmp_2_fu_478_p2));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \p_01066_3_reg_759[1]_i_5 
       (.I0(\p_01066_3_reg_759[1]_i_8_n_0 ),
        .I1(\p_2_reg_266_reg_n_0_[0] ),
        .I2(\p_01066_3_reg_759[1]_i_9_n_0 ),
        .I3(\p_2_reg_266_reg_n_0_[1] ),
        .I4(\p_2_reg_266_reg_n_0_[2] ),
        .I5(\p_01066_3_reg_759[1]_i_10_n_0 ),
        .O(tmp_4_fu_490_p2));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \p_01066_3_reg_759[1]_i_6 
       (.I0(\p_2_reg_266_reg_n_0_[11] ),
        .I1(\p_2_reg_266_reg_n_0_[9] ),
        .I2(\p_2_reg_266_reg_n_0_[8] ),
        .I3(\p_2_reg_266_reg_n_0_[12] ),
        .I4(\p_2_reg_266_reg_n_0_[10] ),
        .O(\p_01066_3_reg_759[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \p_01066_3_reg_759[1]_i_7 
       (.I0(\p_2_reg_266_reg_n_0_[2] ),
        .I1(\p_2_reg_266_reg_n_0_[3] ),
        .I2(\p_2_reg_266_reg_n_0_[0] ),
        .I3(\p_2_reg_266_reg_n_0_[1] ),
        .O(\p_01066_3_reg_759[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \p_01066_3_reg_759[1]_i_8 
       (.I0(\p_2_reg_266_reg_n_0_[12] ),
        .I1(\p_2_reg_266_reg_n_0_[11] ),
        .I2(\p_2_reg_266_reg_n_0_[9] ),
        .I3(\p_2_reg_266_reg_n_0_[10] ),
        .O(\p_01066_3_reg_759[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_01066_3_reg_759[1]_i_9 
       (.I0(\p_2_reg_266_reg_n_0_[4] ),
        .I1(\p_2_reg_266_reg_n_0_[3] ),
        .O(\p_01066_3_reg_759[1]_i_9_n_0 ));
  FDRE \p_01066_3_reg_759_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(p_01066_3_fu_574_p3[0]),
        .Q(p_5_fu_100[0]),
        .R(1'b0));
  FDRE \p_01066_3_reg_759_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(p_01066_3_fu_574_p3[1]),
        .Q(p_5_fu_100[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hCCDC)) 
    \p_01072_3_reg_754[0]_i_1 
       (.I0(tmp_3_fu_484_p2),
        .I1(tmp_2_fu_478_p2),
        .I2(p_4_fu_104[0]),
        .I3(tmp_4_fu_490_p2),
        .O(p_01072_3_fu_558_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h2232)) 
    \p_01072_3_reg_754[1]_i_1 
       (.I0(tmp_3_fu_484_p2),
        .I1(tmp_2_fu_478_p2),
        .I2(p_4_fu_104[1]),
        .I3(tmp_4_fu_490_p2),
        .O(p_01072_3_fu_558_p3[1]));
  FDRE \p_01072_3_reg_754_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(p_01072_3_fu_558_p3[0]),
        .Q(p_4_fu_104[0]),
        .R(1'b0));
  FDRE \p_01072_3_reg_754_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(p_01072_3_fu_558_p3[1]),
        .Q(p_4_fu_104[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h2232)) 
    \p_01078_3_reg_749[0]_i_1 
       (.I0(tmp_3_fu_484_p2),
        .I1(tmp_2_fu_478_p2),
        .I2(p_3_fu_108[0]),
        .I3(tmp_4_fu_490_p2),
        .O(p_01078_3_fu_542_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    \p_01078_3_reg_749[1]_i_1 
       (.I0(tmp_3_fu_484_p2),
        .I1(tmp_2_fu_478_p2),
        .I2(p_3_fu_108[1]),
        .I3(tmp_4_fu_490_p2),
        .O(p_01078_3_fu_542_p3[1]));
  FDRE \p_01078_3_reg_749_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(p_01078_3_fu_542_p3[0]),
        .Q(p_3_fu_108[0]),
        .R(1'b0));
  FDRE \p_01078_3_reg_749_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(p_01078_3_fu_542_p3[1]),
        .Q(p_3_fu_108[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF7F000000000000)) 
    \p_0177_0_i_reg_290[12]_i_1 
       (.I0(tmp_9_reg_772),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(tmp_1_fu_460_p2),
        .I5(ap_CS_fsm_state5),
        .O(p_0177_0_i_reg_290));
  LUT4 #(
    .INIT(16'h0080)) 
    \p_0177_0_i_reg_290[12]_i_2 
       (.I0(tmp_9_reg_772),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_block_pp1_stage0_subdone),
        .O(\p_0177_0_i_reg_290[12]_i_2_n_0 ));
  FDRE \p_0177_0_i_reg_290_reg[0] 
       (.C(ap_clk),
        .CE(\p_0177_0_i_reg_290[12]_i_2_n_0 ),
        .D(col_V_1_reg_776_reg[0]),
        .Q(\p_0177_0_i_reg_290_reg_n_0_[0] ),
        .R(p_0177_0_i_reg_290));
  FDRE \p_0177_0_i_reg_290_reg[10] 
       (.C(ap_clk),
        .CE(\p_0177_0_i_reg_290[12]_i_2_n_0 ),
        .D(col_V_1_reg_776_reg[10]),
        .Q(\p_0177_0_i_reg_290_reg_n_0_[10] ),
        .R(p_0177_0_i_reg_290));
  FDRE \p_0177_0_i_reg_290_reg[11] 
       (.C(ap_clk),
        .CE(\p_0177_0_i_reg_290[12]_i_2_n_0 ),
        .D(col_V_1_reg_776_reg[11]),
        .Q(\p_0177_0_i_reg_290_reg_n_0_[11] ),
        .R(p_0177_0_i_reg_290));
  FDRE \p_0177_0_i_reg_290_reg[12] 
       (.C(ap_clk),
        .CE(\p_0177_0_i_reg_290[12]_i_2_n_0 ),
        .D(col_V_1_reg_776_reg[12]),
        .Q(\p_0177_0_i_reg_290_reg_n_0_[12] ),
        .R(p_0177_0_i_reg_290));
  FDRE \p_0177_0_i_reg_290_reg[1] 
       (.C(ap_clk),
        .CE(\p_0177_0_i_reg_290[12]_i_2_n_0 ),
        .D(col_V_1_reg_776_reg[1]),
        .Q(\p_0177_0_i_reg_290_reg_n_0_[1] ),
        .R(p_0177_0_i_reg_290));
  FDRE \p_0177_0_i_reg_290_reg[2] 
       (.C(ap_clk),
        .CE(\p_0177_0_i_reg_290[12]_i_2_n_0 ),
        .D(col_V_1_reg_776_reg[2]),
        .Q(\p_0177_0_i_reg_290_reg_n_0_[2] ),
        .R(p_0177_0_i_reg_290));
  FDRE \p_0177_0_i_reg_290_reg[3] 
       (.C(ap_clk),
        .CE(\p_0177_0_i_reg_290[12]_i_2_n_0 ),
        .D(col_V_1_reg_776_reg[3]),
        .Q(\p_0177_0_i_reg_290_reg_n_0_[3] ),
        .R(p_0177_0_i_reg_290));
  FDRE \p_0177_0_i_reg_290_reg[4] 
       (.C(ap_clk),
        .CE(\p_0177_0_i_reg_290[12]_i_2_n_0 ),
        .D(col_V_1_reg_776_reg[4]),
        .Q(\p_0177_0_i_reg_290_reg_n_0_[4] ),
        .R(p_0177_0_i_reg_290));
  FDRE \p_0177_0_i_reg_290_reg[5] 
       (.C(ap_clk),
        .CE(\p_0177_0_i_reg_290[12]_i_2_n_0 ),
        .D(col_V_1_reg_776_reg[5]),
        .Q(\p_0177_0_i_reg_290_reg_n_0_[5] ),
        .R(p_0177_0_i_reg_290));
  FDRE \p_0177_0_i_reg_290_reg[6] 
       (.C(ap_clk),
        .CE(\p_0177_0_i_reg_290[12]_i_2_n_0 ),
        .D(col_V_1_reg_776_reg[6]),
        .Q(\p_0177_0_i_reg_290_reg_n_0_[6] ),
        .R(p_0177_0_i_reg_290));
  FDRE \p_0177_0_i_reg_290_reg[7] 
       (.C(ap_clk),
        .CE(\p_0177_0_i_reg_290[12]_i_2_n_0 ),
        .D(col_V_1_reg_776_reg[7]),
        .Q(\p_0177_0_i_reg_290_reg_n_0_[7] ),
        .R(p_0177_0_i_reg_290));
  FDRE \p_0177_0_i_reg_290_reg[8] 
       (.C(ap_clk),
        .CE(\p_0177_0_i_reg_290[12]_i_2_n_0 ),
        .D(col_V_1_reg_776_reg[8]),
        .Q(\p_0177_0_i_reg_290_reg_n_0_[8] ),
        .R(p_0177_0_i_reg_290));
  FDRE \p_0177_0_i_reg_290_reg[9] 
       (.C(ap_clk),
        .CE(\p_0177_0_i_reg_290[12]_i_2_n_0 ),
        .D(col_V_1_reg_776_reg[9]),
        .Q(\p_0177_0_i_reg_290_reg_n_0_[9] ),
        .R(p_0177_0_i_reg_290));
  LUT6 #(
    .INIT(64'h0888888888888888)) 
    \p_1_reg_254[12]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_xFSobelFilter3x3_fu_38_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(p_src_V_V_empty_n),
        .I4(tmp_6_reg_713),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(p_1_reg_254));
  LUT4 #(
    .INIT(16'h8000)) 
    \p_1_reg_254[12]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_6_reg_713),
        .I2(p_src_V_V_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\p_1_reg_254[12]_i_2_n_0 ));
  FDRE \p_1_reg_254_reg[0] 
       (.C(ap_clk),
        .CE(\p_1_reg_254[12]_i_2_n_0 ),
        .D(col_V_reg_717_reg[0]),
        .Q(\p_1_reg_254_reg_n_0_[0] ),
        .R(p_1_reg_254));
  FDRE \p_1_reg_254_reg[10] 
       (.C(ap_clk),
        .CE(\p_1_reg_254[12]_i_2_n_0 ),
        .D(col_V_reg_717_reg[10]),
        .Q(\p_1_reg_254_reg_n_0_[10] ),
        .R(p_1_reg_254));
  FDRE \p_1_reg_254_reg[11] 
       (.C(ap_clk),
        .CE(\p_1_reg_254[12]_i_2_n_0 ),
        .D(col_V_reg_717_reg[11]),
        .Q(\p_1_reg_254_reg_n_0_[11] ),
        .R(p_1_reg_254));
  FDRE \p_1_reg_254_reg[12] 
       (.C(ap_clk),
        .CE(\p_1_reg_254[12]_i_2_n_0 ),
        .D(col_V_reg_717_reg[12]),
        .Q(\p_1_reg_254_reg_n_0_[12] ),
        .R(p_1_reg_254));
  FDRE \p_1_reg_254_reg[1] 
       (.C(ap_clk),
        .CE(\p_1_reg_254[12]_i_2_n_0 ),
        .D(col_V_reg_717_reg[1]),
        .Q(\p_1_reg_254_reg_n_0_[1] ),
        .R(p_1_reg_254));
  FDRE \p_1_reg_254_reg[2] 
       (.C(ap_clk),
        .CE(\p_1_reg_254[12]_i_2_n_0 ),
        .D(col_V_reg_717_reg[2]),
        .Q(\p_1_reg_254_reg_n_0_[2] ),
        .R(p_1_reg_254));
  FDRE \p_1_reg_254_reg[3] 
       (.C(ap_clk),
        .CE(\p_1_reg_254[12]_i_2_n_0 ),
        .D(col_V_reg_717_reg[3]),
        .Q(\p_1_reg_254_reg_n_0_[3] ),
        .R(p_1_reg_254));
  FDRE \p_1_reg_254_reg[4] 
       (.C(ap_clk),
        .CE(\p_1_reg_254[12]_i_2_n_0 ),
        .D(col_V_reg_717_reg[4]),
        .Q(\p_1_reg_254_reg_n_0_[4] ),
        .R(p_1_reg_254));
  FDRE \p_1_reg_254_reg[5] 
       (.C(ap_clk),
        .CE(\p_1_reg_254[12]_i_2_n_0 ),
        .D(col_V_reg_717_reg[5]),
        .Q(\p_1_reg_254_reg_n_0_[5] ),
        .R(p_1_reg_254));
  FDRE \p_1_reg_254_reg[6] 
       (.C(ap_clk),
        .CE(\p_1_reg_254[12]_i_2_n_0 ),
        .D(col_V_reg_717_reg[6]),
        .Q(\p_1_reg_254_reg_n_0_[6] ),
        .R(p_1_reg_254));
  FDRE \p_1_reg_254_reg[7] 
       (.C(ap_clk),
        .CE(\p_1_reg_254[12]_i_2_n_0 ),
        .D(col_V_reg_717_reg[7]),
        .Q(\p_1_reg_254_reg_n_0_[7] ),
        .R(p_1_reg_254));
  FDRE \p_1_reg_254_reg[8] 
       (.C(ap_clk),
        .CE(\p_1_reg_254[12]_i_2_n_0 ),
        .D(col_V_reg_717_reg[8]),
        .Q(\p_1_reg_254_reg_n_0_[8] ),
        .R(p_1_reg_254));
  FDRE \p_1_reg_254_reg[9] 
       (.C(ap_clk),
        .CE(\p_1_reg_254[12]_i_2_n_0 ),
        .D(col_V_reg_717_reg[9]),
        .Q(\p_1_reg_254_reg_n_0_[9] ),
        .R(p_1_reg_254));
  FDRE \p_2_reg_266_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(p_s_12_reg_856[0]),
        .Q(\p_2_reg_266_reg_n_0_[0] ),
        .R(p_2_reg_266));
  FDRE \p_2_reg_266_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(p_s_12_reg_856[10]),
        .Q(\p_2_reg_266_reg_n_0_[10] ),
        .R(p_2_reg_266));
  FDRE \p_2_reg_266_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(p_s_12_reg_856[11]),
        .Q(\p_2_reg_266_reg_n_0_[11] ),
        .R(p_2_reg_266));
  FDRE \p_2_reg_266_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(p_s_12_reg_856[12]),
        .Q(\p_2_reg_266_reg_n_0_[12] ),
        .R(p_2_reg_266));
  FDSE \p_2_reg_266_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(p_s_12_reg_856[1]),
        .Q(\p_2_reg_266_reg_n_0_[1] ),
        .S(p_2_reg_266));
  FDRE \p_2_reg_266_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(p_s_12_reg_856[2]),
        .Q(\p_2_reg_266_reg_n_0_[2] ),
        .R(p_2_reg_266));
  FDRE \p_2_reg_266_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(p_s_12_reg_856[3]),
        .Q(\p_2_reg_266_reg_n_0_[3] ),
        .R(p_2_reg_266));
  FDRE \p_2_reg_266_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(p_s_12_reg_856[4]),
        .Q(\p_2_reg_266_reg_n_0_[4] ),
        .R(p_2_reg_266));
  FDRE \p_2_reg_266_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(p_s_12_reg_856[5]),
        .Q(\p_2_reg_266_reg_n_0_[5] ),
        .R(p_2_reg_266));
  FDRE \p_2_reg_266_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(p_s_12_reg_856[6]),
        .Q(\p_2_reg_266_reg_n_0_[6] ),
        .R(p_2_reg_266));
  FDRE \p_2_reg_266_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(p_s_12_reg_856[7]),
        .Q(\p_2_reg_266_reg_n_0_[7] ),
        .R(p_2_reg_266));
  FDRE \p_2_reg_266_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(p_s_12_reg_856[8]),
        .Q(\p_2_reg_266_reg_n_0_[8] ),
        .R(p_2_reg_266));
  FDRE \p_2_reg_266_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(p_s_12_reg_856[9]),
        .Q(\p_2_reg_266_reg_n_0_[9] ),
        .R(p_2_reg_266));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \p_6_reg_278[12]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(p_dsty_V_V_full_n),
        .I2(p_dstx_V_V_full_n),
        .I3(\ap_CS_fsm_reg_n_0_[6] ),
        .O(p_2_reg_266));
  LUT3 #(
    .INIT(8'h80)) 
    \p_6_reg_278[12]_i_2 
       (.I0(\ap_CS_fsm_reg_n_0_[6] ),
        .I1(p_dstx_V_V_full_n),
        .I2(p_dsty_V_V_full_n),
        .O(ap_NS_fsm146_out));
  FDSE \p_6_reg_278_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_reg_861[0]),
        .Q(p_6_reg_278[0]),
        .S(p_2_reg_266));
  FDRE \p_6_reg_278_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_reg_861[10]),
        .Q(p_6_reg_278[10]),
        .R(p_2_reg_266));
  FDRE \p_6_reg_278_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_reg_861[11]),
        .Q(p_6_reg_278[11]),
        .R(p_2_reg_266));
  FDRE \p_6_reg_278_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_reg_861[12]),
        .Q(p_6_reg_278[12]),
        .R(p_2_reg_266));
  FDRE \p_6_reg_278_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_reg_861[1]),
        .Q(p_6_reg_278[1]),
        .R(p_2_reg_266));
  FDRE \p_6_reg_278_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_reg_861[2]),
        .Q(p_6_reg_278[2]),
        .R(p_2_reg_266));
  FDRE \p_6_reg_278_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_reg_861[3]),
        .Q(p_6_reg_278[3]),
        .R(p_2_reg_266));
  FDRE \p_6_reg_278_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_reg_861[4]),
        .Q(p_6_reg_278[4]),
        .R(p_2_reg_266));
  FDRE \p_6_reg_278_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_reg_861[5]),
        .Q(p_6_reg_278[5]),
        .R(p_2_reg_266));
  FDRE \p_6_reg_278_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_reg_861[6]),
        .Q(p_6_reg_278[6]),
        .R(p_2_reg_266));
  FDRE \p_6_reg_278_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_reg_861[7]),
        .Q(p_6_reg_278[7]),
        .R(p_2_reg_266));
  FDRE \p_6_reg_278_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_reg_861[8]),
        .Q(p_6_reg_278[8]),
        .R(p_2_reg_266));
  FDRE \p_6_reg_278_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_reg_861[9]),
        .Q(p_6_reg_278[9]),
        .R(p_2_reg_266));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \p_s_12_reg_856[0]_i_1 
       (.I0(\p_2_reg_266_reg_n_0_[0] ),
        .O(row_ind_V_fu_675_p2[0]));
  LUT4 #(
    .INIT(16'h0080)) 
    \p_s_12_reg_856[12]_i_1 
       (.I0(ap_CS_fsm_state12),
        .I1(\p_s_12_reg_856[12]_i_2_n_0 ),
        .I2(\p_s_12_reg_856[12]_i_3_n_0 ),
        .I3(\p_s_12_reg_856[12]_i_4_n_0 ),
        .O(p_s_12_reg_856_0));
  LUT4 #(
    .INIT(16'h0001)) 
    \p_s_12_reg_856[12]_i_2 
       (.I0(row_ind_V_fu_675_p2[7]),
        .I1(row_ind_V_fu_675_p2[8]),
        .I2(row_ind_V_fu_675_p2[5]),
        .I3(row_ind_V_fu_675_p2[6]),
        .O(\p_s_12_reg_856[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \p_s_12_reg_856[12]_i_3 
       (.I0(row_ind_V_fu_675_p2[3]),
        .I1(row_ind_V_fu_675_p2[4]),
        .I2(row_ind_V_fu_675_p2[12]),
        .I3(row_ind_V_fu_675_p2[2]),
        .O(\p_s_12_reg_856[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \p_s_12_reg_856[12]_i_4 
       (.I0(\p_2_reg_266_reg_n_0_[0] ),
        .I1(row_ind_V_fu_675_p2[10]),
        .I2(row_ind_V_fu_675_p2[9]),
        .I3(row_ind_V_fu_675_p2[11]),
        .I4(row_ind_V_fu_675_p2[1]),
        .O(\p_s_12_reg_856[12]_i_4_n_0 ));
  FDRE \p_s_12_reg_856_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_ind_V_fu_675_p2[0]),
        .Q(p_s_12_reg_856[0]),
        .R(p_s_12_reg_856_0));
  FDRE \p_s_12_reg_856_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_ind_V_fu_675_p2[10]),
        .Q(p_s_12_reg_856[10]),
        .R(p_s_12_reg_856_0));
  FDRE \p_s_12_reg_856_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_ind_V_fu_675_p2[11]),
        .Q(p_s_12_reg_856[11]),
        .R(p_s_12_reg_856_0));
  FDRE \p_s_12_reg_856_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_ind_V_fu_675_p2[12]),
        .Q(p_s_12_reg_856[12]),
        .R(p_s_12_reg_856_0));
  FDRE \p_s_12_reg_856_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_ind_V_fu_675_p2[1]),
        .Q(p_s_12_reg_856[1]),
        .R(p_s_12_reg_856_0));
  FDRE \p_s_12_reg_856_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_ind_V_fu_675_p2[2]),
        .Q(p_s_12_reg_856[2]),
        .R(p_s_12_reg_856_0));
  FDRE \p_s_12_reg_856_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_ind_V_fu_675_p2[3]),
        .Q(p_s_12_reg_856[3]),
        .R(p_s_12_reg_856_0));
  FDRE \p_s_12_reg_856_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_ind_V_fu_675_p2[4]),
        .Q(p_s_12_reg_856[4]),
        .R(p_s_12_reg_856_0));
  FDRE \p_s_12_reg_856_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_ind_V_fu_675_p2[5]),
        .Q(p_s_12_reg_856[5]),
        .R(p_s_12_reg_856_0));
  FDRE \p_s_12_reg_856_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_ind_V_fu_675_p2[6]),
        .Q(p_s_12_reg_856[6]),
        .R(p_s_12_reg_856_0));
  FDRE \p_s_12_reg_856_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_ind_V_fu_675_p2[7]),
        .Q(p_s_12_reg_856[7]),
        .R(p_s_12_reg_856_0));
  FDRE \p_s_12_reg_856_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_ind_V_fu_675_p2[8]),
        .Q(p_s_12_reg_856[8]),
        .R(p_s_12_reg_856_0));
  FDRE \p_s_12_reg_856_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_ind_V_fu_675_p2[9]),
        .Q(p_s_12_reg_856[9]),
        .R(p_s_12_reg_856_0));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_reg_861[0]_i_1 
       (.I0(p_6_reg_278[0]),
        .O(row_V_fu_695_p2[0]));
  FDRE \row_V_reg_861_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_V_fu_695_p2[0]),
        .Q(row_V_reg_861[0]),
        .R(1'b0));
  FDRE \row_V_reg_861_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_V_fu_695_p2[10]),
        .Q(row_V_reg_861[10]),
        .R(1'b0));
  FDRE \row_V_reg_861_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_V_fu_695_p2[11]),
        .Q(row_V_reg_861[11]),
        .R(1'b0));
  FDRE \row_V_reg_861_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_V_fu_695_p2[12]),
        .Q(row_V_reg_861[12]),
        .R(1'b0));
  CARRY4 \row_V_reg_861_reg[12]_i_1 
       (.CI(\row_V_reg_861_reg[8]_i_1_n_0 ),
        .CO({\NLW_row_V_reg_861_reg[12]_i_1_CO_UNCONNECTED [3],\row_V_reg_861_reg[12]_i_1_n_1 ,\row_V_reg_861_reg[12]_i_1_n_2 ,\row_V_reg_861_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_fu_695_p2[12:9]),
        .S(p_6_reg_278[12:9]));
  FDRE \row_V_reg_861_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_V_fu_695_p2[1]),
        .Q(row_V_reg_861[1]),
        .R(1'b0));
  FDRE \row_V_reg_861_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_V_fu_695_p2[2]),
        .Q(row_V_reg_861[2]),
        .R(1'b0));
  FDRE \row_V_reg_861_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_V_fu_695_p2[3]),
        .Q(row_V_reg_861[3]),
        .R(1'b0));
  FDRE \row_V_reg_861_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_V_fu_695_p2[4]),
        .Q(row_V_reg_861[4]),
        .R(1'b0));
  CARRY4 \row_V_reg_861_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\row_V_reg_861_reg[4]_i_1_n_0 ,\row_V_reg_861_reg[4]_i_1_n_1 ,\row_V_reg_861_reg[4]_i_1_n_2 ,\row_V_reg_861_reg[4]_i_1_n_3 }),
        .CYINIT(p_6_reg_278[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_fu_695_p2[4:1]),
        .S(p_6_reg_278[4:1]));
  FDRE \row_V_reg_861_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_V_fu_695_p2[5]),
        .Q(row_V_reg_861[5]),
        .R(1'b0));
  FDRE \row_V_reg_861_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_V_fu_695_p2[6]),
        .Q(row_V_reg_861[6]),
        .R(1'b0));
  FDRE \row_V_reg_861_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_V_fu_695_p2[7]),
        .Q(row_V_reg_861[7]),
        .R(1'b0));
  FDRE \row_V_reg_861_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_V_fu_695_p2[8]),
        .Q(row_V_reg_861[8]),
        .R(1'b0));
  CARRY4 \row_V_reg_861_reg[8]_i_1 
       (.CI(\row_V_reg_861_reg[4]_i_1_n_0 ),
        .CO({\row_V_reg_861_reg[8]_i_1_n_0 ,\row_V_reg_861_reg[8]_i_1_n_1 ,\row_V_reg_861_reg[8]_i_1_n_2 ,\row_V_reg_861_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_fu_695_p2[8:5]),
        .S(p_6_reg_278[8:5]));
  FDRE \row_V_reg_861_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(row_V_fu_695_p2[9]),
        .Q(row_V_reg_861[9]),
        .R(1'b0));
  CARRY4 row_ind_V_fu_675_p2_carry
       (.CI(1'b0),
        .CO({row_ind_V_fu_675_p2_carry_n_0,row_ind_V_fu_675_p2_carry_n_1,row_ind_V_fu_675_p2_carry_n_2,row_ind_V_fu_675_p2_carry_n_3}),
        .CYINIT(\p_2_reg_266_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_fu_675_p2[4:1]),
        .S({\p_2_reg_266_reg_n_0_[4] ,\p_2_reg_266_reg_n_0_[3] ,\p_2_reg_266_reg_n_0_[2] ,\p_2_reg_266_reg_n_0_[1] }));
  CARRY4 row_ind_V_fu_675_p2_carry__0
       (.CI(row_ind_V_fu_675_p2_carry_n_0),
        .CO({row_ind_V_fu_675_p2_carry__0_n_0,row_ind_V_fu_675_p2_carry__0_n_1,row_ind_V_fu_675_p2_carry__0_n_2,row_ind_V_fu_675_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_fu_675_p2[8:5]),
        .S({\p_2_reg_266_reg_n_0_[8] ,\p_2_reg_266_reg_n_0_[7] ,\p_2_reg_266_reg_n_0_[6] ,\p_2_reg_266_reg_n_0_[5] }));
  CARRY4 row_ind_V_fu_675_p2_carry__1
       (.CI(row_ind_V_fu_675_p2_carry__0_n_0),
        .CO({NLW_row_ind_V_fu_675_p2_carry__1_CO_UNCONNECTED[3],row_ind_V_fu_675_p2_carry__1_n_1,row_ind_V_fu_675_p2_carry__1_n_2,row_ind_V_fu_675_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_fu_675_p2[12:9]),
        .S({\p_2_reg_266_reg_n_0_[12] ,\p_2_reg_266_reg_n_0_[11] ,\p_2_reg_266_reg_n_0_[10] ,\p_2_reg_266_reg_n_0_[9] }));
  FDRE \src_buf1_0_V_reg_352_reg[0] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf0_V_reg_821[0]),
        .Q(src_buf1_0_V_reg_352[0]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf1_0_V_reg_352_reg[1] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf0_V_reg_821[1]),
        .Q(src_buf1_0_V_reg_352[1]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf1_0_V_reg_352_reg[2] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf0_V_reg_821[2]),
        .Q(src_buf1_0_V_reg_352[2]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf1_0_V_reg_352_reg[3] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf0_V_reg_821[3]),
        .Q(src_buf1_0_V_reg_352[3]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf1_0_V_reg_352_reg[4] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf0_V_reg_821[4]),
        .Q(src_buf1_0_V_reg_352[4]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf1_0_V_reg_352_reg[5] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf0_V_reg_821[5]),
        .Q(src_buf1_0_V_reg_352[5]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf1_0_V_reg_352_reg[6] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf0_V_reg_821[6]),
        .Q(src_buf1_0_V_reg_352[6]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf1_0_V_reg_352_reg[7] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf0_V_reg_821[7]),
        .Q(src_buf1_0_V_reg_352[7]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf1_V_reg_364_reg[0] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf1_0_V_reg_352[0]),
        .Q(src_buf1_V_reg_364[0]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf1_V_reg_364_reg[1] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf1_0_V_reg_352[1]),
        .Q(src_buf1_V_reg_364[1]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf1_V_reg_364_reg[2] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf1_0_V_reg_352[2]),
        .Q(src_buf1_V_reg_364[2]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf1_V_reg_364_reg[3] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf1_0_V_reg_352[3]),
        .Q(src_buf1_V_reg_364[3]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf1_V_reg_364_reg[4] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf1_0_V_reg_352[4]),
        .Q(src_buf1_V_reg_364[4]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf1_V_reg_364_reg[5] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf1_0_V_reg_352[5]),
        .Q(src_buf1_V_reg_364[5]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf1_V_reg_364_reg[6] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf1_0_V_reg_352[6]),
        .Q(src_buf1_V_reg_364[6]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf1_V_reg_364_reg[7] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf1_0_V_reg_352[7]),
        .Q(src_buf1_V_reg_364[7]),
        .R(src_buf1_0_V_reg_352_1));
  LUT5 #(
    .INIT(32'hF7000000)) 
    \src_buf2_0_V_reg_314[7]_i_1 
       (.I0(tmp_9_reg_772_pp1_iter4_reg),
        .I1(ap_enable_reg_pp1_iter5_reg_n_0),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(tmp_1_fu_460_p2),
        .I4(ap_CS_fsm_state5),
        .O(src_buf1_0_V_reg_352_1));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf2_0_V_reg_314[7]_i_2 
       (.I0(tmp_9_reg_772_pp1_iter4_reg),
        .I1(ap_enable_reg_pp1_iter5_reg_n_0),
        .I2(ap_block_pp1_stage0_subdone),
        .O(\src_buf2_0_V_reg_314[7]_i_2_n_0 ));
  FDRE \src_buf2_0_V_reg_314_reg[0] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf1_V_reg_826[0]),
        .Q(src_buf2_0_V_reg_314[0]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf2_0_V_reg_314_reg[1] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf1_V_reg_826[1]),
        .Q(src_buf2_0_V_reg_314[1]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf2_0_V_reg_314_reg[2] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf1_V_reg_826[2]),
        .Q(src_buf2_0_V_reg_314[2]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf2_0_V_reg_314_reg[3] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf1_V_reg_826[3]),
        .Q(src_buf2_0_V_reg_314[3]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf2_0_V_reg_314_reg[4] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf1_V_reg_826[4]),
        .Q(src_buf2_0_V_reg_314[4]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf2_0_V_reg_314_reg[5] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf1_V_reg_826[5]),
        .Q(src_buf2_0_V_reg_314[5]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf2_0_V_reg_314_reg[6] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf1_V_reg_826[6]),
        .Q(src_buf2_0_V_reg_314[6]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf2_0_V_reg_314_reg[7] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf1_V_reg_826[7]),
        .Q(src_buf2_0_V_reg_314[7]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf2_V_reg_326_reg[0] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf2_0_V_reg_314[0]),
        .Q(src_buf2_V_reg_326[0]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf2_V_reg_326_reg[1] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf2_0_V_reg_314[1]),
        .Q(src_buf2_V_reg_326[1]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf2_V_reg_326_reg[2] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf2_0_V_reg_314[2]),
        .Q(src_buf2_V_reg_326[2]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf2_V_reg_326_reg[3] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf2_0_V_reg_314[3]),
        .Q(src_buf2_V_reg_326[3]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf2_V_reg_326_reg[4] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf2_0_V_reg_314[4]),
        .Q(src_buf2_V_reg_326[4]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf2_V_reg_326_reg[5] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf2_0_V_reg_314[5]),
        .Q(src_buf2_V_reg_326[5]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf2_V_reg_326_reg[6] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf2_0_V_reg_314[6]),
        .Q(src_buf2_V_reg_326[6]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf2_V_reg_326_reg[7] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf2_0_V_reg_314[7]),
        .Q(src_buf2_V_reg_326[7]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf3_0_V_reg_339_reg[0] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf2_V_reg_831[0]),
        .Q(src_buf3_0_V_reg_339[0]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf3_0_V_reg_339_reg[1] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf2_V_reg_831[1]),
        .Q(src_buf3_0_V_reg_339[1]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf3_0_V_reg_339_reg[2] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf2_V_reg_831[2]),
        .Q(src_buf3_0_V_reg_339[2]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf3_0_V_reg_339_reg[3] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf2_V_reg_831[3]),
        .Q(src_buf3_0_V_reg_339[3]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf3_0_V_reg_339_reg[4] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf2_V_reg_831[4]),
        .Q(src_buf3_0_V_reg_339[4]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf3_0_V_reg_339_reg[5] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf2_V_reg_831[5]),
        .Q(src_buf3_0_V_reg_339[5]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf3_0_V_reg_339_reg[6] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf2_V_reg_831[6]),
        .Q(src_buf3_0_V_reg_339[6]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf3_0_V_reg_339_reg[7] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(buf2_V_reg_831[7]),
        .Q(src_buf3_0_V_reg_339[7]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf3_V_reg_302_reg[0] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf3_0_V_reg_339[0]),
        .Q(src_buf3_V_reg_302[0]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf3_V_reg_302_reg[1] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf3_0_V_reg_339[1]),
        .Q(src_buf3_V_reg_302[1]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf3_V_reg_302_reg[2] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf3_0_V_reg_339[2]),
        .Q(src_buf3_V_reg_302[2]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf3_V_reg_302_reg[3] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf3_0_V_reg_339[3]),
        .Q(src_buf3_V_reg_302[3]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf3_V_reg_302_reg[4] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf3_0_V_reg_339[4]),
        .Q(src_buf3_V_reg_302[4]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf3_V_reg_302_reg[5] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf3_0_V_reg_339[5]),
        .Q(src_buf3_V_reg_302[5]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf3_V_reg_302_reg[6] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf3_0_V_reg_339[6]),
        .Q(src_buf3_V_reg_302[6]),
        .R(src_buf1_0_V_reg_352_1));
  FDRE \src_buf3_V_reg_302_reg[7] 
       (.C(ap_clk),
        .CE(\src_buf2_0_V_reg_314[7]_i_2_n_0 ),
        .D(src_buf3_0_V_reg_339[7]),
        .Q(src_buf3_V_reg_302[7]),
        .R(src_buf1_0_V_reg_352_1));
  LUT3 #(
    .INIT(8'h08)) 
    \tmp_11_reg_781[10]_i_1 
       (.I0(tmp_9_reg_772),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone),
        .O(\tmp_11_reg_781[10]_i_1_n_0 ));
  FDRE \tmp_11_reg_781_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone7_in),
        .D(\tmp_11_reg_781_reg_n_0_[0] ),
        .Q(\tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \tmp_11_reg_781_pp1_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone7_in),
        .D(\tmp_11_reg_781_reg_n_0_[10] ),
        .Q(\tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \tmp_11_reg_781_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone7_in),
        .D(\tmp_11_reg_781_reg_n_0_[1] ),
        .Q(\tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \tmp_11_reg_781_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone7_in),
        .D(\tmp_11_reg_781_reg_n_0_[2] ),
        .Q(\tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \tmp_11_reg_781_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone7_in),
        .D(\tmp_11_reg_781_reg_n_0_[3] ),
        .Q(\tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \tmp_11_reg_781_pp1_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone7_in),
        .D(\tmp_11_reg_781_reg_n_0_[4] ),
        .Q(\tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \tmp_11_reg_781_pp1_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone7_in),
        .D(\tmp_11_reg_781_reg_n_0_[5] ),
        .Q(\tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \tmp_11_reg_781_pp1_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone7_in),
        .D(\tmp_11_reg_781_reg_n_0_[6] ),
        .Q(\tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \tmp_11_reg_781_pp1_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone7_in),
        .D(\tmp_11_reg_781_reg_n_0_[7] ),
        .Q(\tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \tmp_11_reg_781_pp1_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone7_in),
        .D(\tmp_11_reg_781_reg_n_0_[8] ),
        .Q(\tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \tmp_11_reg_781_pp1_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone7_in),
        .D(\tmp_11_reg_781_reg_n_0_[9] ),
        .Q(\tmp_11_reg_781_pp1_iter2_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \tmp_11_reg_781_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_11_reg_781[10]_i_1_n_0 ),
        .D(\p_0177_0_i_reg_290_reg_n_0_[0] ),
        .Q(\tmp_11_reg_781_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \tmp_11_reg_781_reg[10] 
       (.C(ap_clk),
        .CE(\tmp_11_reg_781[10]_i_1_n_0 ),
        .D(\p_0177_0_i_reg_290_reg_n_0_[10] ),
        .Q(\tmp_11_reg_781_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \tmp_11_reg_781_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_11_reg_781[10]_i_1_n_0 ),
        .D(\p_0177_0_i_reg_290_reg_n_0_[1] ),
        .Q(\tmp_11_reg_781_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \tmp_11_reg_781_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_11_reg_781[10]_i_1_n_0 ),
        .D(\p_0177_0_i_reg_290_reg_n_0_[2] ),
        .Q(\tmp_11_reg_781_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \tmp_11_reg_781_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_11_reg_781[10]_i_1_n_0 ),
        .D(\p_0177_0_i_reg_290_reg_n_0_[3] ),
        .Q(\tmp_11_reg_781_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \tmp_11_reg_781_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_11_reg_781[10]_i_1_n_0 ),
        .D(\p_0177_0_i_reg_290_reg_n_0_[4] ),
        .Q(\tmp_11_reg_781_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \tmp_11_reg_781_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_11_reg_781[10]_i_1_n_0 ),
        .D(\p_0177_0_i_reg_290_reg_n_0_[5] ),
        .Q(\tmp_11_reg_781_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \tmp_11_reg_781_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_11_reg_781[10]_i_1_n_0 ),
        .D(\p_0177_0_i_reg_290_reg_n_0_[6] ),
        .Q(\tmp_11_reg_781_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \tmp_11_reg_781_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_11_reg_781[10]_i_1_n_0 ),
        .D(\p_0177_0_i_reg_290_reg_n_0_[7] ),
        .Q(\tmp_11_reg_781_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \tmp_11_reg_781_reg[8] 
       (.C(ap_clk),
        .CE(\tmp_11_reg_781[10]_i_1_n_0 ),
        .D(\p_0177_0_i_reg_290_reg_n_0_[8] ),
        .Q(\tmp_11_reg_781_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \tmp_11_reg_781_reg[9] 
       (.C(ap_clk),
        .CE(\tmp_11_reg_781[10]_i_1_n_0 ),
        .D(\p_0177_0_i_reg_290_reg_n_0_[9] ),
        .Q(\tmp_11_reg_781_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hFF08F700)) 
    \tmp_13_reg_788[0]_i_1 
       (.I0(tmp_9_reg_772),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(\tmp_13_reg_788_reg_n_0_[0] ),
        .I4(tmp_13_fu_631_p2),
        .O(\tmp_13_reg_788[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_13_reg_788[0]_i_2 
       (.I0(\tmp_13_reg_788[0]_i_3_n_0 ),
        .I1(\tmp_13_reg_788[0]_i_4_n_0 ),
        .I2(\p_0177_0_i_reg_290_reg_n_0_[6] ),
        .I3(\p_0177_0_i_reg_290_reg_n_0_[7] ),
        .I4(\p_0177_0_i_reg_290_reg_n_0_[4] ),
        .I5(\p_0177_0_i_reg_290_reg_n_0_[5] ),
        .O(tmp_13_fu_631_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_13_reg_788[0]_i_3 
       (.I0(\p_0177_0_i_reg_290_reg_n_0_[11] ),
        .I1(\p_0177_0_i_reg_290_reg_n_0_[9] ),
        .I2(\p_0177_0_i_reg_290_reg_n_0_[8] ),
        .I3(\p_0177_0_i_reg_290_reg_n_0_[12] ),
        .I4(\p_0177_0_i_reg_290_reg_n_0_[10] ),
        .O(\tmp_13_reg_788[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_13_reg_788[0]_i_4 
       (.I0(\p_0177_0_i_reg_290_reg_n_0_[2] ),
        .I1(\p_0177_0_i_reg_290_reg_n_0_[3] ),
        .I2(\p_0177_0_i_reg_290_reg_n_0_[0] ),
        .I3(\p_0177_0_i_reg_290_reg_n_0_[1] ),
        .O(\tmp_13_reg_788[0]_i_4_n_0 ));
  (* srl_bus_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/Sobel_Block_xFSobelF_U0/grp_xFSobelFilter3x3_fu_38/tmp_13_reg_788_pp1_iter3_reg_reg " *) 
  (* srl_name = "inst/\sobel_accel_U0/grp_Sobel_fu_94/Sobel_Block_xFSobelF_U0/grp_xFSobelFilter3x3_fu_38/tmp_13_reg_788_pp1_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \tmp_13_reg_788_pp1_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone7_in),
        .CLK(ap_clk),
        .D(\tmp_13_reg_788_reg_n_0_[0] ),
        .Q(\tmp_13_reg_788_pp1_iter3_reg_reg[0]_srl2_n_0 ));
  FDRE \tmp_13_reg_788_pp1_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone7_in),
        .D(\tmp_13_reg_788_pp1_iter3_reg_reg[0]_srl2_n_0 ),
        .Q(\tmp_13_reg_788_pp1_iter4_reg_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \tmp_13_reg_788_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_13_reg_788[0]_i_1_n_0 ),
        .Q(\tmp_13_reg_788_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \tmp_14_reg_768_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\p_2_reg_266_reg_n_0_[0] ),
        .Q(tmp_14_reg_768),
        .R(1'b0));
  FDRE \tmp_14_reg_768_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\p_2_reg_266_reg_n_0_[1] ),
        .Q(ram_reg_0),
        .R(1'b0));
  CARRY4 tmp_1_fu_460_p2_carry
       (.CI(1'b0),
        .CO({tmp_1_fu_460_p2_carry_n_0,tmp_1_fu_460_p2_carry_n_1,tmp_1_fu_460_p2_carry_n_2,tmp_1_fu_460_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_1_fu_460_p2_carry_i_1_n_0,tmp_1_fu_460_p2_carry_i_2_n_0,tmp_1_fu_460_p2_carry_i_3_n_0,tmp_1_fu_460_p2_carry_i_4_n_0}),
        .O(NLW_tmp_1_fu_460_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_1_fu_460_p2_carry_i_5_n_0,tmp_1_fu_460_p2_carry_i_6_n_0,tmp_1_fu_460_p2_carry_i_7_n_0,tmp_1_fu_460_p2_carry_i_8_n_0}));
  CARRY4 tmp_1_fu_460_p2_carry__0
       (.CI(tmp_1_fu_460_p2_carry_n_0),
        .CO({tmp_1_fu_460_p2_carry__0_n_0,tmp_1_fu_460_p2_carry__0_n_1,tmp_1_fu_460_p2_carry__0_n_2,tmp_1_fu_460_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_1_fu_460_p2_carry__0_i_1_n_0,tmp_1_fu_460_p2_carry__0_i_2_n_0,tmp_1_fu_460_p2_carry__0_i_3_n_0,tmp_1_fu_460_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_1_fu_460_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_1_fu_460_p2_carry__0_i_5_n_0,tmp_1_fu_460_p2_carry__0_i_6_n_0,tmp_1_fu_460_p2_carry__0_i_7_n_0,tmp_1_fu_460_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    tmp_1_fu_460_p2_carry__0_i_1
       (.I0(op2_assign_reg_740[14]),
        .I1(op2_assign_reg_740[15]),
        .O(tmp_1_fu_460_p2_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hF2)) 
    tmp_1_fu_460_p2_carry__0_i_2
       (.I0(op2_assign_reg_740[12]),
        .I1(p_6_reg_278[12]),
        .I2(op2_assign_reg_740[13]),
        .O(tmp_1_fu_460_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_1_fu_460_p2_carry__0_i_3
       (.I0(op2_assign_reg_740[10]),
        .I1(p_6_reg_278[10]),
        .I2(p_6_reg_278[11]),
        .I3(op2_assign_reg_740[11]),
        .O(tmp_1_fu_460_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_1_fu_460_p2_carry__0_i_4
       (.I0(op2_assign_reg_740[8]),
        .I1(p_6_reg_278[8]),
        .I2(p_6_reg_278[9]),
        .I3(op2_assign_reg_740[9]),
        .O(tmp_1_fu_460_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_1_fu_460_p2_carry__0_i_5
       (.I0(op2_assign_reg_740[14]),
        .I1(op2_assign_reg_740[15]),
        .O(tmp_1_fu_460_p2_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    tmp_1_fu_460_p2_carry__0_i_6
       (.I0(op2_assign_reg_740[12]),
        .I1(p_6_reg_278[12]),
        .I2(op2_assign_reg_740[13]),
        .O(tmp_1_fu_460_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_1_fu_460_p2_carry__0_i_7
       (.I0(op2_assign_reg_740[10]),
        .I1(p_6_reg_278[10]),
        .I2(op2_assign_reg_740[11]),
        .I3(p_6_reg_278[11]),
        .O(tmp_1_fu_460_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_1_fu_460_p2_carry__0_i_8
       (.I0(op2_assign_reg_740[8]),
        .I1(p_6_reg_278[8]),
        .I2(op2_assign_reg_740[9]),
        .I3(p_6_reg_278[9]),
        .O(tmp_1_fu_460_p2_carry__0_i_8_n_0));
  CARRY4 tmp_1_fu_460_p2_carry__1
       (.CI(tmp_1_fu_460_p2_carry__0_n_0),
        .CO({NLW_tmp_1_fu_460_p2_carry__1_CO_UNCONNECTED[3:1],tmp_1_fu_460_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,op2_assign_reg_740[16]}),
        .O(NLW_tmp_1_fu_460_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,tmp_1_fu_460_p2_carry__1_i_1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_1_fu_460_p2_carry__1_i_1
       (.I0(op2_assign_reg_740[16]),
        .O(tmp_1_fu_460_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_1_fu_460_p2_carry_i_1
       (.I0(op2_assign_reg_740[6]),
        .I1(p_6_reg_278[6]),
        .I2(p_6_reg_278[7]),
        .I3(op2_assign_reg_740[7]),
        .O(tmp_1_fu_460_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_1_fu_460_p2_carry_i_2
       (.I0(op2_assign_reg_740[4]),
        .I1(p_6_reg_278[4]),
        .I2(p_6_reg_278[5]),
        .I3(op2_assign_reg_740[5]),
        .O(tmp_1_fu_460_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_1_fu_460_p2_carry_i_3
       (.I0(op2_assign_reg_740[2]),
        .I1(p_6_reg_278[2]),
        .I2(p_6_reg_278[3]),
        .I3(op2_assign_reg_740[3]),
        .O(tmp_1_fu_460_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_1_fu_460_p2_carry_i_4
       (.I0(op2_assign_reg_740[0]),
        .I1(p_6_reg_278[0]),
        .I2(p_6_reg_278[1]),
        .I3(op2_assign_reg_740[1]),
        .O(tmp_1_fu_460_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_1_fu_460_p2_carry_i_5
       (.I0(op2_assign_reg_740[6]),
        .I1(p_6_reg_278[6]),
        .I2(op2_assign_reg_740[7]),
        .I3(p_6_reg_278[7]),
        .O(tmp_1_fu_460_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_1_fu_460_p2_carry_i_6
       (.I0(op2_assign_reg_740[4]),
        .I1(p_6_reg_278[4]),
        .I2(op2_assign_reg_740[5]),
        .I3(p_6_reg_278[5]),
        .O(tmp_1_fu_460_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_1_fu_460_p2_carry_i_7
       (.I0(op2_assign_reg_740[2]),
        .I1(p_6_reg_278[2]),
        .I2(op2_assign_reg_740[3]),
        .I3(p_6_reg_278[3]),
        .O(tmp_1_fu_460_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_1_fu_460_p2_carry_i_8
       (.I0(op2_assign_reg_740[0]),
        .I1(p_6_reg_278[0]),
        .I2(op2_assign_reg_740[1]),
        .I3(p_6_reg_278[1]),
        .O(tmp_1_fu_460_p2_carry_i_8_n_0));
  CARRY4 tmp_5_fu_582_p2_carry
       (.CI(1'b0),
        .CO({tmp_5_fu_582_p2_carry_n_0,tmp_5_fu_582_p2_carry_n_1,tmp_5_fu_582_p2_carry_n_2,tmp_5_fu_582_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_5_fu_582_p2_carry_i_1_n_0,tmp_5_fu_582_p2_carry_i_2_n_0,tmp_5_fu_582_p2_carry_i_3_n_0,tmp_5_fu_582_p2_carry_i_4_n_0}),
        .O(NLW_tmp_5_fu_582_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_5_fu_582_p2_carry_i_5_n_0,tmp_5_fu_582_p2_carry_i_6_n_0,tmp_5_fu_582_p2_carry_i_7_n_0,tmp_5_fu_582_p2_carry_i_8_n_0}));
  CARRY4 tmp_5_fu_582_p2_carry__0
       (.CI(tmp_5_fu_582_p2_carry_n_0),
        .CO({tmp_5_fu_582_p2,tmp_5_fu_582_p2_carry__0_n_1,tmp_5_fu_582_p2_carry__0_n_2,tmp_5_fu_582_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_5_fu_582_p2_carry__0_i_1_n_0,tmp_5_fu_582_p2_carry__0_i_2_n_0,tmp_5_fu_582_p2_carry__0_i_3_n_0,tmp_5_fu_582_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_5_fu_582_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_5_fu_582_p2_carry__0_i_5_n_0,tmp_5_fu_582_p2_carry__0_i_6_n_0,tmp_5_fu_582_p2_carry__0_i_7_n_0,tmp_5_fu_582_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    tmp_5_fu_582_p2_carry__0_i_1
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(tmp_5_fu_582_p2_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hF2)) 
    tmp_5_fu_582_p2_carry__0_i_2
       (.I0(Q[12]),
        .I1(p_6_reg_278[12]),
        .I2(Q[13]),
        .O(tmp_5_fu_582_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_5_fu_582_p2_carry__0_i_3
       (.I0(Q[10]),
        .I1(p_6_reg_278[10]),
        .I2(p_6_reg_278[11]),
        .I3(Q[11]),
        .O(tmp_5_fu_582_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_5_fu_582_p2_carry__0_i_4
       (.I0(Q[8]),
        .I1(p_6_reg_278[8]),
        .I2(p_6_reg_278[9]),
        .I3(Q[9]),
        .O(tmp_5_fu_582_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_5_fu_582_p2_carry__0_i_5
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(tmp_5_fu_582_p2_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    tmp_5_fu_582_p2_carry__0_i_6
       (.I0(Q[12]),
        .I1(p_6_reg_278[12]),
        .I2(Q[13]),
        .O(tmp_5_fu_582_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_5_fu_582_p2_carry__0_i_7
       (.I0(Q[10]),
        .I1(p_6_reg_278[10]),
        .I2(Q[11]),
        .I3(p_6_reg_278[11]),
        .O(tmp_5_fu_582_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_5_fu_582_p2_carry__0_i_8
       (.I0(Q[8]),
        .I1(p_6_reg_278[8]),
        .I2(Q[9]),
        .I3(p_6_reg_278[9]),
        .O(tmp_5_fu_582_p2_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_5_fu_582_p2_carry_i_1
       (.I0(Q[6]),
        .I1(p_6_reg_278[6]),
        .I2(p_6_reg_278[7]),
        .I3(Q[7]),
        .O(tmp_5_fu_582_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_5_fu_582_p2_carry_i_2
       (.I0(Q[4]),
        .I1(p_6_reg_278[4]),
        .I2(p_6_reg_278[5]),
        .I3(Q[5]),
        .O(tmp_5_fu_582_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_5_fu_582_p2_carry_i_3
       (.I0(Q[2]),
        .I1(p_6_reg_278[2]),
        .I2(p_6_reg_278[3]),
        .I3(Q[3]),
        .O(tmp_5_fu_582_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_5_fu_582_p2_carry_i_4
       (.I0(Q[0]),
        .I1(p_6_reg_278[0]),
        .I2(p_6_reg_278[1]),
        .I3(Q[1]),
        .O(tmp_5_fu_582_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_5_fu_582_p2_carry_i_5
       (.I0(Q[6]),
        .I1(p_6_reg_278[6]),
        .I2(Q[7]),
        .I3(p_6_reg_278[7]),
        .O(tmp_5_fu_582_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_5_fu_582_p2_carry_i_6
       (.I0(Q[4]),
        .I1(p_6_reg_278[4]),
        .I2(Q[5]),
        .I3(p_6_reg_278[5]),
        .O(tmp_5_fu_582_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_5_fu_582_p2_carry_i_7
       (.I0(Q[2]),
        .I1(p_6_reg_278[2]),
        .I2(Q[3]),
        .I3(p_6_reg_278[3]),
        .O(tmp_5_fu_582_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_5_fu_582_p2_carry_i_8
       (.I0(Q[0]),
        .I1(p_6_reg_278[0]),
        .I2(Q[1]),
        .I3(p_6_reg_278[1]),
        .O(tmp_5_fu_582_p2_carry_i_8_n_0));
  FDRE \tmp_5_reg_764_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(tmp_5_fu_582_p2),
        .Q(ram_reg),
        .R(1'b0));
  CARRY4 tmp_6_fu_430_p2_carry
       (.CI(1'b0),
        .CO({tmp_6_fu_430_p2_carry_n_0,tmp_6_fu_430_p2_carry_n_1,tmp_6_fu_430_p2_carry_n_2,tmp_6_fu_430_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_6_fu_430_p2_carry_i_1_n_0,tmp_6_fu_430_p2_carry_i_2_n_0,tmp_6_fu_430_p2_carry_i_3_n_0,tmp_6_fu_430_p2_carry_i_4_n_0}),
        .O(NLW_tmp_6_fu_430_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_6_fu_430_p2_carry_i_5_n_0,tmp_6_fu_430_p2_carry_i_6_n_0,tmp_6_fu_430_p2_carry_i_7_n_0,tmp_6_fu_430_p2_carry_i_8_n_0}));
  CARRY4 tmp_6_fu_430_p2_carry__0
       (.CI(tmp_6_fu_430_p2_carry_n_0),
        .CO({tmp_6_fu_430_p2,tmp_6_fu_430_p2_carry__0_n_1,tmp_6_fu_430_p2_carry__0_n_2,tmp_6_fu_430_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_6_fu_430_p2_carry__0_i_1_n_0,tmp_6_fu_430_p2_carry__0_i_2_n_0,tmp_6_fu_430_p2_carry__0_i_3_n_0,tmp_6_fu_430_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_6_fu_430_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_6_fu_430_p2_carry__0_i_5_n_0,tmp_6_fu_430_p2_carry__0_i_6_n_0,tmp_6_fu_430_p2_carry__0_i_7_n_0,tmp_6_fu_430_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    tmp_6_fu_430_p2_carry__0_i_1
       (.I0(\tmp_21_reg_65_reg[15] [14]),
        .I1(\tmp_21_reg_65_reg[15] [15]),
        .O(tmp_6_fu_430_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    tmp_6_fu_430_p2_carry__0_i_10
       (.I0(\p_1_reg_254_reg_n_0_[9] ),
        .I1(col_V_reg_717_reg[9]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_6_reg_713),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(tmp_cast_fu_426_p1[9]));
  LUT6 #(
    .INIT(64'hFF7F800000807FFF)) 
    tmp_6_fu_430_p2_carry__0_i_11
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_6_reg_713),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(col_V_reg_717_reg[11]),
        .I4(\p_1_reg_254_reg_n_0_[11] ),
        .I5(\tmp_21_reg_65_reg[15] [11]),
        .O(tmp_6_fu_430_p2_carry__0_i_11_n_0));
  LUT6 #(
    .INIT(64'hFF7F800000807FFF)) 
    tmp_6_fu_430_p2_carry__0_i_12
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_6_reg_713),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(col_V_reg_717_reg[9]),
        .I4(\p_1_reg_254_reg_n_0_[9] ),
        .I5(\tmp_21_reg_65_reg[15] [9]),
        .O(tmp_6_fu_430_p2_carry__0_i_12_n_0));
  LUT5 #(
    .INIT(32'hFFFF082A)) 
    tmp_6_fu_430_p2_carry__0_i_2
       (.I0(\tmp_21_reg_65_reg[15] [12]),
        .I1(p_48_in),
        .I2(col_V_reg_717_reg[12]),
        .I3(\p_1_reg_254_reg_n_0_[12] ),
        .I4(\tmp_21_reg_65_reg[15] [13]),
        .O(tmp_6_fu_430_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h082AFFFF0000082A)) 
    tmp_6_fu_430_p2_carry__0_i_3
       (.I0(\tmp_21_reg_65_reg[15] [10]),
        .I1(p_48_in),
        .I2(col_V_reg_717_reg[10]),
        .I3(\p_1_reg_254_reg_n_0_[10] ),
        .I4(tmp_cast_fu_426_p1[11]),
        .I5(\tmp_21_reg_65_reg[15] [11]),
        .O(tmp_6_fu_430_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h082AFFFF0000082A)) 
    tmp_6_fu_430_p2_carry__0_i_4
       (.I0(\tmp_21_reg_65_reg[15] [8]),
        .I1(p_48_in),
        .I2(col_V_reg_717_reg[8]),
        .I3(\p_1_reg_254_reg_n_0_[8] ),
        .I4(tmp_cast_fu_426_p1[9]),
        .I5(\tmp_21_reg_65_reg[15] [9]),
        .O(tmp_6_fu_430_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_6_fu_430_p2_carry__0_i_5
       (.I0(\tmp_21_reg_65_reg[15] [14]),
        .I1(\tmp_21_reg_65_reg[15] [15]),
        .O(tmp_6_fu_430_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h0000A599)) 
    tmp_6_fu_430_p2_carry__0_i_6
       (.I0(\tmp_21_reg_65_reg[15] [12]),
        .I1(\p_1_reg_254_reg_n_0_[12] ),
        .I2(col_V_reg_717_reg[12]),
        .I3(p_48_in),
        .I4(\tmp_21_reg_65_reg[15] [13]),
        .O(tmp_6_fu_430_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'hA5990000)) 
    tmp_6_fu_430_p2_carry__0_i_7
       (.I0(\tmp_21_reg_65_reg[15] [10]),
        .I1(\p_1_reg_254_reg_n_0_[10] ),
        .I2(col_V_reg_717_reg[10]),
        .I3(p_48_in),
        .I4(tmp_6_fu_430_p2_carry__0_i_11_n_0),
        .O(tmp_6_fu_430_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'hA5990000)) 
    tmp_6_fu_430_p2_carry__0_i_8
       (.I0(\tmp_21_reg_65_reg[15] [8]),
        .I1(\p_1_reg_254_reg_n_0_[8] ),
        .I2(col_V_reg_717_reg[8]),
        .I3(p_48_in),
        .I4(tmp_6_fu_430_p2_carry__0_i_12_n_0),
        .O(tmp_6_fu_430_p2_carry__0_i_8_n_0));
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    tmp_6_fu_430_p2_carry__0_i_9
       (.I0(\p_1_reg_254_reg_n_0_[11] ),
        .I1(col_V_reg_717_reg[11]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_6_reg_713),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(tmp_cast_fu_426_p1[11]));
  LUT6 #(
    .INIT(64'h082AFFFF0000082A)) 
    tmp_6_fu_430_p2_carry_i_1
       (.I0(\tmp_21_reg_65_reg[15] [6]),
        .I1(p_48_in),
        .I2(col_V_reg_717_reg[6]),
        .I3(\p_1_reg_254_reg_n_0_[6] ),
        .I4(tmp_cast_fu_426_p1[7]),
        .I5(\tmp_21_reg_65_reg[15] [7]),
        .O(tmp_6_fu_430_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    tmp_6_fu_430_p2_carry_i_10
       (.I0(\p_1_reg_254_reg_n_0_[7] ),
        .I1(col_V_reg_717_reg[7]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_6_reg_713),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(tmp_cast_fu_426_p1[7]));
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    tmp_6_fu_430_p2_carry_i_11
       (.I0(\p_1_reg_254_reg_n_0_[5] ),
        .I1(col_V_reg_717_reg[5]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_6_reg_713),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(tmp_cast_fu_426_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    tmp_6_fu_430_p2_carry_i_12
       (.I0(\p_1_reg_254_reg_n_0_[3] ),
        .I1(col_V_reg_717_reg[3]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_6_reg_713),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(tmp_cast_fu_426_p1[3]));
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    tmp_6_fu_430_p2_carry_i_13
       (.I0(\p_1_reg_254_reg_n_0_[1] ),
        .I1(col_V_reg_717_reg[1]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_6_reg_713),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(tmp_cast_fu_426_p1[1]));
  LUT6 #(
    .INIT(64'hFF7F800000807FFF)) 
    tmp_6_fu_430_p2_carry_i_14
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_6_reg_713),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(col_V_reg_717_reg[7]),
        .I4(\p_1_reg_254_reg_n_0_[7] ),
        .I5(\tmp_21_reg_65_reg[15] [7]),
        .O(tmp_6_fu_430_p2_carry_i_14_n_0));
  LUT6 #(
    .INIT(64'hFF7F800000807FFF)) 
    tmp_6_fu_430_p2_carry_i_15
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_6_reg_713),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(col_V_reg_717_reg[5]),
        .I4(\p_1_reg_254_reg_n_0_[5] ),
        .I5(\tmp_21_reg_65_reg[15] [5]),
        .O(tmp_6_fu_430_p2_carry_i_15_n_0));
  LUT6 #(
    .INIT(64'hFF7F800000807FFF)) 
    tmp_6_fu_430_p2_carry_i_16
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_6_reg_713),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(col_V_reg_717_reg[3]),
        .I4(\p_1_reg_254_reg_n_0_[3] ),
        .I5(\tmp_21_reg_65_reg[15] [3]),
        .O(tmp_6_fu_430_p2_carry_i_16_n_0));
  LUT6 #(
    .INIT(64'hFF7F800000807FFF)) 
    tmp_6_fu_430_p2_carry_i_17
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_6_reg_713),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(col_V_reg_717_reg[1]),
        .I4(\p_1_reg_254_reg_n_0_[1] ),
        .I5(\tmp_21_reg_65_reg[15] [1]),
        .O(tmp_6_fu_430_p2_carry_i_17_n_0));
  LUT6 #(
    .INIT(64'h082AFFFF0000082A)) 
    tmp_6_fu_430_p2_carry_i_2
       (.I0(\tmp_21_reg_65_reg[15] [4]),
        .I1(p_48_in),
        .I2(col_V_reg_717_reg[4]),
        .I3(\p_1_reg_254_reg_n_0_[4] ),
        .I4(tmp_cast_fu_426_p1[5]),
        .I5(\tmp_21_reg_65_reg[15] [5]),
        .O(tmp_6_fu_430_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h082AFFFF0000082A)) 
    tmp_6_fu_430_p2_carry_i_3
       (.I0(\tmp_21_reg_65_reg[15] [2]),
        .I1(p_48_in),
        .I2(col_V_reg_717_reg[2]),
        .I3(\p_1_reg_254_reg_n_0_[2] ),
        .I4(tmp_cast_fu_426_p1[3]),
        .I5(\tmp_21_reg_65_reg[15] [3]),
        .O(tmp_6_fu_430_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h082AFFFF0000082A)) 
    tmp_6_fu_430_p2_carry_i_4
       (.I0(\tmp_21_reg_65_reg[15] [0]),
        .I1(p_48_in),
        .I2(col_V_reg_717_reg[0]),
        .I3(\p_1_reg_254_reg_n_0_[0] ),
        .I4(tmp_cast_fu_426_p1[1]),
        .I5(\tmp_21_reg_65_reg[15] [1]),
        .O(tmp_6_fu_430_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hA5990000)) 
    tmp_6_fu_430_p2_carry_i_5
       (.I0(\tmp_21_reg_65_reg[15] [6]),
        .I1(\p_1_reg_254_reg_n_0_[6] ),
        .I2(col_V_reg_717_reg[6]),
        .I3(p_48_in),
        .I4(tmp_6_fu_430_p2_carry_i_14_n_0),
        .O(tmp_6_fu_430_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'hA5990000)) 
    tmp_6_fu_430_p2_carry_i_6
       (.I0(\tmp_21_reg_65_reg[15] [4]),
        .I1(\p_1_reg_254_reg_n_0_[4] ),
        .I2(col_V_reg_717_reg[4]),
        .I3(p_48_in),
        .I4(tmp_6_fu_430_p2_carry_i_15_n_0),
        .O(tmp_6_fu_430_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'hA5990000)) 
    tmp_6_fu_430_p2_carry_i_7
       (.I0(\tmp_21_reg_65_reg[15] [2]),
        .I1(\p_1_reg_254_reg_n_0_[2] ),
        .I2(col_V_reg_717_reg[2]),
        .I3(p_48_in),
        .I4(tmp_6_fu_430_p2_carry_i_16_n_0),
        .O(tmp_6_fu_430_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'hA5990000)) 
    tmp_6_fu_430_p2_carry_i_8
       (.I0(\tmp_21_reg_65_reg[15] [0]),
        .I1(\p_1_reg_254_reg_n_0_[0] ),
        .I2(col_V_reg_717_reg[0]),
        .I3(p_48_in),
        .I4(tmp_6_fu_430_p2_carry_i_17_n_0),
        .O(tmp_6_fu_430_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h80)) 
    tmp_6_fu_430_p2_carry_i_9
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(tmp_6_reg_713),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(p_48_in));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hB8F8B8B8)) 
    \tmp_6_reg_713[0]_i_1 
       (.I0(tmp_6_fu_430_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_6_reg_713),
        .I3(p_src_V_V_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\tmp_6_reg_713[0]_i_1_n_0 ));
  FDRE \tmp_6_reg_713_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_6_reg_713[0]_i_1_n_0 ),
        .Q(tmp_6_reg_713),
        .R(1'b0));
  CARRY4 tmp_9_fu_610_p2_carry
       (.CI(1'b0),
        .CO({tmp_9_fu_610_p2_carry_n_0,tmp_9_fu_610_p2_carry_n_1,tmp_9_fu_610_p2_carry_n_2,tmp_9_fu_610_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_9_fu_610_p2_carry_i_1_n_0,tmp_9_fu_610_p2_carry_i_2_n_0,tmp_9_fu_610_p2_carry_i_3_n_0,tmp_9_fu_610_p2_carry_i_4_n_0}),
        .O(NLW_tmp_9_fu_610_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_9_fu_610_p2_carry_i_5_n_0,tmp_9_fu_610_p2_carry_i_6_n_0,tmp_9_fu_610_p2_carry_i_7_n_0,tmp_9_fu_610_p2_carry_i_8_n_0}));
  CARRY4 tmp_9_fu_610_p2_carry__0
       (.CI(tmp_9_fu_610_p2_carry_n_0),
        .CO({tmp_9_fu_610_p2,tmp_9_fu_610_p2_carry__0_n_1,tmp_9_fu_610_p2_carry__0_n_2,tmp_9_fu_610_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_9_fu_610_p2_carry__0_i_1_n_0,tmp_9_fu_610_p2_carry__0_i_2_n_0,tmp_9_fu_610_p2_carry__0_i_3_n_0,tmp_9_fu_610_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_9_fu_610_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_9_fu_610_p2_carry__0_i_5_n_0,tmp_9_fu_610_p2_carry__0_i_6_n_0,tmp_9_fu_610_p2_carry__0_i_7_n_0,tmp_9_fu_610_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    tmp_9_fu_610_p2_carry__0_i_1
       (.I0(\tmp_21_reg_65_reg[15] [14]),
        .I1(\tmp_21_reg_65_reg[15] [15]),
        .O(tmp_9_fu_610_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    tmp_9_fu_610_p2_carry__0_i_10
       (.I0(\p_0177_0_i_reg_290_reg_n_0_[9] ),
        .I1(col_V_1_reg_776_reg[9]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(tmp_9_reg_772),
        .O(tmp_10_cast_fu_606_p1[9]));
  LUT6 #(
    .INIT(64'hFF7F800000807FFF)) 
    tmp_9_fu_610_p2_carry__0_i_11
       (.I0(tmp_9_reg_772),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(col_V_1_reg_776_reg[11]),
        .I4(\p_0177_0_i_reg_290_reg_n_0_[11] ),
        .I5(\tmp_21_reg_65_reg[15] [11]),
        .O(tmp_9_fu_610_p2_carry__0_i_11_n_0));
  LUT6 #(
    .INIT(64'hFF7F800000807FFF)) 
    tmp_9_fu_610_p2_carry__0_i_12
       (.I0(tmp_9_reg_772),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(col_V_1_reg_776_reg[9]),
        .I4(\p_0177_0_i_reg_290_reg_n_0_[9] ),
        .I5(\tmp_21_reg_65_reg[15] [9]),
        .O(tmp_9_fu_610_p2_carry__0_i_12_n_0));
  LUT5 #(
    .INIT(32'hFFFF082A)) 
    tmp_9_fu_610_p2_carry__0_i_2
       (.I0(\tmp_21_reg_65_reg[15] [12]),
        .I1(ap_condition_350__0),
        .I2(col_V_1_reg_776_reg[12]),
        .I3(\p_0177_0_i_reg_290_reg_n_0_[12] ),
        .I4(\tmp_21_reg_65_reg[15] [13]),
        .O(tmp_9_fu_610_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h082AFFFF0000082A)) 
    tmp_9_fu_610_p2_carry__0_i_3
       (.I0(\tmp_21_reg_65_reg[15] [10]),
        .I1(ap_condition_350__0),
        .I2(col_V_1_reg_776_reg[10]),
        .I3(\p_0177_0_i_reg_290_reg_n_0_[10] ),
        .I4(tmp_10_cast_fu_606_p1[11]),
        .I5(\tmp_21_reg_65_reg[15] [11]),
        .O(tmp_9_fu_610_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h082AFFFF0000082A)) 
    tmp_9_fu_610_p2_carry__0_i_4
       (.I0(\tmp_21_reg_65_reg[15] [8]),
        .I1(ap_condition_350__0),
        .I2(col_V_1_reg_776_reg[8]),
        .I3(\p_0177_0_i_reg_290_reg_n_0_[8] ),
        .I4(tmp_10_cast_fu_606_p1[9]),
        .I5(\tmp_21_reg_65_reg[15] [9]),
        .O(tmp_9_fu_610_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_9_fu_610_p2_carry__0_i_5
       (.I0(\tmp_21_reg_65_reg[15] [14]),
        .I1(\tmp_21_reg_65_reg[15] [15]),
        .O(tmp_9_fu_610_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h0000A599)) 
    tmp_9_fu_610_p2_carry__0_i_6
       (.I0(\tmp_21_reg_65_reg[15] [12]),
        .I1(\p_0177_0_i_reg_290_reg_n_0_[12] ),
        .I2(col_V_1_reg_776_reg[12]),
        .I3(ap_condition_350__0),
        .I4(\tmp_21_reg_65_reg[15] [13]),
        .O(tmp_9_fu_610_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'hA5990000)) 
    tmp_9_fu_610_p2_carry__0_i_7
       (.I0(\tmp_21_reg_65_reg[15] [10]),
        .I1(\p_0177_0_i_reg_290_reg_n_0_[10] ),
        .I2(col_V_1_reg_776_reg[10]),
        .I3(ap_condition_350__0),
        .I4(tmp_9_fu_610_p2_carry__0_i_11_n_0),
        .O(tmp_9_fu_610_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'hA5990000)) 
    tmp_9_fu_610_p2_carry__0_i_8
       (.I0(\tmp_21_reg_65_reg[15] [8]),
        .I1(\p_0177_0_i_reg_290_reg_n_0_[8] ),
        .I2(col_V_1_reg_776_reg[8]),
        .I3(ap_condition_350__0),
        .I4(tmp_9_fu_610_p2_carry__0_i_12_n_0),
        .O(tmp_9_fu_610_p2_carry__0_i_8_n_0));
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    tmp_9_fu_610_p2_carry__0_i_9
       (.I0(\p_0177_0_i_reg_290_reg_n_0_[11] ),
        .I1(col_V_1_reg_776_reg[11]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(tmp_9_reg_772),
        .O(tmp_10_cast_fu_606_p1[11]));
  LUT6 #(
    .INIT(64'h082AFFFF0000082A)) 
    tmp_9_fu_610_p2_carry_i_1
       (.I0(\tmp_21_reg_65_reg[15] [6]),
        .I1(ap_condition_350__0),
        .I2(col_V_1_reg_776_reg[6]),
        .I3(\p_0177_0_i_reg_290_reg_n_0_[6] ),
        .I4(tmp_10_cast_fu_606_p1[7]),
        .I5(\tmp_21_reg_65_reg[15] [7]),
        .O(tmp_9_fu_610_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    tmp_9_fu_610_p2_carry_i_10
       (.I0(\p_0177_0_i_reg_290_reg_n_0_[7] ),
        .I1(col_V_1_reg_776_reg[7]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(tmp_9_reg_772),
        .O(tmp_10_cast_fu_606_p1[7]));
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    tmp_9_fu_610_p2_carry_i_11
       (.I0(\p_0177_0_i_reg_290_reg_n_0_[5] ),
        .I1(col_V_1_reg_776_reg[5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(tmp_9_reg_772),
        .O(tmp_10_cast_fu_606_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    tmp_9_fu_610_p2_carry_i_12
       (.I0(\p_0177_0_i_reg_290_reg_n_0_[3] ),
        .I1(col_V_1_reg_776_reg[3]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(tmp_9_reg_772),
        .O(tmp_10_cast_fu_606_p1[3]));
  LUT5 #(
    .INIT(32'hCAAAAAAA)) 
    tmp_9_fu_610_p2_carry_i_13
       (.I0(\p_0177_0_i_reg_290_reg_n_0_[1] ),
        .I1(col_V_1_reg_776_reg[1]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(tmp_9_reg_772),
        .O(tmp_10_cast_fu_606_p1[1]));
  LUT6 #(
    .INIT(64'hFF7F800000807FFF)) 
    tmp_9_fu_610_p2_carry_i_14
       (.I0(tmp_9_reg_772),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(col_V_1_reg_776_reg[7]),
        .I4(\p_0177_0_i_reg_290_reg_n_0_[7] ),
        .I5(\tmp_21_reg_65_reg[15] [7]),
        .O(tmp_9_fu_610_p2_carry_i_14_n_0));
  LUT6 #(
    .INIT(64'hFF7F800000807FFF)) 
    tmp_9_fu_610_p2_carry_i_15
       (.I0(tmp_9_reg_772),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(col_V_1_reg_776_reg[5]),
        .I4(\p_0177_0_i_reg_290_reg_n_0_[5] ),
        .I5(\tmp_21_reg_65_reg[15] [5]),
        .O(tmp_9_fu_610_p2_carry_i_15_n_0));
  LUT6 #(
    .INIT(64'hFF7F800000807FFF)) 
    tmp_9_fu_610_p2_carry_i_16
       (.I0(tmp_9_reg_772),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(col_V_1_reg_776_reg[3]),
        .I4(\p_0177_0_i_reg_290_reg_n_0_[3] ),
        .I5(\tmp_21_reg_65_reg[15] [3]),
        .O(tmp_9_fu_610_p2_carry_i_16_n_0));
  LUT6 #(
    .INIT(64'hFF7F800000807FFF)) 
    tmp_9_fu_610_p2_carry_i_17
       (.I0(tmp_9_reg_772),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(col_V_1_reg_776_reg[1]),
        .I4(\p_0177_0_i_reg_290_reg_n_0_[1] ),
        .I5(\tmp_21_reg_65_reg[15] [1]),
        .O(tmp_9_fu_610_p2_carry_i_17_n_0));
  LUT6 #(
    .INIT(64'h082AFFFF0000082A)) 
    tmp_9_fu_610_p2_carry_i_2
       (.I0(\tmp_21_reg_65_reg[15] [4]),
        .I1(ap_condition_350__0),
        .I2(col_V_1_reg_776_reg[4]),
        .I3(\p_0177_0_i_reg_290_reg_n_0_[4] ),
        .I4(tmp_10_cast_fu_606_p1[5]),
        .I5(\tmp_21_reg_65_reg[15] [5]),
        .O(tmp_9_fu_610_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h082AFFFF0000082A)) 
    tmp_9_fu_610_p2_carry_i_3
       (.I0(\tmp_21_reg_65_reg[15] [2]),
        .I1(ap_condition_350__0),
        .I2(col_V_1_reg_776_reg[2]),
        .I3(\p_0177_0_i_reg_290_reg_n_0_[2] ),
        .I4(tmp_10_cast_fu_606_p1[3]),
        .I5(\tmp_21_reg_65_reg[15] [3]),
        .O(tmp_9_fu_610_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h082AFFFF0000082A)) 
    tmp_9_fu_610_p2_carry_i_4
       (.I0(\tmp_21_reg_65_reg[15] [0]),
        .I1(ap_condition_350__0),
        .I2(col_V_1_reg_776_reg[0]),
        .I3(\p_0177_0_i_reg_290_reg_n_0_[0] ),
        .I4(tmp_10_cast_fu_606_p1[1]),
        .I5(\tmp_21_reg_65_reg[15] [1]),
        .O(tmp_9_fu_610_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hA5990000)) 
    tmp_9_fu_610_p2_carry_i_5
       (.I0(\tmp_21_reg_65_reg[15] [6]),
        .I1(\p_0177_0_i_reg_290_reg_n_0_[6] ),
        .I2(col_V_1_reg_776_reg[6]),
        .I3(ap_condition_350__0),
        .I4(tmp_9_fu_610_p2_carry_i_14_n_0),
        .O(tmp_9_fu_610_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'hA5990000)) 
    tmp_9_fu_610_p2_carry_i_6
       (.I0(\tmp_21_reg_65_reg[15] [4]),
        .I1(\p_0177_0_i_reg_290_reg_n_0_[4] ),
        .I2(col_V_1_reg_776_reg[4]),
        .I3(ap_condition_350__0),
        .I4(tmp_9_fu_610_p2_carry_i_15_n_0),
        .O(tmp_9_fu_610_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'hA5990000)) 
    tmp_9_fu_610_p2_carry_i_7
       (.I0(\tmp_21_reg_65_reg[15] [2]),
        .I1(\p_0177_0_i_reg_290_reg_n_0_[2] ),
        .I2(col_V_1_reg_776_reg[2]),
        .I3(ap_condition_350__0),
        .I4(tmp_9_fu_610_p2_carry_i_16_n_0),
        .O(tmp_9_fu_610_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'hA5990000)) 
    tmp_9_fu_610_p2_carry_i_8
       (.I0(\tmp_21_reg_65_reg[15] [0]),
        .I1(\p_0177_0_i_reg_290_reg_n_0_[0] ),
        .I2(col_V_1_reg_776_reg[0]),
        .I3(ap_condition_350__0),
        .I4(tmp_9_fu_610_p2_carry_i_17_n_0),
        .O(tmp_9_fu_610_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h80)) 
    tmp_9_fu_610_p2_carry_i_9
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(tmp_9_reg_772),
        .O(ap_condition_350__0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_9_reg_772[0]_i_1 
       (.I0(tmp_9_fu_610_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(tmp_9_reg_772),
        .O(\tmp_9_reg_772[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_9_reg_772_pp1_iter1_reg[0]_i_1 
       (.I0(tmp_9_reg_772),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(tmp_9_reg_772_pp1_iter1_reg),
        .O(\tmp_9_reg_772_pp1_iter1_reg[0]_i_1_n_0 ));
  FDRE \tmp_9_reg_772_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_9_reg_772_pp1_iter1_reg[0]_i_1_n_0 ),
        .Q(tmp_9_reg_772_pp1_iter1_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_9_reg_772_pp1_iter2_reg[0]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .O(ap_block_pp1_stage0_subdone7_in));
  FDRE \tmp_9_reg_772_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone7_in),
        .D(tmp_9_reg_772_pp1_iter1_reg),
        .Q(tmp_9_reg_772_pp1_iter2_reg),
        .R(1'b0));
  FDRE \tmp_9_reg_772_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone7_in),
        .D(tmp_9_reg_772_pp1_iter2_reg),
        .Q(tmp_9_reg_772_pp1_iter3_reg),
        .R(1'b0));
  FDRE \tmp_9_reg_772_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone7_in),
        .D(tmp_9_reg_772_pp1_iter3_reg),
        .Q(tmp_9_reg_772_pp1_iter4_reg),
        .R(1'b0));
  FDRE \tmp_9_reg_772_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_9_reg_772[0]_i_1_n_0 ),
        .Q(tmp_9_reg_772),
        .R(1'b0));
endmodule

module system_sobel_ip_0_1_xFSobelFilter3x3_bkb
   (DOBDO,
    O,
    \GradientValuesY_0_V_reg_841_reg[7] ,
    CO,
    \GradientValuesY_0_V_reg_841_reg[7]_0 ,
    ram_reg,
    \GradientValuesY_0_V_reg_841_reg[3] ,
    \GradientValuesY_0_V_reg_841_reg[7]_1 ,
    ap_clk,
    Q,
    DIADI,
    ap_phi_mux_src_buf1_V_phi_fu_368_p4,
    S,
    ram_reg_0,
    \src_buf3_0_V_reg_339_reg[7] ,
    ap_enable_reg_pp0_iter1_reg,
    p_src_V_V_empty_n,
    tmp_6_reg_713,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    \tmp_14_reg_768_reg[1] ,
    p_33_in,
    ap_block_pp1_stage0_subdone,
    \p_0177_0_i_reg_290_reg[10] ,
    \p_1_reg_254_reg[10] ,
    tmp_9_reg_772,
    \tmp_5_reg_764_reg[0] ,
    ap_enable_reg_pp1_iter1,
    \p_01066_3_reg_759_reg[1] ,
    ap_phi_mux_src_buf3_V_phi_fu_306_p4,
    ram_reg_1,
    ram_reg_2,
    ap_enable_reg_pp1_iter3);
  output [7:0]DOBDO;
  output [3:0]O;
  output [3:0]\GradientValuesY_0_V_reg_841_reg[7] ;
  output [0:0]CO;
  output [0:0]\GradientValuesY_0_V_reg_841_reg[7]_0 ;
  output ram_reg;
  output [3:0]\GradientValuesY_0_V_reg_841_reg[3] ;
  output [3:0]\GradientValuesY_0_V_reg_841_reg[7]_1 ;
  input ap_clk;
  input [10:0]Q;
  input [7:0]DIADI;
  input [7:0]ap_phi_mux_src_buf1_V_phi_fu_368_p4;
  input [3:0]S;
  input [3:0]ram_reg_0;
  input [0:0]\src_buf3_0_V_reg_339_reg[7] ;
  input ap_enable_reg_pp0_iter1_reg;
  input p_src_V_V_empty_n;
  input tmp_6_reg_713;
  input [1:0]\ap_CS_fsm_reg[4] ;
  input \ap_CS_fsm_reg[4]_0 ;
  input [1:0]\tmp_14_reg_768_reg[1] ;
  input p_33_in;
  input ap_block_pp1_stage0_subdone;
  input [10:0]\p_0177_0_i_reg_290_reg[10] ;
  input [10:0]\p_1_reg_254_reg[10] ;
  input tmp_9_reg_772;
  input \tmp_5_reg_764_reg[0] ;
  input ap_enable_reg_pp1_iter1;
  input [1:0]\p_01066_3_reg_759_reg[1] ;
  input [7:0]ap_phi_mux_src_buf3_V_phi_fu_306_p4;
  input [7:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input ap_enable_reg_pp1_iter3;

  wire [0:0]CO;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [3:0]\GradientValuesY_0_V_reg_841_reg[3] ;
  wire [3:0]\GradientValuesY_0_V_reg_841_reg[7] ;
  wire [0:0]\GradientValuesY_0_V_reg_841_reg[7]_0 ;
  wire [3:0]\GradientValuesY_0_V_reg_841_reg[7]_1 ;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter3;
  wire [7:0]ap_phi_mux_src_buf1_V_phi_fu_368_p4;
  wire [7:0]ap_phi_mux_src_buf3_V_phi_fu_306_p4;
  wire [1:0]\p_01066_3_reg_759_reg[1] ;
  wire [10:0]\p_0177_0_i_reg_290_reg[10] ;
  wire [10:0]\p_1_reg_254_reg[10] ;
  wire p_33_in;
  wire p_src_V_V_empty_n;
  wire ram_reg;
  wire [3:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [0:0]\src_buf3_0_V_reg_339_reg[7] ;
  wire [1:0]\tmp_14_reg_768_reg[1] ;
  wire \tmp_5_reg_764_reg[0] ;
  wire tmp_6_reg_713;
  wire tmp_9_reg_772;

  system_sobel_ip_0_1_xFSobelFilter3x3_bkb_ram_23 xFSobelFilter3x3_bkb_ram_U
       (.CO(CO),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .\GradientValuesY_0_V_reg_841_reg[3] (\GradientValuesY_0_V_reg_841_reg[3] ),
        .\GradientValuesY_0_V_reg_841_reg[7] (\GradientValuesY_0_V_reg_841_reg[7] ),
        .\GradientValuesY_0_V_reg_841_reg[7]_0 (\GradientValuesY_0_V_reg_841_reg[7]_0 ),
        .\GradientValuesY_0_V_reg_841_reg[7]_1 (\GradientValuesY_0_V_reg_841_reg[7]_1 ),
        .O(O),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4]_0 ),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .ap_phi_mux_src_buf1_V_phi_fu_368_p4(ap_phi_mux_src_buf1_V_phi_fu_368_p4),
        .ap_phi_mux_src_buf3_V_phi_fu_306_p4(ap_phi_mux_src_buf3_V_phi_fu_306_p4),
        .\p_01066_3_reg_759_reg[1] (\p_01066_3_reg_759_reg[1] ),
        .\p_0177_0_i_reg_290_reg[10] (\p_0177_0_i_reg_290_reg[10] ),
        .\p_1_reg_254_reg[10] (\p_1_reg_254_reg[10] ),
        .p_33_in(p_33_in),
        .p_src_V_V_empty_n(p_src_V_V_empty_n),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .\src_buf3_0_V_reg_339_reg[7] (\src_buf3_0_V_reg_339_reg[7] ),
        .\tmp_14_reg_768_reg[1] (\tmp_14_reg_768_reg[1] ),
        .\tmp_5_reg_764_reg[0] (\tmp_5_reg_764_reg[0] ),
        .tmp_6_reg_713(tmp_6_reg_713),
        .tmp_9_reg_772(tmp_9_reg_772));
endmodule

(* ORIG_REF_NAME = "xFSobelFilter3x3_bkb" *) 
module system_sobel_ip_0_1_xFSobelFilter3x3_bkb_18
   (\buf1_V_reg_826_reg[7] ,
    ram_reg,
    ram_reg_0,
    p_33_in,
    ram_reg_1,
    ap_clk,
    buf_1_V_load_reg_8070,
    Q,
    \mOutPtr_reg[1] ,
    ap_enable_reg_pp0_iter1_reg,
    p_src_V_V_empty_n,
    tmp_6_reg_713,
    \ap_CS_fsm_reg[4] ,
    \tmp_14_reg_768_reg[1] ,
    ap_block_pp1_stage0_subdone,
    \p_0177_0_i_reg_290_reg[10] ,
    \p_1_reg_254_reg[10] ,
    tmp_9_reg_772,
    \tmp_5_reg_764_reg[0] ,
    ap_enable_reg_pp1_iter1,
    \p_01066_3_reg_759_reg[1] ,
    ap_enable_reg_pp1_iter2);
  output [7:0]\buf1_V_reg_826_reg[7] ;
  output ram_reg;
  output ram_reg_0;
  output p_33_in;
  output ram_reg_1;
  input ap_clk;
  input buf_1_V_load_reg_8070;
  input [10:0]Q;
  input [7:0]\mOutPtr_reg[1] ;
  input ap_enable_reg_pp0_iter1_reg;
  input p_src_V_V_empty_n;
  input tmp_6_reg_713;
  input [1:0]\ap_CS_fsm_reg[4] ;
  input [1:0]\tmp_14_reg_768_reg[1] ;
  input ap_block_pp1_stage0_subdone;
  input [10:0]\p_0177_0_i_reg_290_reg[10] ;
  input [10:0]\p_1_reg_254_reg[10] ;
  input tmp_9_reg_772;
  input \tmp_5_reg_764_reg[0] ;
  input ap_enable_reg_pp1_iter1;
  input [1:0]\p_01066_3_reg_759_reg[1] ;
  input ap_enable_reg_pp1_iter2;

  wire [10:0]Q;
  wire [1:0]\ap_CS_fsm_reg[4] ;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire [7:0]\buf1_V_reg_826_reg[7] ;
  wire buf_1_V_load_reg_8070;
  wire [7:0]\mOutPtr_reg[1] ;
  wire [1:0]\p_01066_3_reg_759_reg[1] ;
  wire [10:0]\p_0177_0_i_reg_290_reg[10] ;
  wire [10:0]\p_1_reg_254_reg[10] ;
  wire p_33_in;
  wire p_src_V_V_empty_n;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [1:0]\tmp_14_reg_768_reg[1] ;
  wire \tmp_5_reg_764_reg[0] ;
  wire tmp_6_reg_713;
  wire tmp_9_reg_772;

  system_sobel_ip_0_1_xFSobelFilter3x3_bkb_ram_22 xFSobelFilter3x3_bkb_ram_U
       (.Q(Q),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .\buf1_V_reg_826_reg[7] (\buf1_V_reg_826_reg[7] ),
        .buf_1_V_load_reg_8070(buf_1_V_load_reg_8070),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1] ),
        .\p_01066_3_reg_759_reg[1] (\p_01066_3_reg_759_reg[1] ),
        .\p_0177_0_i_reg_290_reg[10] (\p_0177_0_i_reg_290_reg[10] ),
        .\p_1_reg_254_reg[10] (\p_1_reg_254_reg[10] ),
        .p_33_in(p_33_in),
        .p_src_V_V_empty_n(p_src_V_V_empty_n),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .\tmp_14_reg_768_reg[1] (\tmp_14_reg_768_reg[1] ),
        .\tmp_5_reg_764_reg[0] (\tmp_5_reg_764_reg[0] ),
        .tmp_6_reg_713(tmp_6_reg_713),
        .tmp_9_reg_772(tmp_9_reg_772));
endmodule

(* ORIG_REF_NAME = "xFSobelFilter3x3_bkb" *) 
module system_sobel_ip_0_1_xFSobelFilter3x3_bkb_19
   (\buf1_V_reg_826_reg[7] ,
    buf_1_V_load_reg_8070,
    CO,
    ap_block_pp1_stage0_subdone,
    D,
    \buf0_V_reg_821_reg[7] ,
    \buf1_V_reg_826_reg[7]_0 ,
    S,
    DI,
    \GradientValuesX_0_V_reg_836_reg[7] ,
    \GradientValuesX_0_V_reg_836_reg[7]_0 ,
    \GradientValuesX_0_V_reg_836_reg[3] ,
    \GradientValuesX_0_V_reg_836_reg[7]_1 ,
    \GradientValuesX_0_V_reg_836_reg[7]_2 ,
    ap_clk,
    ap_enable_reg_pp1_iter2_reg,
    Q,
    \tmp_11_reg_781_reg[10] ,
    \mOutPtr_reg[0] ,
    ram_reg,
    ap_enable_reg_pp1_iter3,
    tmp_9_reg_772_pp1_iter2_reg,
    ap_enable_reg_pp1_iter1,
    \ap_CS_fsm_reg[4] ,
    tmp_9_reg_772,
    ap_enable_reg_pp1_iter5_reg,
    p_dsty_V_V_full_n,
    \tmp_13_reg_788_pp1_iter4_reg_reg[0]__0 ,
    p_dstx_V_V_full_n,
    p_src_V_V_empty_n,
    \tmp_5_reg_764_reg[0] ,
    \p_01066_3_reg_759_reg[1] ,
    ram_reg_0,
    DOBDO,
    \p_01078_3_reg_749_reg[1] ,
    \p_01072_3_reg_754_reg[1] ,
    \tmp_14_reg_768_reg[1] ,
    \src_buf2_0_V_reg_314_reg[7] ,
    tmp_9_reg_772_pp1_iter4_reg,
    \src_buf2_V_reg_326_reg[7] );
  output [7:0]\buf1_V_reg_826_reg[7] ;
  output buf_1_V_load_reg_8070;
  output [0:0]CO;
  output ap_block_pp1_stage0_subdone;
  output [7:0]D;
  output [7:0]\buf0_V_reg_821_reg[7] ;
  output [7:0]\buf1_V_reg_826_reg[7]_0 ;
  output [3:0]S;
  output [2:0]DI;
  output [3:0]\GradientValuesX_0_V_reg_836_reg[7] ;
  output [3:0]\GradientValuesX_0_V_reg_836_reg[7]_0 ;
  output [3:0]\GradientValuesX_0_V_reg_836_reg[3] ;
  output [3:0]\GradientValuesX_0_V_reg_836_reg[7]_1 ;
  output [0:0]\GradientValuesX_0_V_reg_836_reg[7]_2 ;
  input ap_clk;
  input ap_enable_reg_pp1_iter2_reg;
  input [10:0]Q;
  input [10:0]\tmp_11_reg_781_reg[10] ;
  input [7:0]\mOutPtr_reg[0] ;
  input [0:0]ram_reg;
  input ap_enable_reg_pp1_iter3;
  input tmp_9_reg_772_pp1_iter2_reg;
  input ap_enable_reg_pp1_iter1;
  input [0:0]\ap_CS_fsm_reg[4] ;
  input tmp_9_reg_772;
  input ap_enable_reg_pp1_iter5_reg;
  input p_dsty_V_V_full_n;
  input \tmp_13_reg_788_pp1_iter4_reg_reg[0]__0 ;
  input p_dstx_V_V_full_n;
  input p_src_V_V_empty_n;
  input \tmp_5_reg_764_reg[0] ;
  input [1:0]\p_01066_3_reg_759_reg[1] ;
  input [7:0]ram_reg_0;
  input [7:0]DOBDO;
  input [1:0]\p_01078_3_reg_749_reg[1] ;
  input [1:0]\p_01072_3_reg_754_reg[1] ;
  input [0:0]\tmp_14_reg_768_reg[1] ;
  input [7:0]\src_buf2_0_V_reg_314_reg[7] ;
  input tmp_9_reg_772_pp1_iter4_reg;
  input [7:0]\src_buf2_V_reg_326_reg[7] ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [2:0]DI;
  wire [7:0]DOBDO;
  wire [3:0]\GradientValuesX_0_V_reg_836_reg[3] ;
  wire [3:0]\GradientValuesX_0_V_reg_836_reg[7] ;
  wire [3:0]\GradientValuesX_0_V_reg_836_reg[7]_0 ;
  wire [3:0]\GradientValuesX_0_V_reg_836_reg[7]_1 ;
  wire [0:0]\GradientValuesX_0_V_reg_836_reg[7]_2 ;
  wire [10:0]Q;
  wire [3:0]S;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2_reg;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter5_reg;
  wire [7:0]\buf0_V_reg_821_reg[7] ;
  wire [7:0]\buf1_V_reg_826_reg[7] ;
  wire [7:0]\buf1_V_reg_826_reg[7]_0 ;
  wire buf_1_V_load_reg_8070;
  wire [7:0]\mOutPtr_reg[0] ;
  wire [1:0]\p_01066_3_reg_759_reg[1] ;
  wire [1:0]\p_01072_3_reg_754_reg[1] ;
  wire [1:0]\p_01078_3_reg_749_reg[1] ;
  wire p_dstx_V_V_full_n;
  wire p_dsty_V_V_full_n;
  wire p_src_V_V_empty_n;
  wire [0:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]\src_buf2_0_V_reg_314_reg[7] ;
  wire [7:0]\src_buf2_V_reg_326_reg[7] ;
  wire [10:0]\tmp_11_reg_781_reg[10] ;
  wire \tmp_13_reg_788_pp1_iter4_reg_reg[0]__0 ;
  wire [0:0]\tmp_14_reg_768_reg[1] ;
  wire \tmp_5_reg_764_reg[0] ;
  wire tmp_9_reg_772;
  wire tmp_9_reg_772_pp1_iter2_reg;
  wire tmp_9_reg_772_pp1_iter4_reg;

  system_sobel_ip_0_1_xFSobelFilter3x3_bkb_ram xFSobelFilter3x3_bkb_ram_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .DOBDO(\buf1_V_reg_826_reg[7] ),
        .\GradientValuesX_0_V_reg_836_reg[3] (\GradientValuesX_0_V_reg_836_reg[3] ),
        .\GradientValuesX_0_V_reg_836_reg[7] (\GradientValuesX_0_V_reg_836_reg[7] ),
        .\GradientValuesX_0_V_reg_836_reg[7]_0 (\GradientValuesX_0_V_reg_836_reg[7]_0 ),
        .\GradientValuesX_0_V_reg_836_reg[7]_1 (\GradientValuesX_0_V_reg_836_reg[7]_1 ),
        .\GradientValuesX_0_V_reg_836_reg[7]_2 (\GradientValuesX_0_V_reg_836_reg[7]_2 ),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter2_reg(ap_enable_reg_pp1_iter2_reg),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .ap_enable_reg_pp1_iter5_reg(ap_enable_reg_pp1_iter5_reg),
        .\buf0_V_reg_821_reg[7] (\buf0_V_reg_821_reg[7] ),
        .\buf1_V_reg_826_reg[7] (\buf1_V_reg_826_reg[7]_0 ),
        .buf_1_V_load_reg_8070(buf_1_V_load_reg_8070),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\p_01066_3_reg_759_reg[1] (\p_01066_3_reg_759_reg[1] ),
        .\p_01072_3_reg_754_reg[1] (\p_01072_3_reg_754_reg[1] ),
        .\p_01078_3_reg_749_reg[1] (\p_01078_3_reg_749_reg[1] ),
        .p_dstx_V_V_full_n(p_dstx_V_V_full_n),
        .p_dsty_V_V_full_n(p_dsty_V_V_full_n),
        .p_src_V_V_empty_n(p_src_V_V_empty_n),
        .ram_reg_0(ap_block_pp1_stage0_subdone),
        .ram_reg_1(ram_reg),
        .ram_reg_2(ram_reg_0),
        .ram_reg_3(DOBDO),
        .\src_buf2_0_V_reg_314_reg[7] (\src_buf2_0_V_reg_314_reg[7] ),
        .\src_buf2_V_reg_326_reg[7] (\src_buf2_V_reg_326_reg[7] ),
        .\tmp_11_reg_781_reg[10] (\tmp_11_reg_781_reg[10] ),
        .\tmp_13_reg_788_pp1_iter4_reg_reg[0]__0 (\tmp_13_reg_788_pp1_iter4_reg_reg[0]__0 ),
        .\tmp_14_reg_768_reg[1] (\tmp_14_reg_768_reg[1] ),
        .\tmp_5_reg_764_reg[0] (\tmp_5_reg_764_reg[0] ),
        .tmp_9_reg_772(tmp_9_reg_772),
        .tmp_9_reg_772_pp1_iter2_reg(tmp_9_reg_772_pp1_iter2_reg),
        .tmp_9_reg_772_pp1_iter4_reg(tmp_9_reg_772_pp1_iter4_reg));
endmodule

module system_sobel_ip_0_1_xFSobelFilter3x3_bkb_ram
   (DOBDO,
    buf_1_V_load_reg_8070,
    CO,
    ram_reg_0,
    D,
    \buf0_V_reg_821_reg[7] ,
    \buf1_V_reg_826_reg[7] ,
    S,
    DI,
    \GradientValuesX_0_V_reg_836_reg[7] ,
    \GradientValuesX_0_V_reg_836_reg[7]_0 ,
    \GradientValuesX_0_V_reg_836_reg[3] ,
    \GradientValuesX_0_V_reg_836_reg[7]_1 ,
    \GradientValuesX_0_V_reg_836_reg[7]_2 ,
    ap_clk,
    ap_enable_reg_pp1_iter2_reg,
    Q,
    \tmp_11_reg_781_reg[10] ,
    \mOutPtr_reg[0] ,
    ram_reg_1,
    ap_enable_reg_pp1_iter3,
    tmp_9_reg_772_pp1_iter2_reg,
    ap_enable_reg_pp1_iter1,
    \ap_CS_fsm_reg[4] ,
    tmp_9_reg_772,
    ap_enable_reg_pp1_iter5_reg,
    p_dsty_V_V_full_n,
    \tmp_13_reg_788_pp1_iter4_reg_reg[0]__0 ,
    p_dstx_V_V_full_n,
    p_src_V_V_empty_n,
    \tmp_5_reg_764_reg[0] ,
    \p_01066_3_reg_759_reg[1] ,
    ram_reg_2,
    ram_reg_3,
    \p_01078_3_reg_749_reg[1] ,
    \p_01072_3_reg_754_reg[1] ,
    \tmp_14_reg_768_reg[1] ,
    \src_buf2_0_V_reg_314_reg[7] ,
    tmp_9_reg_772_pp1_iter4_reg,
    \src_buf2_V_reg_326_reg[7] );
  output [7:0]DOBDO;
  output buf_1_V_load_reg_8070;
  output [0:0]CO;
  output ram_reg_0;
  output [7:0]D;
  output [7:0]\buf0_V_reg_821_reg[7] ;
  output [7:0]\buf1_V_reg_826_reg[7] ;
  output [3:0]S;
  output [2:0]DI;
  output [3:0]\GradientValuesX_0_V_reg_836_reg[7] ;
  output [3:0]\GradientValuesX_0_V_reg_836_reg[7]_0 ;
  output [3:0]\GradientValuesX_0_V_reg_836_reg[3] ;
  output [3:0]\GradientValuesX_0_V_reg_836_reg[7]_1 ;
  output [0:0]\GradientValuesX_0_V_reg_836_reg[7]_2 ;
  input ap_clk;
  input ap_enable_reg_pp1_iter2_reg;
  input [10:0]Q;
  input [10:0]\tmp_11_reg_781_reg[10] ;
  input [7:0]\mOutPtr_reg[0] ;
  input [0:0]ram_reg_1;
  input ap_enable_reg_pp1_iter3;
  input tmp_9_reg_772_pp1_iter2_reg;
  input ap_enable_reg_pp1_iter1;
  input [0:0]\ap_CS_fsm_reg[4] ;
  input tmp_9_reg_772;
  input ap_enable_reg_pp1_iter5_reg;
  input p_dsty_V_V_full_n;
  input \tmp_13_reg_788_pp1_iter4_reg_reg[0]__0 ;
  input p_dstx_V_V_full_n;
  input p_src_V_V_empty_n;
  input \tmp_5_reg_764_reg[0] ;
  input [1:0]\p_01066_3_reg_759_reg[1] ;
  input [7:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input [1:0]\p_01078_3_reg_749_reg[1] ;
  input [1:0]\p_01072_3_reg_754_reg[1] ;
  input [0:0]\tmp_14_reg_768_reg[1] ;
  input [7:0]\src_buf2_0_V_reg_314_reg[7] ;
  input tmp_9_reg_772_pp1_iter4_reg;
  input [7:0]\src_buf2_V_reg_326_reg[7] ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [2:0]DI;
  wire [7:0]DOBDO;
  wire [3:0]\GradientValuesX_0_V_reg_836_reg[3] ;
  wire [3:0]\GradientValuesX_0_V_reg_836_reg[7] ;
  wire [3:0]\GradientValuesX_0_V_reg_836_reg[7]_0 ;
  wire [3:0]\GradientValuesX_0_V_reg_836_reg[7]_1 ;
  wire [0:0]\GradientValuesX_0_V_reg_836_reg[7]_2 ;
  wire [10:0]Q;
  wire [3:0]S;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_block_pp1_stage0_110011;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2_reg;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter5_reg;
  wire [7:0]\buf0_V_reg_821_reg[7] ;
  wire [7:0]\buf1_V_reg_826_reg[7] ;
  wire buf_1_V_load_reg_8070;
  wire buf_2_V_ce1;
  wire [7:0]\mOutPtr_reg[0] ;
  wire [1:0]\p_01066_3_reg_759_reg[1] ;
  wire [1:0]\p_01072_3_reg_754_reg[1] ;
  wire [1:0]\p_01078_3_reg_749_reg[1] ;
  wire p_13_in;
  wire p_dstx_V_V_full_n;
  wire p_dsty_V_V_full_n;
  wire p_src_V_V_empty_n;
  wire ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ram_reg_i_11__1_n_0;
  wire [7:0]\src_buf2_0_V_reg_314_reg[7] ;
  wire [7:0]\src_buf2_V_reg_326_reg[7] ;
  wire [10:0]\tmp_11_reg_781_reg[10] ;
  wire \tmp_13_reg_788_pp1_iter4_reg_reg[0]__0 ;
  wire [0:0]\tmp_14_reg_768_reg[1] ;
  wire \tmp_5_reg_764_reg[0] ;
  wire tmp_9_reg_772;
  wire tmp_9_reg_772_pp1_iter2_reg;
  wire tmp_9_reg_772_pp1_iter4_reg;
  wire [3:1]NLW_out_pix_4_fu_146_p2__23_carry__1_i_6_CO_UNCONNECTED;
  wire [3:0]NLW_out_pix_4_fu_146_p2__23_carry__1_i_6_O_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_821[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\p_01078_3_reg_749_reg[1] [1]),
        .I2(ram_reg_2[0]),
        .I3(\p_01078_3_reg_749_reg[1] [0]),
        .I4(ram_reg_3[0]),
        .O(\buf0_V_reg_821_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_821[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\p_01078_3_reg_749_reg[1] [1]),
        .I2(ram_reg_2[1]),
        .I3(\p_01078_3_reg_749_reg[1] [0]),
        .I4(ram_reg_3[1]),
        .O(\buf0_V_reg_821_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_821[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\p_01078_3_reg_749_reg[1] [1]),
        .I2(ram_reg_2[2]),
        .I3(\p_01078_3_reg_749_reg[1] [0]),
        .I4(ram_reg_3[2]),
        .O(\buf0_V_reg_821_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_821[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\p_01078_3_reg_749_reg[1] [1]),
        .I2(ram_reg_2[3]),
        .I3(\p_01078_3_reg_749_reg[1] [0]),
        .I4(ram_reg_3[3]),
        .O(\buf0_V_reg_821_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_821[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\p_01078_3_reg_749_reg[1] [1]),
        .I2(ram_reg_2[4]),
        .I3(\p_01078_3_reg_749_reg[1] [0]),
        .I4(ram_reg_3[4]),
        .O(\buf0_V_reg_821_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_821[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\p_01078_3_reg_749_reg[1] [1]),
        .I2(ram_reg_2[5]),
        .I3(\p_01078_3_reg_749_reg[1] [0]),
        .I4(ram_reg_3[5]),
        .O(\buf0_V_reg_821_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_821[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\p_01078_3_reg_749_reg[1] [1]),
        .I2(ram_reg_2[6]),
        .I3(\p_01078_3_reg_749_reg[1] [0]),
        .I4(ram_reg_3[6]),
        .O(\buf0_V_reg_821_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_821[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(\p_01078_3_reg_749_reg[1] [1]),
        .I2(ram_reg_2[7]),
        .I3(\p_01078_3_reg_749_reg[1] [0]),
        .I4(ram_reg_3[7]),
        .O(\buf0_V_reg_821_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_826[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\p_01072_3_reg_754_reg[1] [1]),
        .I2(ram_reg_2[0]),
        .I3(\p_01072_3_reg_754_reg[1] [0]),
        .I4(ram_reg_3[0]),
        .O(\buf1_V_reg_826_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_826[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\p_01072_3_reg_754_reg[1] [1]),
        .I2(ram_reg_2[1]),
        .I3(\p_01072_3_reg_754_reg[1] [0]),
        .I4(ram_reg_3[1]),
        .O(\buf1_V_reg_826_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_826[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\p_01072_3_reg_754_reg[1] [1]),
        .I2(ram_reg_2[2]),
        .I3(\p_01072_3_reg_754_reg[1] [0]),
        .I4(ram_reg_3[2]),
        .O(\buf1_V_reg_826_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_826[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\p_01072_3_reg_754_reg[1] [1]),
        .I2(ram_reg_2[3]),
        .I3(\p_01072_3_reg_754_reg[1] [0]),
        .I4(ram_reg_3[3]),
        .O(\buf1_V_reg_826_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_826[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\p_01072_3_reg_754_reg[1] [1]),
        .I2(ram_reg_2[4]),
        .I3(\p_01072_3_reg_754_reg[1] [0]),
        .I4(ram_reg_3[4]),
        .O(\buf1_V_reg_826_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_826[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\p_01072_3_reg_754_reg[1] [1]),
        .I2(ram_reg_2[5]),
        .I3(\p_01072_3_reg_754_reg[1] [0]),
        .I4(ram_reg_3[5]),
        .O(\buf1_V_reg_826_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_826[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\p_01072_3_reg_754_reg[1] [1]),
        .I2(ram_reg_2[6]),
        .I3(\p_01072_3_reg_754_reg[1] [0]),
        .I4(ram_reg_3[6]),
        .O(\buf1_V_reg_826_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_826[7]_i_2 
       (.I0(DOBDO[7]),
        .I1(\p_01072_3_reg_754_reg[1] [1]),
        .I2(ram_reg_2[7]),
        .I3(\p_01072_3_reg_754_reg[1] [0]),
        .I4(ram_reg_3[7]),
        .O(\buf1_V_reg_826_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_831[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\p_01066_3_reg_759_reg[1] [1]),
        .I2(ram_reg_2[0]),
        .I3(\p_01066_3_reg_759_reg[1] [0]),
        .I4(ram_reg_3[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_831[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\p_01066_3_reg_759_reg[1] [1]),
        .I2(ram_reg_2[1]),
        .I3(\p_01066_3_reg_759_reg[1] [0]),
        .I4(ram_reg_3[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_831[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\p_01066_3_reg_759_reg[1] [1]),
        .I2(ram_reg_2[2]),
        .I3(\p_01066_3_reg_759_reg[1] [0]),
        .I4(ram_reg_3[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_831[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\p_01066_3_reg_759_reg[1] [1]),
        .I2(ram_reg_2[3]),
        .I3(\p_01066_3_reg_759_reg[1] [0]),
        .I4(ram_reg_3[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_831[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\p_01066_3_reg_759_reg[1] [1]),
        .I2(ram_reg_2[4]),
        .I3(\p_01066_3_reg_759_reg[1] [0]),
        .I4(ram_reg_3[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_831[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\p_01066_3_reg_759_reg[1] [1]),
        .I2(ram_reg_2[5]),
        .I3(\p_01066_3_reg_759_reg[1] [0]),
        .I4(ram_reg_3[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_831[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\p_01066_3_reg_759_reg[1] [1]),
        .I2(ram_reg_2[6]),
        .I3(\p_01066_3_reg_759_reg[1] [0]),
        .I4(ram_reg_3[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_831[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(\p_01066_3_reg_759_reg[1] [1]),
        .I2(ram_reg_2[7]),
        .I3(\p_01066_3_reg_759_reg[1] [0]),
        .I4(ram_reg_3[7]),
        .O(D[7]));
  CARRY4 out_pix_4_fu_146_p2__23_carry__1_i_6
       (.CI(ram_reg_1),
        .CO({NLW_out_pix_4_fu_146_p2__23_carry__1_i_6_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_pix_4_fu_146_p2__23_carry__1_i_6_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_4_fu_146_p2_carry__0_i_1__0
       (.I0(\buf0_V_reg_821_reg[7] [7]),
        .I1(ram_reg_3[7]),
        .I2(\p_01066_3_reg_759_reg[1] [0]),
        .I3(ram_reg_2[7]),
        .I4(\p_01066_3_reg_759_reg[1] [1]),
        .I5(DOBDO[7]),
        .O(\GradientValuesX_0_V_reg_836_reg[7]_1 [3]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_4_fu_146_p2_carry__0_i_2__0
       (.I0(\buf0_V_reg_821_reg[7] [6]),
        .I1(ram_reg_3[6]),
        .I2(\p_01066_3_reg_759_reg[1] [0]),
        .I3(ram_reg_2[6]),
        .I4(\p_01066_3_reg_759_reg[1] [1]),
        .I5(DOBDO[6]),
        .O(\GradientValuesX_0_V_reg_836_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_4_fu_146_p2_carry__0_i_3__0
       (.I0(\buf0_V_reg_821_reg[7] [5]),
        .I1(ram_reg_3[5]),
        .I2(\p_01066_3_reg_759_reg[1] [0]),
        .I3(ram_reg_2[5]),
        .I4(\p_01066_3_reg_759_reg[1] [1]),
        .I5(DOBDO[5]),
        .O(\GradientValuesX_0_V_reg_836_reg[7]_1 [1]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_4_fu_146_p2_carry__0_i_4__0
       (.I0(\buf0_V_reg_821_reg[7] [4]),
        .I1(ram_reg_3[4]),
        .I2(\p_01066_3_reg_759_reg[1] [0]),
        .I3(ram_reg_2[4]),
        .I4(\p_01066_3_reg_759_reg[1] [1]),
        .I5(DOBDO[4]),
        .O(\GradientValuesX_0_V_reg_836_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_4_fu_146_p2_carry_i_1__0
       (.I0(\buf0_V_reg_821_reg[7] [3]),
        .I1(ram_reg_3[3]),
        .I2(\p_01066_3_reg_759_reg[1] [0]),
        .I3(ram_reg_2[3]),
        .I4(\p_01066_3_reg_759_reg[1] [1]),
        .I5(DOBDO[3]),
        .O(\GradientValuesX_0_V_reg_836_reg[3] [3]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_4_fu_146_p2_carry_i_2__0
       (.I0(\buf0_V_reg_821_reg[7] [2]),
        .I1(ram_reg_3[2]),
        .I2(\p_01066_3_reg_759_reg[1] [0]),
        .I3(ram_reg_2[2]),
        .I4(\p_01066_3_reg_759_reg[1] [1]),
        .I5(DOBDO[2]),
        .O(\GradientValuesX_0_V_reg_836_reg[3] [2]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_4_fu_146_p2_carry_i_3__0
       (.I0(\buf0_V_reg_821_reg[7] [1]),
        .I1(ram_reg_3[1]),
        .I2(\p_01066_3_reg_759_reg[1] [0]),
        .I3(ram_reg_2[1]),
        .I4(\p_01066_3_reg_759_reg[1] [1]),
        .I5(DOBDO[1]),
        .O(\GradientValuesX_0_V_reg_836_reg[3] [1]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_4_fu_146_p2_carry_i_4__0
       (.I0(\buf0_V_reg_821_reg[7] [0]),
        .I1(ram_reg_3[0]),
        .I2(\p_01066_3_reg_759_reg[1] [0]),
        .I3(ram_reg_2[0]),
        .I4(\p_01066_3_reg_759_reg[1] [1]),
        .I5(DOBDO[0]),
        .O(\GradientValuesX_0_V_reg_836_reg[3] [0]));
  LUT5 #(
    .INIT(32'h0222A222)) 
    out_pix_fu_130_p2_carry__0_i_1__0
       (.I0(\buf1_V_reg_826_reg[7] [6]),
        .I1(\src_buf2_V_reg_326_reg[7] [6]),
        .I2(tmp_9_reg_772_pp1_iter4_reg),
        .I3(ap_enable_reg_pp1_iter5_reg),
        .I4(\src_buf2_0_V_reg_314_reg[7] [6]),
        .O(\GradientValuesX_0_V_reg_836_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h0222A222)) 
    out_pix_fu_130_p2_carry__0_i_2__0
       (.I0(\buf1_V_reg_826_reg[7] [5]),
        .I1(\src_buf2_V_reg_326_reg[7] [5]),
        .I2(tmp_9_reg_772_pp1_iter4_reg),
        .I3(ap_enable_reg_pp1_iter5_reg),
        .I4(\src_buf2_0_V_reg_314_reg[7] [5]),
        .O(\GradientValuesX_0_V_reg_836_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h0222A222)) 
    out_pix_fu_130_p2_carry__0_i_3__0
       (.I0(\buf1_V_reg_826_reg[7] [4]),
        .I1(\src_buf2_V_reg_326_reg[7] [4]),
        .I2(tmp_9_reg_772_pp1_iter4_reg),
        .I3(ap_enable_reg_pp1_iter5_reg),
        .I4(\src_buf2_0_V_reg_314_reg[7] [4]),
        .O(\GradientValuesX_0_V_reg_836_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h0222A222)) 
    out_pix_fu_130_p2_carry__0_i_4__0
       (.I0(\buf1_V_reg_826_reg[7] [3]),
        .I1(\src_buf2_V_reg_326_reg[7] [3]),
        .I2(tmp_9_reg_772_pp1_iter4_reg),
        .I3(ap_enable_reg_pp1_iter5_reg),
        .I4(\src_buf2_0_V_reg_314_reg[7] [3]),
        .O(\GradientValuesX_0_V_reg_836_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h65556AAA9AAA9555)) 
    out_pix_fu_130_p2_carry__0_i_5
       (.I0(\GradientValuesX_0_V_reg_836_reg[7]_0 [3]),
        .I1(\src_buf2_0_V_reg_314_reg[7] [7]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .I4(\src_buf2_V_reg_326_reg[7] [7]),
        .I5(\buf1_V_reg_826_reg[7] [7]),
        .O(\GradientValuesX_0_V_reg_836_reg[7] [3]));
  LUT6 #(
    .INIT(64'h65556AAA9AAA9555)) 
    out_pix_fu_130_p2_carry__0_i_6
       (.I0(\GradientValuesX_0_V_reg_836_reg[7]_0 [2]),
        .I1(\src_buf2_0_V_reg_314_reg[7] [6]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .I4(\src_buf2_V_reg_326_reg[7] [6]),
        .I5(\buf1_V_reg_826_reg[7] [6]),
        .O(\GradientValuesX_0_V_reg_836_reg[7] [2]));
  LUT6 #(
    .INIT(64'h65556AAA9AAA9555)) 
    out_pix_fu_130_p2_carry__0_i_7
       (.I0(\GradientValuesX_0_V_reg_836_reg[7]_0 [1]),
        .I1(\src_buf2_0_V_reg_314_reg[7] [5]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .I4(\src_buf2_V_reg_326_reg[7] [5]),
        .I5(\buf1_V_reg_826_reg[7] [5]),
        .O(\GradientValuesX_0_V_reg_836_reg[7] [1]));
  LUT6 #(
    .INIT(64'h65556AAA9AAA9555)) 
    out_pix_fu_130_p2_carry__0_i_8
       (.I0(\GradientValuesX_0_V_reg_836_reg[7]_0 [0]),
        .I1(\src_buf2_0_V_reg_314_reg[7] [4]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .I4(\src_buf2_V_reg_326_reg[7] [4]),
        .I5(\buf1_V_reg_826_reg[7] [4]),
        .O(\GradientValuesX_0_V_reg_836_reg[7] [0]));
  LUT5 #(
    .INIT(32'hEA2AFFFF)) 
    out_pix_fu_130_p2_carry__1_i_1__0
       (.I0(\src_buf2_V_reg_326_reg[7] [7]),
        .I1(tmp_9_reg_772_pp1_iter4_reg),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(\src_buf2_0_V_reg_314_reg[7] [7]),
        .I4(\buf1_V_reg_826_reg[7] [7]),
        .O(\GradientValuesX_0_V_reg_836_reg[7]_2 ));
  LUT5 #(
    .INIT(32'h0222A222)) 
    out_pix_fu_130_p2_carry_i_1__0
       (.I0(\buf1_V_reg_826_reg[7] [2]),
        .I1(\src_buf2_V_reg_326_reg[7] [2]),
        .I2(tmp_9_reg_772_pp1_iter4_reg),
        .I3(ap_enable_reg_pp1_iter5_reg),
        .I4(\src_buf2_0_V_reg_314_reg[7] [2]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'h0222A222)) 
    out_pix_fu_130_p2_carry_i_2__0
       (.I0(\buf1_V_reg_826_reg[7] [1]),
        .I1(\src_buf2_V_reg_326_reg[7] [1]),
        .I2(tmp_9_reg_772_pp1_iter4_reg),
        .I3(ap_enable_reg_pp1_iter5_reg),
        .I4(\src_buf2_0_V_reg_314_reg[7] [1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hABBBFBBB)) 
    out_pix_fu_130_p2_carry_i_3__0
       (.I0(\buf1_V_reg_826_reg[7] [0]),
        .I1(\src_buf2_V_reg_326_reg[7] [0]),
        .I2(tmp_9_reg_772_pp1_iter4_reg),
        .I3(ap_enable_reg_pp1_iter5_reg),
        .I4(\src_buf2_0_V_reg_314_reg[7] [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h65556AAA9AAA9555)) 
    out_pix_fu_130_p2_carry_i_4
       (.I0(DI[2]),
        .I1(\src_buf2_0_V_reg_314_reg[7] [3]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .I4(\src_buf2_V_reg_326_reg[7] [3]),
        .I5(\buf1_V_reg_826_reg[7] [3]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h65556AAA9AAA9555)) 
    out_pix_fu_130_p2_carry_i_5
       (.I0(DI[1]),
        .I1(\src_buf2_0_V_reg_314_reg[7] [2]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .I4(\src_buf2_V_reg_326_reg[7] [2]),
        .I5(\buf1_V_reg_826_reg[7] [2]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h65556AAA9AAA9555)) 
    out_pix_fu_130_p2_carry_i_6
       (.I0(DI[0]),
        .I1(\src_buf2_0_V_reg_314_reg[7] [1]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(tmp_9_reg_772_pp1_iter4_reg),
        .I4(\src_buf2_V_reg_326_reg[7] [1]),
        .I5(\buf1_V_reg_826_reg[7] [1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h5666A666)) 
    out_pix_fu_130_p2_carry_i_7__0
       (.I0(\buf1_V_reg_826_reg[7] [0]),
        .I1(\src_buf2_V_reg_326_reg[7] [0]),
        .I2(tmp_9_reg_772_pp1_iter4_reg),
        .I3(ap_enable_reg_pp1_iter5_reg),
        .I4(\src_buf2_0_V_reg_314_reg[7] [0]),
        .O(S[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({\tmp_11_reg_781_reg[10] ,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\mOutPtr_reg[0] }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(buf_2_V_ce1),
        .ENBWREN(ap_enable_reg_pp1_iter2_reg),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_1_V_load_reg_8070),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({buf_2_V_ce1,buf_2_V_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_10__1
       (.I0(\tmp_5_reg_764_reg[0] ),
        .I1(\tmp_14_reg_768_reg[1] ),
        .O(p_13_in));
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_i_11__1
       (.I0(ram_reg_0),
        .I1(\tmp_5_reg_764_reg[0] ),
        .I2(\p_01066_3_reg_759_reg[1] [1]),
        .O(ram_reg_i_11__1_n_0));
  LUT6 #(
    .INIT(64'h2F00000000000000)) 
    ram_reg_i_1__1
       (.I0(p_13_in),
        .I1(ram_reg_0),
        .I2(ram_reg_i_11__1_n_0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(tmp_9_reg_772),
        .O(buf_2_V_ce1));
  LUT5 #(
    .INIT(32'hFFFF020A)) 
    ram_reg_i_24__0
       (.I0(ap_enable_reg_pp1_iter5_reg),
        .I1(p_dsty_V_V_full_n),
        .I2(\tmp_13_reg_788_pp1_iter4_reg_reg[0]__0 ),
        .I3(p_dstx_V_V_full_n),
        .I4(ap_block_pp1_stage0_110011),
        .O(ram_reg_0));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_3
       (.I0(ram_reg_0),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(tmp_9_reg_772_pp1_iter2_reg),
        .O(buf_1_V_load_reg_8070));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram_reg_i_30
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(p_src_V_V_empty_n),
        .I2(\tmp_5_reg_764_reg[0] ),
        .I3(tmp_9_reg_772),
        .O(ap_block_pp1_stage0_110011));
endmodule

(* ORIG_REF_NAME = "xFSobelFilter3x3_bkb_ram" *) 
module system_sobel_ip_0_1_xFSobelFilter3x3_bkb_ram_22
   (\buf1_V_reg_826_reg[7] ,
    ram_reg_0,
    ram_reg_1,
    p_33_in,
    ram_reg_2,
    ap_clk,
    buf_1_V_load_reg_8070,
    Q,
    \mOutPtr_reg[1] ,
    ap_enable_reg_pp0_iter1_reg,
    p_src_V_V_empty_n,
    tmp_6_reg_713,
    \ap_CS_fsm_reg[4] ,
    \tmp_14_reg_768_reg[1] ,
    ap_block_pp1_stage0_subdone,
    \p_0177_0_i_reg_290_reg[10] ,
    \p_1_reg_254_reg[10] ,
    tmp_9_reg_772,
    \tmp_5_reg_764_reg[0] ,
    ap_enable_reg_pp1_iter1,
    \p_01066_3_reg_759_reg[1] ,
    ap_enable_reg_pp1_iter2);
  output [7:0]\buf1_V_reg_826_reg[7] ;
  output ram_reg_0;
  output ram_reg_1;
  output p_33_in;
  output ram_reg_2;
  input ap_clk;
  input buf_1_V_load_reg_8070;
  input [10:0]Q;
  input [7:0]\mOutPtr_reg[1] ;
  input ap_enable_reg_pp0_iter1_reg;
  input p_src_V_V_empty_n;
  input tmp_6_reg_713;
  input [1:0]\ap_CS_fsm_reg[4] ;
  input [1:0]\tmp_14_reg_768_reg[1] ;
  input ap_block_pp1_stage0_subdone;
  input [10:0]\p_0177_0_i_reg_290_reg[10] ;
  input [10:0]\p_1_reg_254_reg[10] ;
  input tmp_9_reg_772;
  input \tmp_5_reg_764_reg[0] ;
  input ap_enable_reg_pp1_iter1;
  input [1:0]\p_01066_3_reg_759_reg[1] ;
  input ap_enable_reg_pp1_iter2;

  wire [10:0]Q;
  wire [1:0]\ap_CS_fsm_reg[4] ;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire [7:0]\buf1_V_reg_826_reg[7] ;
  wire [10:0]buf_1_V_address1;
  wire buf_1_V_address1122_out__0;
  wire buf_1_V_ce1;
  wire buf_1_V_load_reg_8070;
  wire buf_1_V_we1;
  wire [7:0]\mOutPtr_reg[1] ;
  wire [1:0]\p_01066_3_reg_759_reg[1] ;
  wire [10:0]\p_0177_0_i_reg_290_reg[10] ;
  wire [10:0]\p_1_reg_254_reg[10] ;
  wire p_33_in;
  wire p_6_in;
  wire p_src_V_V_empty_n;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_i_27__0_n_0;
  wire [1:0]\tmp_14_reg_768_reg[1] ;
  wire \tmp_5_reg_764_reg[0] ;
  wire tmp_6_reg_713;
  wire tmp_9_reg_772;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({buf_1_V_address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\mOutPtr_reg[1] }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],\buf1_V_reg_826_reg[7] }),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(buf_1_V_we1),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_1_V_load_reg_8070),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({buf_1_V_ce1,buf_1_V_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_i_10__0
       (.I0(buf_1_V_address1122_out__0),
        .I1(\p_0177_0_i_reg_290_reg[10] [4]),
        .I2(ram_reg_2),
        .I3(\p_1_reg_254_reg[10] [4]),
        .O(buf_1_V_address1[4]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_i_11__0
       (.I0(buf_1_V_address1122_out__0),
        .I1(\p_0177_0_i_reg_290_reg[10] [3]),
        .I2(ram_reg_2),
        .I3(\p_1_reg_254_reg[10] [3]),
        .O(buf_1_V_address1[3]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_i_12__0
       (.I0(buf_1_V_address1122_out__0),
        .I1(\p_0177_0_i_reg_290_reg[10] [2]),
        .I2(ram_reg_2),
        .I3(\p_1_reg_254_reg[10] [2]),
        .O(buf_1_V_address1[2]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_i_13__0
       (.I0(buf_1_V_address1122_out__0),
        .I1(\p_0177_0_i_reg_290_reg[10] [1]),
        .I2(ram_reg_2),
        .I3(\p_1_reg_254_reg[10] [1]),
        .O(buf_1_V_address1[1]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_i_14
       (.I0(buf_1_V_address1122_out__0),
        .I1(\p_0177_0_i_reg_290_reg[10] [0]),
        .I2(ram_reg_2),
        .I3(\p_1_reg_254_reg[10] [0]),
        .O(buf_1_V_address1[0]));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    ram_reg_i_1__0
       (.I0(p_6_in),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(p_src_V_V_empty_n),
        .I3(tmp_6_reg_713),
        .I4(\ap_CS_fsm_reg[4] [0]),
        .O(buf_1_V_we1));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(ap_block_pp1_stage0_subdone),
        .O(ram_reg_0));
  LUT5 #(
    .INIT(32'hEAEAAAEA)) 
    ram_reg_i_23__0
       (.I0(p_6_in),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\ap_CS_fsm_reg[4] [0]),
        .I3(tmp_6_reg_713),
        .I4(p_src_V_V_empty_n),
        .O(buf_1_V_ce1));
  LUT6 #(
    .INIT(64'h00000000FF080808)) 
    ram_reg_i_24
       (.I0(ram_reg_1),
        .I1(\tmp_14_reg_768_reg[1] [0]),
        .I2(\tmp_14_reg_768_reg[1] [1]),
        .I3(ram_reg_i_27__0_n_0),
        .I4(p_33_in),
        .I5(ap_block_pp1_stage0_subdone),
        .O(p_6_in));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram_reg_i_25__0
       (.I0(tmp_9_reg_772),
        .I1(\tmp_5_reg_764_reg[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\ap_CS_fsm_reg[4] [1]),
        .I4(\tmp_14_reg_768_reg[1] [1]),
        .I5(\tmp_14_reg_768_reg[1] [0]),
        .O(buf_1_V_address1122_out__0));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    ram_reg_i_26__0
       (.I0(\tmp_5_reg_764_reg[0] ),
        .I1(\ap_CS_fsm_reg[4] [1]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(tmp_9_reg_772),
        .I4(\p_01066_3_reg_759_reg[1] [1]),
        .I5(\p_01066_3_reg_759_reg[1] [0]),
        .O(ram_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_i_27
       (.I0(\ap_CS_fsm_reg[4] [1]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\tmp_5_reg_764_reg[0] ),
        .I3(tmp_9_reg_772),
        .O(ram_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_27__0
       (.I0(\p_01066_3_reg_759_reg[1] [0]),
        .I1(\p_01066_3_reg_759_reg[1] [1]),
        .O(ram_reg_i_27__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_i_28
       (.I0(tmp_9_reg_772),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\ap_CS_fsm_reg[4] [1]),
        .I3(\tmp_5_reg_764_reg[0] ),
        .O(p_33_in));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_i_4__0
       (.I0(buf_1_V_address1122_out__0),
        .I1(\p_0177_0_i_reg_290_reg[10] [10]),
        .I2(ram_reg_2),
        .I3(\p_1_reg_254_reg[10] [10]),
        .O(buf_1_V_address1[10]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_i_5__0
       (.I0(buf_1_V_address1122_out__0),
        .I1(\p_0177_0_i_reg_290_reg[10] [9]),
        .I2(ram_reg_2),
        .I3(\p_1_reg_254_reg[10] [9]),
        .O(buf_1_V_address1[9]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_i_6__0
       (.I0(buf_1_V_address1122_out__0),
        .I1(\p_0177_0_i_reg_290_reg[10] [8]),
        .I2(ram_reg_2),
        .I3(\p_1_reg_254_reg[10] [8]),
        .O(buf_1_V_address1[8]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_i_7__0
       (.I0(buf_1_V_address1122_out__0),
        .I1(\p_0177_0_i_reg_290_reg[10] [7]),
        .I2(ram_reg_2),
        .I3(\p_1_reg_254_reg[10] [7]),
        .O(buf_1_V_address1[7]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_i_8__0
       (.I0(buf_1_V_address1122_out__0),
        .I1(\p_0177_0_i_reg_290_reg[10] [6]),
        .I2(ram_reg_2),
        .I3(\p_1_reg_254_reg[10] [6]),
        .O(buf_1_V_address1[6]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_i_9__0
       (.I0(buf_1_V_address1122_out__0),
        .I1(\p_0177_0_i_reg_290_reg[10] [5]),
        .I2(ram_reg_2),
        .I3(\p_1_reg_254_reg[10] [5]),
        .O(buf_1_V_address1[5]));
endmodule

(* ORIG_REF_NAME = "xFSobelFilter3x3_bkb_ram" *) 
module system_sobel_ip_0_1_xFSobelFilter3x3_bkb_ram_23
   (DOBDO,
    O,
    \GradientValuesY_0_V_reg_841_reg[7] ,
    CO,
    \GradientValuesY_0_V_reg_841_reg[7]_0 ,
    ram_reg_0,
    \GradientValuesY_0_V_reg_841_reg[3] ,
    \GradientValuesY_0_V_reg_841_reg[7]_1 ,
    ap_clk,
    Q,
    DIADI,
    ap_phi_mux_src_buf1_V_phi_fu_368_p4,
    S,
    ram_reg_1,
    \src_buf3_0_V_reg_339_reg[7] ,
    ap_enable_reg_pp0_iter1_reg,
    p_src_V_V_empty_n,
    tmp_6_reg_713,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    \tmp_14_reg_768_reg[1] ,
    p_33_in,
    ap_block_pp1_stage0_subdone,
    \p_0177_0_i_reg_290_reg[10] ,
    \p_1_reg_254_reg[10] ,
    tmp_9_reg_772,
    \tmp_5_reg_764_reg[0] ,
    ap_enable_reg_pp1_iter1,
    \p_01066_3_reg_759_reg[1] ,
    ap_phi_mux_src_buf3_V_phi_fu_306_p4,
    ram_reg_2,
    ram_reg_3,
    ap_enable_reg_pp1_iter3);
  output [7:0]DOBDO;
  output [3:0]O;
  output [3:0]\GradientValuesY_0_V_reg_841_reg[7] ;
  output [0:0]CO;
  output [0:0]\GradientValuesY_0_V_reg_841_reg[7]_0 ;
  output ram_reg_0;
  output [3:0]\GradientValuesY_0_V_reg_841_reg[3] ;
  output [3:0]\GradientValuesY_0_V_reg_841_reg[7]_1 ;
  input ap_clk;
  input [10:0]Q;
  input [7:0]DIADI;
  input [7:0]ap_phi_mux_src_buf1_V_phi_fu_368_p4;
  input [3:0]S;
  input [3:0]ram_reg_1;
  input [0:0]\src_buf3_0_V_reg_339_reg[7] ;
  input ap_enable_reg_pp0_iter1_reg;
  input p_src_V_V_empty_n;
  input tmp_6_reg_713;
  input [1:0]\ap_CS_fsm_reg[4] ;
  input \ap_CS_fsm_reg[4]_0 ;
  input [1:0]\tmp_14_reg_768_reg[1] ;
  input p_33_in;
  input ap_block_pp1_stage0_subdone;
  input [10:0]\p_0177_0_i_reg_290_reg[10] ;
  input [10:0]\p_1_reg_254_reg[10] ;
  input tmp_9_reg_772;
  input \tmp_5_reg_764_reg[0] ;
  input ap_enable_reg_pp1_iter1;
  input [1:0]\p_01066_3_reg_759_reg[1] ;
  input [7:0]ap_phi_mux_src_buf3_V_phi_fu_306_p4;
  input [7:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input ap_enable_reg_pp1_iter3;

  wire [0:0]CO;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [3:0]\GradientValuesY_0_V_reg_841_reg[3] ;
  wire [3:0]\GradientValuesY_0_V_reg_841_reg[7] ;
  wire [0:0]\GradientValuesY_0_V_reg_841_reg[7]_0 ;
  wire [3:0]\GradientValuesY_0_V_reg_841_reg[7]_1 ;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter3;
  wire [7:0]ap_phi_mux_src_buf1_V_phi_fu_368_p4;
  wire [7:0]ap_phi_mux_src_buf3_V_phi_fu_306_p4;
  wire [10:0]buf_0_V_address1;
  wire buf_0_V_address11__0;
  wire buf_0_V_ce1;
  wire buf_0_V_we1;
  wire out_pix_2_fu_146_p2__23_carry__0_i_9_n_0;
  wire out_pix_2_fu_146_p2__23_carry__0_i_9_n_1;
  wire out_pix_2_fu_146_p2__23_carry__0_i_9_n_2;
  wire out_pix_2_fu_146_p2__23_carry__0_i_9_n_3;
  wire out_pix_2_fu_146_p2__23_carry_i_4_n_0;
  wire out_pix_2_fu_146_p2__23_carry_i_4_n_1;
  wire out_pix_2_fu_146_p2__23_carry_i_4_n_2;
  wire out_pix_2_fu_146_p2__23_carry_i_4_n_3;
  wire [1:0]\p_01066_3_reg_759_reg[1] ;
  wire [10:0]\p_0177_0_i_reg_290_reg[10] ;
  wire p_11_in;
  wire [10:0]\p_1_reg_254_reg[10] ;
  wire p_33_in;
  wire p_src_V_V_empty_n;
  wire ram_reg_0;
  wire [3:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ram_reg_i_29_n_0;
  wire ram_reg_i_2__0_n_0;
  wire [0:0]\src_buf3_0_V_reg_339_reg[7] ;
  wire [1:0]\tmp_14_reg_768_reg[1] ;
  wire \tmp_5_reg_764_reg[0] ;
  wire tmp_6_reg_713;
  wire tmp_9_reg_772;
  wire [3:1]NLW_out_pix_2_fu_146_p2__23_carry__1_i_5_CO_UNCONNECTED;
  wire [3:0]NLW_out_pix_2_fu_146_p2__23_carry__1_i_5_O_UNCONNECTED;
  wire [3:1]NLW_out_pix_2_fu_146_p2__23_carry__1_i_6_CO_UNCONNECTED;
  wire [3:0]NLW_out_pix_2_fu_146_p2__23_carry__1_i_6_O_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  CARRY4 out_pix_2_fu_146_p2__23_carry__0_i_9
       (.CI(out_pix_2_fu_146_p2__23_carry_i_4_n_0),
        .CO({out_pix_2_fu_146_p2__23_carry__0_i_9_n_0,out_pix_2_fu_146_p2__23_carry__0_i_9_n_1,out_pix_2_fu_146_p2__23_carry__0_i_9_n_2,out_pix_2_fu_146_p2__23_carry__0_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(ap_phi_mux_src_buf1_V_phi_fu_368_p4[7:4]),
        .O(\GradientValuesY_0_V_reg_841_reg[7] ),
        .S(ram_reg_1));
  CARRY4 out_pix_2_fu_146_p2__23_carry__1_i_5
       (.CI(out_pix_2_fu_146_p2__23_carry__0_i_9_n_0),
        .CO({NLW_out_pix_2_fu_146_p2__23_carry__1_i_5_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_pix_2_fu_146_p2__23_carry__1_i_5_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 out_pix_2_fu_146_p2__23_carry__1_i_6
       (.CI(\src_buf3_0_V_reg_339_reg[7] ),
        .CO({NLW_out_pix_2_fu_146_p2__23_carry__1_i_6_CO_UNCONNECTED[3:1],\GradientValuesY_0_V_reg_841_reg[7]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_out_pix_2_fu_146_p2__23_carry__1_i_6_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 out_pix_2_fu_146_p2__23_carry_i_4
       (.CI(1'b0),
        .CO({out_pix_2_fu_146_p2__23_carry_i_4_n_0,out_pix_2_fu_146_p2__23_carry_i_4_n_1,out_pix_2_fu_146_p2__23_carry_i_4_n_2,out_pix_2_fu_146_p2__23_carry_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(ap_phi_mux_src_buf1_V_phi_fu_368_p4[3:0]),
        .O(O),
        .S(S));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_2_fu_146_p2_carry__0_i_5
       (.I0(ap_phi_mux_src_buf3_V_phi_fu_306_p4[7]),
        .I1(DOBDO[7]),
        .I2(\p_01066_3_reg_759_reg[1] [0]),
        .I3(ram_reg_2[7]),
        .I4(\p_01066_3_reg_759_reg[1] [1]),
        .I5(ram_reg_3[7]),
        .O(\GradientValuesY_0_V_reg_841_reg[7]_1 [3]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_2_fu_146_p2_carry__0_i_6
       (.I0(ap_phi_mux_src_buf3_V_phi_fu_306_p4[6]),
        .I1(DOBDO[6]),
        .I2(\p_01066_3_reg_759_reg[1] [0]),
        .I3(ram_reg_2[6]),
        .I4(\p_01066_3_reg_759_reg[1] [1]),
        .I5(ram_reg_3[6]),
        .O(\GradientValuesY_0_V_reg_841_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_2_fu_146_p2_carry__0_i_7
       (.I0(ap_phi_mux_src_buf3_V_phi_fu_306_p4[5]),
        .I1(DOBDO[5]),
        .I2(\p_01066_3_reg_759_reg[1] [0]),
        .I3(ram_reg_2[5]),
        .I4(\p_01066_3_reg_759_reg[1] [1]),
        .I5(ram_reg_3[5]),
        .O(\GradientValuesY_0_V_reg_841_reg[7]_1 [1]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_2_fu_146_p2_carry__0_i_8
       (.I0(ap_phi_mux_src_buf3_V_phi_fu_306_p4[4]),
        .I1(DOBDO[4]),
        .I2(\p_01066_3_reg_759_reg[1] [0]),
        .I3(ram_reg_2[4]),
        .I4(\p_01066_3_reg_759_reg[1] [1]),
        .I5(ram_reg_3[4]),
        .O(\GradientValuesY_0_V_reg_841_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_2_fu_146_p2_carry_i_5
       (.I0(ap_phi_mux_src_buf3_V_phi_fu_306_p4[3]),
        .I1(DOBDO[3]),
        .I2(\p_01066_3_reg_759_reg[1] [0]),
        .I3(ram_reg_2[3]),
        .I4(\p_01066_3_reg_759_reg[1] [1]),
        .I5(ram_reg_3[3]),
        .O(\GradientValuesY_0_V_reg_841_reg[3] [3]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_2_fu_146_p2_carry_i_6
       (.I0(ap_phi_mux_src_buf3_V_phi_fu_306_p4[2]),
        .I1(DOBDO[2]),
        .I2(\p_01066_3_reg_759_reg[1] [0]),
        .I3(ram_reg_2[2]),
        .I4(\p_01066_3_reg_759_reg[1] [1]),
        .I5(ram_reg_3[2]),
        .O(\GradientValuesY_0_V_reg_841_reg[3] [2]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_2_fu_146_p2_carry_i_7
       (.I0(ap_phi_mux_src_buf3_V_phi_fu_306_p4[1]),
        .I1(DOBDO[1]),
        .I2(\p_01066_3_reg_759_reg[1] [0]),
        .I3(ram_reg_2[1]),
        .I4(\p_01066_3_reg_759_reg[1] [1]),
        .I5(ram_reg_3[1]),
        .O(\GradientValuesY_0_V_reg_841_reg[3] [1]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    out_pix_2_fu_146_p2_carry_i_8
       (.I0(ap_phi_mux_src_buf3_V_phi_fu_306_p4[0]),
        .I1(DOBDO[0]),
        .I2(\p_01066_3_reg_759_reg[1] [0]),
        .I3(ram_reg_2[0]),
        .I4(\p_01066_3_reg_759_reg[1] [1]),
        .I5(ram_reg_3[0]),
        .O(\GradientValuesY_0_V_reg_841_reg[3] [0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({buf_0_V_address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(buf_0_V_we1),
        .ENBWREN(ram_reg_i_2__0_n_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({buf_0_V_ce1,buf_0_V_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    ram_reg_i_1
       (.I0(p_11_in),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(p_src_V_V_empty_n),
        .I3(tmp_6_reg_713),
        .I4(\ap_CS_fsm_reg[4] [0]),
        .O(buf_0_V_we1));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_i_10
       (.I0(ram_reg_0),
        .I1(\p_0177_0_i_reg_290_reg[10] [3]),
        .I2(buf_0_V_address11__0),
        .I3(\p_1_reg_254_reg[10] [3]),
        .O(buf_0_V_address1[3]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_i_11
       (.I0(ram_reg_0),
        .I1(\p_0177_0_i_reg_290_reg[10] [2]),
        .I2(buf_0_V_address11__0),
        .I3(\p_1_reg_254_reg[10] [2]),
        .O(buf_0_V_address1[2]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_i_12
       (.I0(ram_reg_0),
        .I1(\p_0177_0_i_reg_290_reg[10] [1]),
        .I2(buf_0_V_address11__0),
        .I3(\p_1_reg_254_reg[10] [1]),
        .O(buf_0_V_address1[1]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_i_13
       (.I0(ram_reg_0),
        .I1(\p_0177_0_i_reg_290_reg[10] [0]),
        .I2(buf_0_V_address11__0),
        .I3(\p_1_reg_254_reg[10] [0]),
        .O(buf_0_V_address1[0]));
  LUT5 #(
    .INIT(32'hEAEAAAEA)) 
    ram_reg_i_22
       (.I0(p_11_in),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\ap_CS_fsm_reg[4] [0]),
        .I3(tmp_6_reg_713),
        .I4(p_src_V_V_empty_n),
        .O(buf_0_V_ce1));
  LUT6 #(
    .INIT(64'h0000FF0200000202)) 
    ram_reg_i_23
       (.I0(\ap_CS_fsm_reg[4]_0 ),
        .I1(\tmp_14_reg_768_reg[1] [1]),
        .I2(\tmp_14_reg_768_reg[1] [0]),
        .I3(p_33_in),
        .I4(ap_block_pp1_stage0_subdone),
        .I5(ram_reg_i_29_n_0),
        .O(p_11_in));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    ram_reg_i_25
       (.I0(\tmp_14_reg_768_reg[1] [0]),
        .I1(\tmp_14_reg_768_reg[1] [1]),
        .I2(tmp_9_reg_772),
        .I3(\tmp_5_reg_764_reg[0] ),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(\ap_CS_fsm_reg[4] [1]),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    ram_reg_i_26
       (.I0(\p_01066_3_reg_759_reg[1] [0]),
        .I1(\p_01066_3_reg_759_reg[1] [1]),
        .I2(\tmp_5_reg_764_reg[0] ),
        .I3(\ap_CS_fsm_reg[4] [1]),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(tmp_9_reg_772),
        .O(buf_0_V_address11__0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_29
       (.I0(\p_01066_3_reg_759_reg[1] [1]),
        .I1(\p_01066_3_reg_759_reg[1] [0]),
        .O(ram_reg_i_29_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2__0
       (.I0(ap_enable_reg_pp1_iter3),
        .I1(ap_block_pp1_stage0_subdone),
        .O(ram_reg_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_i_3__0
       (.I0(ram_reg_0),
        .I1(\p_0177_0_i_reg_290_reg[10] [10]),
        .I2(buf_0_V_address11__0),
        .I3(\p_1_reg_254_reg[10] [10]),
        .O(buf_0_V_address1[10]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_i_4
       (.I0(ram_reg_0),
        .I1(\p_0177_0_i_reg_290_reg[10] [9]),
        .I2(buf_0_V_address11__0),
        .I3(\p_1_reg_254_reg[10] [9]),
        .O(buf_0_V_address1[9]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_i_5
       (.I0(ram_reg_0),
        .I1(\p_0177_0_i_reg_290_reg[10] [8]),
        .I2(buf_0_V_address11__0),
        .I3(\p_1_reg_254_reg[10] [8]),
        .O(buf_0_V_address1[8]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_i_6
       (.I0(ram_reg_0),
        .I1(\p_0177_0_i_reg_290_reg[10] [7]),
        .I2(buf_0_V_address11__0),
        .I3(\p_1_reg_254_reg[10] [7]),
        .O(buf_0_V_address1[7]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_i_7
       (.I0(ram_reg_0),
        .I1(\p_0177_0_i_reg_290_reg[10] [6]),
        .I2(buf_0_V_address11__0),
        .I3(\p_1_reg_254_reg[10] [6]),
        .O(buf_0_V_address1[6]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_i_8
       (.I0(ram_reg_0),
        .I1(\p_0177_0_i_reg_290_reg[10] [5]),
        .I2(buf_0_V_address11__0),
        .I3(\p_1_reg_254_reg[10] [5]),
        .O(buf_0_V_address1[5]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    ram_reg_i_9
       (.I0(ram_reg_0),
        .I1(\p_0177_0_i_reg_290_reg[10] [4]),
        .I2(buf_0_V_address11__0),
        .I3(\p_1_reg_254_reg[10] [4]),
        .O(buf_0_V_address1[4]));
endmodule

module system_sobel_ip_0_1_xfMat2AXIvideo
   (ap_done_reg,
    p_dst_y_TVALID,
    ap_done_reg_reg_0,
    i_reg_2330,
    CO,
    Q,
    xfMat2AXIvideo_U0_img_rows_read,
    xfMat2AXIvideo_U0_img_data_V_read,
    xfMat2AXIvideo_U0_ap_ready,
    p_dst_y_TUSER,
    p_dst_y_TLAST,
    internal_full_n_reg,
    ap_sync_done,
    p_dst_y_TDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_done_reg_reg_1,
    ap_rst_n,
    ap_done_reg_0,
    xfMat2AXIvideo57_U0_ap_ready,
    imgOutput2_rows_c_empty_n,
    imgOutput2_cols_c15_empty_n,
    xfMat2AXIvideo_U0_ap_start,
    p_dst_y_TREADY,
    imgOutput2_data_V_ch_empty_n,
    i_reg_2330_1,
    \rows_reg_214_reg[30]_0 ,
    D,
    \int_height_reg[31] ,
    \SRL_SIG_reg[0][7] ,
    img_cols_dout,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[0] ,
    \SRL_SIG_reg[0][31] ,
    \SRL_SIG_reg[1][31] );
  output ap_done_reg;
  output p_dst_y_TVALID;
  output ap_done_reg_reg_0;
  output i_reg_2330;
  output [0:0]CO;
  output [0:0]Q;
  output xfMat2AXIvideo_U0_img_rows_read;
  output xfMat2AXIvideo_U0_img_data_V_read;
  output xfMat2AXIvideo_U0_ap_ready;
  output [0:0]p_dst_y_TUSER;
  output [0:0]p_dst_y_TLAST;
  output internal_full_n_reg;
  output ap_sync_done;
  output [7:0]p_dst_y_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_reg_reg_1;
  input ap_rst_n;
  input ap_done_reg_0;
  input xfMat2AXIvideo57_U0_ap_ready;
  input imgOutput2_rows_c_empty_n;
  input imgOutput2_cols_c15_empty_n;
  input xfMat2AXIvideo_U0_ap_start;
  input p_dst_y_TREADY;
  input imgOutput2_data_V_ch_empty_n;
  input i_reg_2330_1;
  input [0:0]\rows_reg_214_reg[30]_0 ;
  input [31:0]D;
  input [31:0]\int_height_reg[31] ;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input [29:0]img_cols_dout;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[0] ;
  input [31:0]\SRL_SIG_reg[0][31] ;
  input [31:0]\SRL_SIG_reg[1][31] ;

  wire AXI_video_strm_V_data_V_1_ack_in;
  wire AXI_video_strm_V_data_V_1_load_A;
  wire AXI_video_strm_V_data_V_1_load_B;
  wire [7:0]AXI_video_strm_V_data_V_1_payload_A;
  wire [7:0]AXI_video_strm_V_data_V_1_payload_B;
  wire AXI_video_strm_V_data_V_1_sel;
  wire AXI_video_strm_V_data_V_1_sel_rd_i_1__0_n_0;
  wire AXI_video_strm_V_data_V_1_sel_wr;
  wire AXI_video_strm_V_data_V_1_sel_wr_i_1__0_n_0;
  wire [1:1]AXI_video_strm_V_data_V_1_state;
  wire \AXI_video_strm_V_data_V_1_state[0]_i_1__0_n_0 ;
  wire \AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_dest_V_1_state;
  wire \AXI_video_strm_V_dest_V_1_state[0]_i_1__0_n_0 ;
  wire \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ;
  wire [1:1]AXI_video_strm_V_id_V_1_state;
  wire \AXI_video_strm_V_id_V_1_state[0]_i_1__0_n_0 ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ;
  wire [1:1]AXI_video_strm_V_keep_V_1_state;
  wire \AXI_video_strm_V_keep_V_1_state[0]_i_1__0_n_0 ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_last_V_1_ack_in;
  wire AXI_video_strm_V_last_V_1_payload_A;
  wire \AXI_video_strm_V_last_V_1_payload_A[0]_i_1__0_n_0 ;
  wire AXI_video_strm_V_last_V_1_payload_B;
  wire \AXI_video_strm_V_last_V_1_payload_B[0]_i_1__0_n_0 ;
  wire AXI_video_strm_V_last_V_1_sel;
  wire AXI_video_strm_V_last_V_1_sel_rd_i_1__0_n_0;
  wire AXI_video_strm_V_last_V_1_sel_wr;
  wire AXI_video_strm_V_last_V_1_sel_wr_i_1__0_n_0;
  wire [1:1]AXI_video_strm_V_last_V_1_state;
  wire \AXI_video_strm_V_last_V_1_state[0]_i_1__0_n_0 ;
  wire \AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_strb_V_1_state;
  wire \AXI_video_strm_V_strb_V_1_state[0]_i_1__0_n_0 ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_user_V_1_ack_in;
  wire AXI_video_strm_V_user_V_1_payload_A;
  wire \AXI_video_strm_V_user_V_1_payload_A[0]_i_1__0_n_0 ;
  wire AXI_video_strm_V_user_V_1_payload_B;
  wire \AXI_video_strm_V_user_V_1_payload_B[0]_i_1__0_n_0 ;
  wire AXI_video_strm_V_user_V_1_sel;
  wire AXI_video_strm_V_user_V_1_sel_rd_i_1__0_n_0;
  wire AXI_video_strm_V_user_V_1_sel_wr;
  wire AXI_video_strm_V_user_V_1_sel_wr_i_1__0_n_0;
  wire [1:1]AXI_video_strm_V_user_V_1_state;
  wire \AXI_video_strm_V_user_V_1_state[0]_i_1__0_n_0 ;
  wire \AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ;
  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire \ap_CS_fsm[2]_i_2_n_0 ;
  wire \ap_CS_fsm[3]_i_10__0_n_0 ;
  wire \ap_CS_fsm[3]_i_11__0_n_0 ;
  wire \ap_CS_fsm[3]_i_12__0_n_0 ;
  wire \ap_CS_fsm[3]_i_14__0_n_0 ;
  wire \ap_CS_fsm[3]_i_15__0_n_0 ;
  wire \ap_CS_fsm[3]_i_16__0_n_0 ;
  wire \ap_CS_fsm[3]_i_17__0_n_0 ;
  wire \ap_CS_fsm[3]_i_18__0_n_0 ;
  wire \ap_CS_fsm[3]_i_19__0_n_0 ;
  wire \ap_CS_fsm[3]_i_20__0_n_0 ;
  wire \ap_CS_fsm[3]_i_21__0_n_0 ;
  wire \ap_CS_fsm[3]_i_23__0_n_0 ;
  wire \ap_CS_fsm[3]_i_24__0_n_0 ;
  wire \ap_CS_fsm[3]_i_25__0_n_0 ;
  wire \ap_CS_fsm[3]_i_26__0_n_0 ;
  wire \ap_CS_fsm[3]_i_27__0_n_0 ;
  wire \ap_CS_fsm[3]_i_28__0_n_0 ;
  wire \ap_CS_fsm[3]_i_29__0_n_0 ;
  wire \ap_CS_fsm[3]_i_30__0_n_0 ;
  wire \ap_CS_fsm[3]_i_31__0_n_0 ;
  wire \ap_CS_fsm[3]_i_32__0_n_0 ;
  wire \ap_CS_fsm[3]_i_33__0_n_0 ;
  wire \ap_CS_fsm[3]_i_34__0_n_0 ;
  wire \ap_CS_fsm[3]_i_35__0_n_0 ;
  wire \ap_CS_fsm[3]_i_36__0_n_0 ;
  wire \ap_CS_fsm[3]_i_37__0_n_0 ;
  wire \ap_CS_fsm[3]_i_38__0_n_0 ;
  wire \ap_CS_fsm[3]_i_5__0_n_0 ;
  wire \ap_CS_fsm[3]_i_6__0_n_0 ;
  wire \ap_CS_fsm[3]_i_7__0_n_0 ;
  wire \ap_CS_fsm[3]_i_8__0_n_0 ;
  wire \ap_CS_fsm[3]_i_9__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[3]_i_13__0_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_13__0_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_13__0_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_13__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_22__0_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_22__0_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_22__0_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_22__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_3 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_done_reg_i_10_n_0;
  wire ap_done_reg_i_11_n_0;
  wire ap_done_reg_i_12_n_0;
  wire ap_done_reg_i_14_n_0;
  wire ap_done_reg_i_15_n_0;
  wire ap_done_reg_i_16_n_0;
  wire ap_done_reg_i_17_n_0;
  wire ap_done_reg_i_18_n_0;
  wire ap_done_reg_i_19_n_0;
  wire ap_done_reg_i_20_n_0;
  wire ap_done_reg_i_21_n_0;
  wire ap_done_reg_i_23_n_0;
  wire ap_done_reg_i_24_n_0;
  wire ap_done_reg_i_25_n_0;
  wire ap_done_reg_i_26_n_0;
  wire ap_done_reg_i_27_n_0;
  wire ap_done_reg_i_28_n_0;
  wire ap_done_reg_i_29_n_0;
  wire ap_done_reg_i_30_n_0;
  wire ap_done_reg_i_31_n_0;
  wire ap_done_reg_i_32_n_0;
  wire ap_done_reg_i_33_n_0;
  wire ap_done_reg_i_34_n_0;
  wire ap_done_reg_i_35_n_0;
  wire ap_done_reg_i_36_n_0;
  wire ap_done_reg_i_37_n_0;
  wire ap_done_reg_i_38_n_0;
  wire ap_done_reg_i_5_n_0;
  wire ap_done_reg_i_6_n_0;
  wire ap_done_reg_i_7_n_0;
  wire ap_done_reg_i_8_n_0;
  wire ap_done_reg_i_9_n_0;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire ap_done_reg_reg_i_13_n_0;
  wire ap_done_reg_reg_i_13_n_1;
  wire ap_done_reg_reg_i_13_n_2;
  wire ap_done_reg_reg_i_13_n_3;
  wire ap_done_reg_reg_i_22_n_0;
  wire ap_done_reg_reg_i_22_n_1;
  wire ap_done_reg_reg_i_22_n_2;
  wire ap_done_reg_reg_i_22_n_3;
  wire ap_done_reg_reg_i_2_n_1;
  wire ap_done_reg_reg_i_2_n_2;
  wire ap_done_reg_reg_i_2_n_3;
  wire ap_done_reg_reg_i_4_n_0;
  wire ap_done_reg_reg_i_4_n_1;
  wire ap_done_reg_reg_i_4_n_2;
  wire ap_done_reg_reg_i_4_n_3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_done;
  wire axi_last_V_fu_193_p2;
  wire axi_last_V_reg_247;
  wire \axi_last_V_reg_247[0]_i_10__0_n_0 ;
  wire \axi_last_V_reg_247[0]_i_11__0_n_0 ;
  wire \axi_last_V_reg_247[0]_i_12__0_n_0 ;
  wire \axi_last_V_reg_247[0]_i_13__0_n_0 ;
  wire \axi_last_V_reg_247[0]_i_14__0_n_0 ;
  wire \axi_last_V_reg_247[0]_i_15__0_n_0 ;
  wire \axi_last_V_reg_247[0]_i_1__0_n_0 ;
  wire \axi_last_V_reg_247[0]_i_4__0_n_0 ;
  wire \axi_last_V_reg_247[0]_i_5__0_n_0 ;
  wire \axi_last_V_reg_247[0]_i_6__0_n_0 ;
  wire \axi_last_V_reg_247[0]_i_8__0_n_0 ;
  wire \axi_last_V_reg_247[0]_i_9__0_n_0 ;
  wire \axi_last_V_reg_247_reg[0]_i_2__0_n_2 ;
  wire \axi_last_V_reg_247_reg[0]_i_2__0_n_3 ;
  wire \axi_last_V_reg_247_reg[0]_i_3__0_n_0 ;
  wire \axi_last_V_reg_247_reg[0]_i_3__0_n_1 ;
  wire \axi_last_V_reg_247_reg[0]_i_3__0_n_2 ;
  wire \axi_last_V_reg_247_reg[0]_i_3__0_n_3 ;
  wire \axi_last_V_reg_247_reg[0]_i_7__0_n_0 ;
  wire \axi_last_V_reg_247_reg[0]_i_7__0_n_1 ;
  wire \axi_last_V_reg_247_reg[0]_i_7__0_n_2 ;
  wire \axi_last_V_reg_247_reg[0]_i_7__0_n_3 ;
  wire [31:0]cols_reg_219;
  wire [10:0]i_fu_172_p2;
  wire i_i_reg_130;
  wire \i_i_reg_130_reg_n_0_[0] ;
  wire \i_i_reg_130_reg_n_0_[10] ;
  wire \i_i_reg_130_reg_n_0_[1] ;
  wire \i_i_reg_130_reg_n_0_[2] ;
  wire \i_i_reg_130_reg_n_0_[3] ;
  wire \i_i_reg_130_reg_n_0_[4] ;
  wire \i_i_reg_130_reg_n_0_[5] ;
  wire \i_i_reg_130_reg_n_0_[6] ;
  wire \i_i_reg_130_reg_n_0_[7] ;
  wire \i_i_reg_130_reg_n_0_[8] ;
  wire \i_i_reg_130_reg_n_0_[9] ;
  wire [10:0]i_reg_233;
  wire i_reg_2330;
  wire i_reg_2330_1;
  wire \i_reg_233[10]_i_3__0_n_0 ;
  wire \i_reg_233[10]_i_4__0_n_0 ;
  wire imgOutput2_cols_c15_empty_n;
  wire imgOutput2_data_V_ch_empty_n;
  wire imgOutput2_rows_c_empty_n;
  wire [29:0]img_cols_dout;
  wire [31:0]\int_height_reg[31] ;
  wire internal_full_n_reg;
  wire [10:1]j_fu_187_p2;
  wire j_i_reg_141;
  wire j_i_reg_1410;
  wire \j_i_reg_141[0]_i_1__0_n_0 ;
  wire \j_i_reg_141[10]_i_4__0_n_0 ;
  wire [10:0]j_i_reg_141_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]p_dst_y_TDATA;
  wire [0:0]p_dst_y_TLAST;
  wire p_dst_y_TREADY;
  wire [0:0]p_dst_y_TUSER;
  wire p_dst_y_TVALID;
  wire [31:0]rows_reg_214;
  wire [0:0]\rows_reg_214_reg[30]_0 ;
  wire [31:0]tmp_3_i_fu_152_p2;
  wire [31:0]tmp_3_i_reg_224;
  wire \tmp_3_i_reg_224[12]_i_6_n_0 ;
  wire \tmp_3_i_reg_224[12]_i_7_n_0 ;
  wire \tmp_3_i_reg_224[12]_i_8_n_0 ;
  wire \tmp_3_i_reg_224[12]_i_9_n_0 ;
  wire \tmp_3_i_reg_224[16]_i_6_n_0 ;
  wire \tmp_3_i_reg_224[16]_i_7_n_0 ;
  wire \tmp_3_i_reg_224[16]_i_8_n_0 ;
  wire \tmp_3_i_reg_224[16]_i_9_n_0 ;
  wire \tmp_3_i_reg_224[20]_i_6_n_0 ;
  wire \tmp_3_i_reg_224[20]_i_7_n_0 ;
  wire \tmp_3_i_reg_224[20]_i_8_n_0 ;
  wire \tmp_3_i_reg_224[20]_i_9_n_0 ;
  wire \tmp_3_i_reg_224[24]_i_6_n_0 ;
  wire \tmp_3_i_reg_224[24]_i_7_n_0 ;
  wire \tmp_3_i_reg_224[24]_i_8_n_0 ;
  wire \tmp_3_i_reg_224[24]_i_9_n_0 ;
  wire \tmp_3_i_reg_224[28]_i_6_n_0 ;
  wire \tmp_3_i_reg_224[28]_i_7_n_0 ;
  wire \tmp_3_i_reg_224[28]_i_8_n_0 ;
  wire \tmp_3_i_reg_224[28]_i_9_n_0 ;
  wire \tmp_3_i_reg_224[31]_i_4_n_0 ;
  wire \tmp_3_i_reg_224[31]_i_5_n_0 ;
  wire \tmp_3_i_reg_224[31]_i_6_n_0 ;
  wire \tmp_3_i_reg_224[4]_i_6_n_0 ;
  wire \tmp_3_i_reg_224[4]_i_7_n_0 ;
  wire \tmp_3_i_reg_224[4]_i_8_n_0 ;
  wire \tmp_3_i_reg_224[4]_i_9_n_0 ;
  wire \tmp_3_i_reg_224[8]_i_6_n_0 ;
  wire \tmp_3_i_reg_224[8]_i_7_n_0 ;
  wire \tmp_3_i_reg_224[8]_i_8_n_0 ;
  wire \tmp_3_i_reg_224[8]_i_9_n_0 ;
  wire \tmp_3_i_reg_224_reg[12]_i_1_n_0 ;
  wire \tmp_3_i_reg_224_reg[12]_i_1_n_1 ;
  wire \tmp_3_i_reg_224_reg[12]_i_1_n_2 ;
  wire \tmp_3_i_reg_224_reg[12]_i_1_n_3 ;
  wire \tmp_3_i_reg_224_reg[16]_i_1_n_0 ;
  wire \tmp_3_i_reg_224_reg[16]_i_1_n_1 ;
  wire \tmp_3_i_reg_224_reg[16]_i_1_n_2 ;
  wire \tmp_3_i_reg_224_reg[16]_i_1_n_3 ;
  wire \tmp_3_i_reg_224_reg[20]_i_1_n_0 ;
  wire \tmp_3_i_reg_224_reg[20]_i_1_n_1 ;
  wire \tmp_3_i_reg_224_reg[20]_i_1_n_2 ;
  wire \tmp_3_i_reg_224_reg[20]_i_1_n_3 ;
  wire \tmp_3_i_reg_224_reg[24]_i_1_n_0 ;
  wire \tmp_3_i_reg_224_reg[24]_i_1_n_1 ;
  wire \tmp_3_i_reg_224_reg[24]_i_1_n_2 ;
  wire \tmp_3_i_reg_224_reg[24]_i_1_n_3 ;
  wire \tmp_3_i_reg_224_reg[28]_i_1_n_0 ;
  wire \tmp_3_i_reg_224_reg[28]_i_1_n_1 ;
  wire \tmp_3_i_reg_224_reg[28]_i_1_n_2 ;
  wire \tmp_3_i_reg_224_reg[28]_i_1_n_3 ;
  wire \tmp_3_i_reg_224_reg[31]_i_1_n_2 ;
  wire \tmp_3_i_reg_224_reg[31]_i_1_n_3 ;
  wire \tmp_3_i_reg_224_reg[4]_i_1_n_0 ;
  wire \tmp_3_i_reg_224_reg[4]_i_1_n_1 ;
  wire \tmp_3_i_reg_224_reg[4]_i_1_n_2 ;
  wire \tmp_3_i_reg_224_reg[4]_i_1_n_3 ;
  wire \tmp_3_i_reg_224_reg[8]_i_1_n_0 ;
  wire \tmp_3_i_reg_224_reg[8]_i_1_n_1 ;
  wire \tmp_3_i_reg_224_reg[8]_i_1_n_2 ;
  wire \tmp_3_i_reg_224_reg[8]_i_1_n_3 ;
  wire tmp_7_i_fu_182_p2;
  wire tmp_7_i_reg_238;
  wire \tmp_7_i_reg_238[0]_i_1__0_n_0 ;
  wire tmp_7_i_reg_238_pp0_iter1_reg;
  wire \tmp_7_i_reg_238_pp0_iter1_reg[0]_i_1__0_n_0 ;
  wire tmp_user_V_fu_78;
  wire \tmp_user_V_fu_78[0]_i_1__0_n_0 ;
  wire xfMat2AXIvideo57_U0_ap_ready;
  wire xfMat2AXIvideo_U0_ap_ready;
  wire xfMat2AXIvideo_U0_ap_start;
  wire xfMat2AXIvideo_U0_img_data_V_read;
  wire xfMat2AXIvideo_U0_img_rows_read;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_13__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_22__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4__0_O_UNCONNECTED ;
  wire [3:0]NLW_ap_done_reg_reg_i_13_O_UNCONNECTED;
  wire [3:0]NLW_ap_done_reg_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_ap_done_reg_reg_i_22_O_UNCONNECTED;
  wire [3:0]NLW_ap_done_reg_reg_i_4_O_UNCONNECTED;
  wire [3:3]\NLW_axi_last_V_reg_247_reg[0]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_247_reg[0]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_247_reg[0]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_247_reg[0]_i_7__0_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_3_i_reg_224_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_3_i_reg_224_reg[31]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h0D)) 
    \AXI_video_strm_V_data_V_1_payload_A[7]_i_1__0 
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_load_A));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\SRL_SIG_reg[0][7] [0]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\SRL_SIG_reg[0][7] [1]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\SRL_SIG_reg[0][7] [2]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\SRL_SIG_reg[0][7] [3]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\SRL_SIG_reg[0][7] [4]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\SRL_SIG_reg[0][7] [5]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\SRL_SIG_reg[0][7] [6]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\SRL_SIG_reg[0][7] [7]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \AXI_video_strm_V_data_V_1_payload_B[7]_i_1__0 
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_load_B));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\SRL_SIG_reg[0][7] [0]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\SRL_SIG_reg[0][7] [1]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\SRL_SIG_reg[0][7] [2]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\SRL_SIG_reg[0][7] [3]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\SRL_SIG_reg[0][7] [4]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\SRL_SIG_reg[0][7] [5]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\SRL_SIG_reg[0][7] [6]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\SRL_SIG_reg[0][7] [7]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_rd_i_1__0
       (.I0(p_dst_y_TREADY),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(AXI_video_strm_V_data_V_1_sel_rd_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_rd_i_1__0_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_wr_i_1__0
       (.I0(xfMat2AXIvideo_U0_img_data_V_read),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_sel_wr_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_wr_i_1__0_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \AXI_video_strm_V_data_V_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(p_dst_y_TREADY),
        .I4(xfMat2AXIvideo_U0_img_data_V_read),
        .O(\AXI_video_strm_V_data_V_1_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \AXI_video_strm_V_data_V_1_state[1]_i_1__0 
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(p_dst_y_TREADY),
        .I3(xfMat2AXIvideo_U0_img_data_V_read),
        .O(AXI_video_strm_V_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_state[0]_i_1__0_n_0 ),
        .Q(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_state),
        .Q(AXI_video_strm_V_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA820A8A0)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I2(p_dst_y_TVALID),
        .I3(xfMat2AXIvideo_U0_img_data_V_read),
        .I4(p_dst_y_TREADY),
        .O(\AXI_video_strm_V_dest_V_1_state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(tmp_7_i_reg_238),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(xfMat2AXIvideo_U0_img_data_V_read));
  LUT4 #(
    .INIT(16'hFF3B)) 
    \AXI_video_strm_V_dest_V_1_state[1]_i_1__0 
       (.I0(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I1(p_dst_y_TVALID),
        .I2(xfMat2AXIvideo_U0_img_data_V_read),
        .I3(p_dst_y_TREADY),
        .O(AXI_video_strm_V_dest_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_1_state[0]_i_1__0_n_0 ),
        .Q(p_dst_y_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_dest_V_1_state),
        .Q(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA820A8A0)) 
    \AXI_video_strm_V_id_V_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I2(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I3(xfMat2AXIvideo_U0_img_data_V_read),
        .I4(p_dst_y_TREADY),
        .O(\AXI_video_strm_V_id_V_1_state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF3B)) 
    \AXI_video_strm_V_id_V_1_state[1]_i_1__0 
       (.I0(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I1(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I2(xfMat2AXIvideo_U0_img_data_V_read),
        .I3(p_dst_y_TREADY),
        .O(AXI_video_strm_V_id_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_id_V_1_state[0]_i_1__0_n_0 ),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_id_V_1_state),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAA02A00)) 
    \AXI_video_strm_V_keep_V_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(p_dst_y_TREADY),
        .I2(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I3(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I4(xfMat2AXIvideo_U0_img_data_V_read),
        .O(\AXI_video_strm_V_keep_V_1_state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hAFEF)) 
    \AXI_video_strm_V_keep_V_1_state[1]_i_1__0 
       (.I0(p_dst_y_TREADY),
        .I1(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I2(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I3(xfMat2AXIvideo_U0_img_data_V_read),
        .O(AXI_video_strm_V_keep_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_keep_V_1_state[0]_i_1__0_n_0 ),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_keep_V_1_state),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_last_V_1_payload_A[0]_i_1__0 
       (.I0(axi_last_V_reg_247),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_last_V_1_sel_wr),
        .I4(AXI_video_strm_V_last_V_1_payload_A),
        .O(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1__0_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1__0_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \AXI_video_strm_V_last_V_1_payload_B[0]_i_1__0 
       (.I0(axi_last_V_reg_247),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_last_V_1_sel_wr),
        .I4(AXI_video_strm_V_last_V_1_payload_B),
        .O(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1__0_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1__0_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_rd_i_1__0
       (.I0(p_dst_y_TREADY),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_sel),
        .O(AXI_video_strm_V_last_V_1_sel_rd_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_rd_i_1__0_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_wr_i_1__0
       (.I0(xfMat2AXIvideo_U0_img_data_V_read),
        .I1(AXI_video_strm_V_last_V_1_ack_in),
        .I2(AXI_video_strm_V_last_V_1_sel_wr),
        .O(AXI_video_strm_V_last_V_1_sel_wr_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_wr_i_1__0_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \AXI_video_strm_V_last_V_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(p_dst_y_TREADY),
        .I4(xfMat2AXIvideo_U0_img_data_V_read),
        .O(\AXI_video_strm_V_last_V_1_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \AXI_video_strm_V_last_V_1_state[1]_i_1__0 
       (.I0(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_last_V_1_ack_in),
        .I2(p_dst_y_TREADY),
        .I3(xfMat2AXIvideo_U0_img_data_V_read),
        .O(AXI_video_strm_V_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_state[0]_i_1__0_n_0 ),
        .Q(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_state),
        .Q(AXI_video_strm_V_last_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAA02A00)) 
    \AXI_video_strm_V_strb_V_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(p_dst_y_TREADY),
        .I2(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I3(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I4(xfMat2AXIvideo_U0_img_data_V_read),
        .O(\AXI_video_strm_V_strb_V_1_state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hAFEF)) 
    \AXI_video_strm_V_strb_V_1_state[1]_i_1__0 
       (.I0(p_dst_y_TREADY),
        .I1(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I2(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I3(xfMat2AXIvideo_U0_img_data_V_read),
        .O(AXI_video_strm_V_strb_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_strb_V_1_state[0]_i_1__0_n_0 ),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_strb_V_1_state),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_user_V_1_payload_A[0]_i_1__0 
       (.I0(tmp_user_V_fu_78),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_sel_wr),
        .I4(AXI_video_strm_V_user_V_1_payload_A),
        .O(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1__0_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1__0_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \AXI_video_strm_V_user_V_1_payload_B[0]_i_1__0 
       (.I0(tmp_user_V_fu_78),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_sel_wr),
        .I4(AXI_video_strm_V_user_V_1_payload_B),
        .O(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1__0_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1__0_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_rd_i_1__0
       (.I0(p_dst_y_TREADY),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_sel),
        .O(AXI_video_strm_V_user_V_1_sel_rd_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_rd_i_1__0_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_wr_i_1__0
       (.I0(xfMat2AXIvideo_U0_img_data_V_read),
        .I1(AXI_video_strm_V_user_V_1_ack_in),
        .I2(AXI_video_strm_V_user_V_1_sel_wr),
        .O(AXI_video_strm_V_user_V_1_sel_wr_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_wr_i_1__0_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA820A8A0)) 
    \AXI_video_strm_V_user_V_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(AXI_video_strm_V_user_V_1_ack_in),
        .I2(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I3(xfMat2AXIvideo_U0_img_data_V_read),
        .I4(p_dst_y_TREADY),
        .O(\AXI_video_strm_V_user_V_1_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hFF3B)) 
    \AXI_video_strm_V_user_V_1_state[1]_i_1__0 
       (.I0(AXI_video_strm_V_user_V_1_ack_in),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(xfMat2AXIvideo_U0_img_data_V_read),
        .I3(p_dst_y_TREADY),
        .O(AXI_video_strm_V_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_state[0]_i_1__0_n_0 ),
        .Q(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_state),
        .Q(AXI_video_strm_V_user_V_1_ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(i_reg_2330),
        .I1(CO),
        .I2(ap_CS_fsm_state2),
        .I3(xfMat2AXIvideo_U0_img_rows_read),
        .I4(Q),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(ap_CS_fsm_state6),
        .I1(Q),
        .I2(xfMat2AXIvideo_U0_img_rows_read),
        .I3(i_reg_2330),
        .I4(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(i_reg_2330),
        .I1(CO),
        .I2(ap_CS_fsm_state2),
        .I3(\ap_CS_fsm[2]_i_2_n_0 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h00005510)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(tmp_7_i_fu_182_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_block_pp0_stage0_subdone),
        .O(\ap_CS_fsm[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_10__0 
       (.I0(cols_reg_219[29]),
        .I1(cols_reg_219[28]),
        .O(\ap_CS_fsm[3]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_11__0 
       (.I0(cols_reg_219[27]),
        .I1(cols_reg_219[26]),
        .O(\ap_CS_fsm[3]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_12__0 
       (.I0(cols_reg_219[25]),
        .I1(cols_reg_219[24]),
        .O(\ap_CS_fsm[3]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_14__0 
       (.I0(cols_reg_219[22]),
        .I1(cols_reg_219[23]),
        .O(\ap_CS_fsm[3]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_15__0 
       (.I0(cols_reg_219[20]),
        .I1(cols_reg_219[21]),
        .O(\ap_CS_fsm[3]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_16__0 
       (.I0(cols_reg_219[18]),
        .I1(cols_reg_219[19]),
        .O(\ap_CS_fsm[3]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_17__0 
       (.I0(cols_reg_219[16]),
        .I1(cols_reg_219[17]),
        .O(\ap_CS_fsm[3]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_18__0 
       (.I0(cols_reg_219[23]),
        .I1(cols_reg_219[22]),
        .O(\ap_CS_fsm[3]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_19__0 
       (.I0(cols_reg_219[21]),
        .I1(cols_reg_219[20]),
        .O(\ap_CS_fsm[3]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020202220)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(tmp_7_i_fu_182_p2),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_20__0 
       (.I0(cols_reg_219[19]),
        .I1(cols_reg_219[18]),
        .O(\ap_CS_fsm[3]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_21__0 
       (.I0(cols_reg_219[17]),
        .I1(cols_reg_219[16]),
        .O(\ap_CS_fsm[3]_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_23__0 
       (.I0(cols_reg_219[14]),
        .I1(cols_reg_219[15]),
        .O(\ap_CS_fsm[3]_i_23__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_24__0 
       (.I0(cols_reg_219[12]),
        .I1(cols_reg_219[13]),
        .O(\ap_CS_fsm[3]_i_24__0_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[3]_i_25__0 
       (.I0(j_i_reg_141_reg[10]),
        .I1(cols_reg_219[10]),
        .I2(cols_reg_219[11]),
        .O(\ap_CS_fsm[3]_i_25__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_26__0 
       (.I0(cols_reg_219[8]),
        .I1(j_i_reg_141_reg[8]),
        .I2(j_i_reg_141_reg[9]),
        .I3(cols_reg_219[9]),
        .O(\ap_CS_fsm[3]_i_26__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_27__0 
       (.I0(cols_reg_219[15]),
        .I1(cols_reg_219[14]),
        .O(\ap_CS_fsm[3]_i_27__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_28__0 
       (.I0(cols_reg_219[13]),
        .I1(cols_reg_219[12]),
        .O(\ap_CS_fsm[3]_i_28__0_n_0 ));
  LUT3 #(
    .INIT(8'h21)) 
    \ap_CS_fsm[3]_i_29__0 
       (.I0(cols_reg_219[10]),
        .I1(cols_reg_219[11]),
        .I2(j_i_reg_141_reg[10]),
        .O(\ap_CS_fsm[3]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'h40404040FFC0C0C0)) 
    \ap_CS_fsm[3]_i_2__2 
       (.I0(imgOutput2_data_V_ch_empty_n),
        .I1(tmp_7_i_reg_238),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_7_i_reg_238_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(AXI_video_strm_V_data_V_1_ack_in),
        .O(ap_block_pp0_stage0_subdone));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_30__0 
       (.I0(j_i_reg_141_reg[9]),
        .I1(cols_reg_219[9]),
        .I2(cols_reg_219[8]),
        .I3(j_i_reg_141_reg[8]),
        .O(\ap_CS_fsm[3]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_31__0 
       (.I0(cols_reg_219[6]),
        .I1(j_i_reg_141_reg[6]),
        .I2(j_i_reg_141_reg[7]),
        .I3(cols_reg_219[7]),
        .O(\ap_CS_fsm[3]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_32__0 
       (.I0(cols_reg_219[4]),
        .I1(j_i_reg_141_reg[4]),
        .I2(j_i_reg_141_reg[5]),
        .I3(cols_reg_219[5]),
        .O(\ap_CS_fsm[3]_i_32__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_33__0 
       (.I0(cols_reg_219[2]),
        .I1(j_i_reg_141_reg[2]),
        .I2(j_i_reg_141_reg[3]),
        .I3(cols_reg_219[3]),
        .O(\ap_CS_fsm[3]_i_33__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_34__0 
       (.I0(cols_reg_219[0]),
        .I1(j_i_reg_141_reg[0]),
        .I2(j_i_reg_141_reg[1]),
        .I3(cols_reg_219[1]),
        .O(\ap_CS_fsm[3]_i_34__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_35__0 
       (.I0(j_i_reg_141_reg[7]),
        .I1(cols_reg_219[7]),
        .I2(cols_reg_219[6]),
        .I3(j_i_reg_141_reg[6]),
        .O(\ap_CS_fsm[3]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_36__0 
       (.I0(j_i_reg_141_reg[5]),
        .I1(cols_reg_219[5]),
        .I2(cols_reg_219[4]),
        .I3(j_i_reg_141_reg[4]),
        .O(\ap_CS_fsm[3]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_37__0 
       (.I0(j_i_reg_141_reg[3]),
        .I1(cols_reg_219[3]),
        .I2(cols_reg_219[2]),
        .I3(j_i_reg_141_reg[2]),
        .O(\ap_CS_fsm[3]_i_37__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_38__0 
       (.I0(j_i_reg_141_reg[1]),
        .I1(cols_reg_219[1]),
        .I2(cols_reg_219[0]),
        .I3(j_i_reg_141_reg[0]),
        .O(\ap_CS_fsm[3]_i_38__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_5__0 
       (.I0(cols_reg_219[30]),
        .I1(cols_reg_219[31]),
        .O(\ap_CS_fsm[3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_6__0 
       (.I0(cols_reg_219[28]),
        .I1(cols_reg_219[29]),
        .O(\ap_CS_fsm[3]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_7__0 
       (.I0(cols_reg_219[26]),
        .I1(cols_reg_219[27]),
        .O(\ap_CS_fsm[3]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_8__0 
       (.I0(cols_reg_219[24]),
        .I1(cols_reg_219[25]),
        .O(\ap_CS_fsm[3]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_9__0 
       (.I0(cols_reg_219[31]),
        .I1(cols_reg_219[30]),
        .O(\ap_CS_fsm[3]_i_9__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[3]_i_13__0 
       (.CI(\ap_CS_fsm_reg[3]_i_22__0_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_13__0_n_0 ,\ap_CS_fsm_reg[3]_i_13__0_n_1 ,\ap_CS_fsm_reg[3]_i_13__0_n_2 ,\ap_CS_fsm_reg[3]_i_13__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_23__0_n_0 ,\ap_CS_fsm[3]_i_24__0_n_0 ,\ap_CS_fsm[3]_i_25__0_n_0 ,\ap_CS_fsm[3]_i_26__0_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_13__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_27__0_n_0 ,\ap_CS_fsm[3]_i_28__0_n_0 ,\ap_CS_fsm[3]_i_29__0_n_0 ,\ap_CS_fsm[3]_i_30__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_22__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_22__0_n_0 ,\ap_CS_fsm_reg[3]_i_22__0_n_1 ,\ap_CS_fsm_reg[3]_i_22__0_n_2 ,\ap_CS_fsm_reg[3]_i_22__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_31__0_n_0 ,\ap_CS_fsm[3]_i_32__0_n_0 ,\ap_CS_fsm[3]_i_33__0_n_0 ,\ap_CS_fsm[3]_i_34__0_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_22__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_35__0_n_0 ,\ap_CS_fsm[3]_i_36__0_n_0 ,\ap_CS_fsm[3]_i_37__0_n_0 ,\ap_CS_fsm[3]_i_38__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_3__0 
       (.CI(\ap_CS_fsm_reg[3]_i_4__0_n_0 ),
        .CO({tmp_7_i_fu_182_p2,\ap_CS_fsm_reg[3]_i_3__0_n_1 ,\ap_CS_fsm_reg[3]_i_3__0_n_2 ,\ap_CS_fsm_reg[3]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_5__0_n_0 ,\ap_CS_fsm[3]_i_6__0_n_0 ,\ap_CS_fsm[3]_i_7__0_n_0 ,\ap_CS_fsm[3]_i_8__0_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_9__0_n_0 ,\ap_CS_fsm[3]_i_10__0_n_0 ,\ap_CS_fsm[3]_i_11__0_n_0 ,\ap_CS_fsm[3]_i_12__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_4__0 
       (.CI(\ap_CS_fsm_reg[3]_i_13__0_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_4__0_n_0 ,\ap_CS_fsm_reg[3]_i_4__0_n_1 ,\ap_CS_fsm_reg[3]_i_4__0_n_2 ,\ap_CS_fsm_reg[3]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_14__0_n_0 ,\ap_CS_fsm[3]_i_15__0_n_0 ,\ap_CS_fsm[3]_i_16__0_n_0 ,\ap_CS_fsm[3]_i_17__0_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_18__0_n_0 ,\ap_CS_fsm[3]_i_19__0_n_0 ,\ap_CS_fsm[3]_i_20__0_n_0 ,\ap_CS_fsm[3]_i_21__0_n_0 }));
  LUT2 #(
    .INIT(4'h1)) 
    ap_done_reg_i_10
       (.I0(rows_reg_214[29]),
        .I1(rows_reg_214[28]),
        .O(ap_done_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_done_reg_i_11
       (.I0(rows_reg_214[27]),
        .I1(rows_reg_214[26]),
        .O(ap_done_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_done_reg_i_12
       (.I0(rows_reg_214[25]),
        .I1(rows_reg_214[24]),
        .O(ap_done_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_done_reg_i_14
       (.I0(rows_reg_214[22]),
        .I1(rows_reg_214[23]),
        .O(ap_done_reg_i_14_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_done_reg_i_15
       (.I0(rows_reg_214[20]),
        .I1(rows_reg_214[21]),
        .O(ap_done_reg_i_15_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_done_reg_i_16
       (.I0(rows_reg_214[18]),
        .I1(rows_reg_214[19]),
        .O(ap_done_reg_i_16_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_done_reg_i_17
       (.I0(rows_reg_214[16]),
        .I1(rows_reg_214[17]),
        .O(ap_done_reg_i_17_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_done_reg_i_18
       (.I0(rows_reg_214[23]),
        .I1(rows_reg_214[22]),
        .O(ap_done_reg_i_18_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_done_reg_i_19
       (.I0(rows_reg_214[21]),
        .I1(rows_reg_214[20]),
        .O(ap_done_reg_i_19_n_0));
  LUT6 #(
    .INIT(64'h5100510051000000)) 
    ap_done_reg_i_1__0
       (.I0(ap_done_reg),
        .I1(i_reg_2330),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(ap_done_reg_0),
        .I5(xfMat2AXIvideo57_U0_ap_ready),
        .O(ap_done_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_done_reg_i_2
       (.I0(i_reg_2330),
        .I1(CO),
        .O(xfMat2AXIvideo_U0_ap_ready));
  LUT2 #(
    .INIT(4'h1)) 
    ap_done_reg_i_20
       (.I0(rows_reg_214[19]),
        .I1(rows_reg_214[18]),
        .O(ap_done_reg_i_20_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_done_reg_i_21
       (.I0(rows_reg_214[17]),
        .I1(rows_reg_214[16]),
        .O(ap_done_reg_i_21_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_done_reg_i_23
       (.I0(rows_reg_214[14]),
        .I1(rows_reg_214[15]),
        .O(ap_done_reg_i_23_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_done_reg_i_24
       (.I0(rows_reg_214[12]),
        .I1(rows_reg_214[13]),
        .O(ap_done_reg_i_24_n_0));
  LUT3 #(
    .INIT(8'hF4)) 
    ap_done_reg_i_25
       (.I0(\i_i_reg_130_reg_n_0_[10] ),
        .I1(rows_reg_214[10]),
        .I2(rows_reg_214[11]),
        .O(ap_done_reg_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ap_done_reg_i_26
       (.I0(rows_reg_214[8]),
        .I1(\i_i_reg_130_reg_n_0_[8] ),
        .I2(\i_i_reg_130_reg_n_0_[9] ),
        .I3(rows_reg_214[9]),
        .O(ap_done_reg_i_26_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_done_reg_i_27
       (.I0(rows_reg_214[15]),
        .I1(rows_reg_214[14]),
        .O(ap_done_reg_i_27_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_done_reg_i_28
       (.I0(rows_reg_214[13]),
        .I1(rows_reg_214[12]),
        .O(ap_done_reg_i_28_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    ap_done_reg_i_29
       (.I0(\i_i_reg_130_reg_n_0_[10] ),
        .I1(rows_reg_214[10]),
        .I2(rows_reg_214[11]),
        .O(ap_done_reg_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ap_done_reg_i_30
       (.I0(\i_i_reg_130_reg_n_0_[9] ),
        .I1(rows_reg_214[9]),
        .I2(\i_i_reg_130_reg_n_0_[8] ),
        .I3(rows_reg_214[8]),
        .O(ap_done_reg_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ap_done_reg_i_31
       (.I0(rows_reg_214[6]),
        .I1(\i_i_reg_130_reg_n_0_[6] ),
        .I2(\i_i_reg_130_reg_n_0_[7] ),
        .I3(rows_reg_214[7]),
        .O(ap_done_reg_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ap_done_reg_i_32
       (.I0(rows_reg_214[4]),
        .I1(\i_i_reg_130_reg_n_0_[4] ),
        .I2(\i_i_reg_130_reg_n_0_[5] ),
        .I3(rows_reg_214[5]),
        .O(ap_done_reg_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ap_done_reg_i_33
       (.I0(rows_reg_214[2]),
        .I1(\i_i_reg_130_reg_n_0_[2] ),
        .I2(\i_i_reg_130_reg_n_0_[3] ),
        .I3(rows_reg_214[3]),
        .O(ap_done_reg_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ap_done_reg_i_34
       (.I0(rows_reg_214[0]),
        .I1(\i_i_reg_130_reg_n_0_[0] ),
        .I2(\i_i_reg_130_reg_n_0_[1] ),
        .I3(rows_reg_214[1]),
        .O(ap_done_reg_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ap_done_reg_i_35
       (.I0(\i_i_reg_130_reg_n_0_[7] ),
        .I1(rows_reg_214[7]),
        .I2(\i_i_reg_130_reg_n_0_[6] ),
        .I3(rows_reg_214[6]),
        .O(ap_done_reg_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ap_done_reg_i_36
       (.I0(\i_i_reg_130_reg_n_0_[5] ),
        .I1(rows_reg_214[5]),
        .I2(\i_i_reg_130_reg_n_0_[4] ),
        .I3(rows_reg_214[4]),
        .O(ap_done_reg_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ap_done_reg_i_37
       (.I0(\i_i_reg_130_reg_n_0_[3] ),
        .I1(rows_reg_214[3]),
        .I2(\i_i_reg_130_reg_n_0_[2] ),
        .I3(rows_reg_214[2]),
        .O(ap_done_reg_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ap_done_reg_i_38
       (.I0(\i_i_reg_130_reg_n_0_[1] ),
        .I1(rows_reg_214[1]),
        .I2(\i_i_reg_130_reg_n_0_[0] ),
        .I3(rows_reg_214[0]),
        .O(ap_done_reg_i_38_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_done_reg_i_5
       (.I0(rows_reg_214[30]),
        .I1(rows_reg_214[31]),
        .O(ap_done_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_done_reg_i_6
       (.I0(rows_reg_214[28]),
        .I1(rows_reg_214[29]),
        .O(ap_done_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_done_reg_i_7
       (.I0(rows_reg_214[26]),
        .I1(rows_reg_214[27]),
        .O(ap_done_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_done_reg_i_8
       (.I0(rows_reg_214[24]),
        .I1(rows_reg_214[25]),
        .O(ap_done_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ap_done_reg_i_9
       (.I0(rows_reg_214[31]),
        .I1(rows_reg_214[30]),
        .O(ap_done_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1),
        .Q(ap_done_reg),
        .R(1'b0));
  CARRY4 ap_done_reg_reg_i_13
       (.CI(ap_done_reg_reg_i_22_n_0),
        .CO({ap_done_reg_reg_i_13_n_0,ap_done_reg_reg_i_13_n_1,ap_done_reg_reg_i_13_n_2,ap_done_reg_reg_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({ap_done_reg_i_23_n_0,ap_done_reg_i_24_n_0,ap_done_reg_i_25_n_0,ap_done_reg_i_26_n_0}),
        .O(NLW_ap_done_reg_reg_i_13_O_UNCONNECTED[3:0]),
        .S({ap_done_reg_i_27_n_0,ap_done_reg_i_28_n_0,ap_done_reg_i_29_n_0,ap_done_reg_i_30_n_0}));
  CARRY4 ap_done_reg_reg_i_2
       (.CI(ap_done_reg_reg_i_4_n_0),
        .CO({CO,ap_done_reg_reg_i_2_n_1,ap_done_reg_reg_i_2_n_2,ap_done_reg_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({ap_done_reg_i_5_n_0,ap_done_reg_i_6_n_0,ap_done_reg_i_7_n_0,ap_done_reg_i_8_n_0}),
        .O(NLW_ap_done_reg_reg_i_2_O_UNCONNECTED[3:0]),
        .S({ap_done_reg_i_9_n_0,ap_done_reg_i_10_n_0,ap_done_reg_i_11_n_0,ap_done_reg_i_12_n_0}));
  CARRY4 ap_done_reg_reg_i_22
       (.CI(1'b0),
        .CO({ap_done_reg_reg_i_22_n_0,ap_done_reg_reg_i_22_n_1,ap_done_reg_reg_i_22_n_2,ap_done_reg_reg_i_22_n_3}),
        .CYINIT(1'b0),
        .DI({ap_done_reg_i_31_n_0,ap_done_reg_i_32_n_0,ap_done_reg_i_33_n_0,ap_done_reg_i_34_n_0}),
        .O(NLW_ap_done_reg_reg_i_22_O_UNCONNECTED[3:0]),
        .S({ap_done_reg_i_35_n_0,ap_done_reg_i_36_n_0,ap_done_reg_i_37_n_0,ap_done_reg_i_38_n_0}));
  CARRY4 ap_done_reg_reg_i_4
       (.CI(ap_done_reg_reg_i_13_n_0),
        .CO({ap_done_reg_reg_i_4_n_0,ap_done_reg_reg_i_4_n_1,ap_done_reg_reg_i_4_n_2,ap_done_reg_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({ap_done_reg_i_14_n_0,ap_done_reg_i_15_n_0,ap_done_reg_i_16_n_0,ap_done_reg_i_17_n_0}),
        .O(NLW_ap_done_reg_reg_i_4_O_UNCONNECTED[3:0]),
        .S({ap_done_reg_i_18_n_0,ap_done_reg_i_19_n_0,ap_done_reg_i_20_n_0,ap_done_reg_i_21_n_0}));
  LUT6 #(
    .INIT(64'hE0E0E0E0E000E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_NS_fsm1),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(tmp_7_i_fu_182_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(i_reg_2330),
        .I1(CO),
        .O(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0A0C000)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(tmp_7_i_fu_182_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A0C0A0C0A0C0A0)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(CO),
        .I5(i_reg_2330),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_247[0]_i_10__0 
       (.I0(tmp_3_i_reg_224[17]),
        .I1(tmp_3_i_reg_224[16]),
        .I2(tmp_3_i_reg_224[15]),
        .O(\axi_last_V_reg_247[0]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_247[0]_i_11__0 
       (.I0(tmp_3_i_reg_224[14]),
        .I1(tmp_3_i_reg_224[13]),
        .I2(tmp_3_i_reg_224[12]),
        .O(\axi_last_V_reg_247[0]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \axi_last_V_reg_247[0]_i_12__0 
       (.I0(tmp_3_i_reg_224[11]),
        .I1(j_i_reg_141_reg[9]),
        .I2(tmp_3_i_reg_224[9]),
        .I3(j_i_reg_141_reg[10]),
        .I4(tmp_3_i_reg_224[10]),
        .O(\axi_last_V_reg_247[0]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_247[0]_i_13__0 
       (.I0(j_i_reg_141_reg[7]),
        .I1(tmp_3_i_reg_224[7]),
        .I2(j_i_reg_141_reg[6]),
        .I3(tmp_3_i_reg_224[6]),
        .I4(j_i_reg_141_reg[8]),
        .I5(tmp_3_i_reg_224[8]),
        .O(\axi_last_V_reg_247[0]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_247[0]_i_14__0 
       (.I0(j_i_reg_141_reg[4]),
        .I1(tmp_3_i_reg_224[4]),
        .I2(j_i_reg_141_reg[3]),
        .I3(tmp_3_i_reg_224[3]),
        .I4(j_i_reg_141_reg[5]),
        .I5(tmp_3_i_reg_224[5]),
        .O(\axi_last_V_reg_247[0]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_247[0]_i_15__0 
       (.I0(j_i_reg_141_reg[1]),
        .I1(tmp_3_i_reg_224[1]),
        .I2(j_i_reg_141_reg[0]),
        .I3(tmp_3_i_reg_224[0]),
        .I4(j_i_reg_141_reg[2]),
        .I5(tmp_3_i_reg_224[2]),
        .O(\axi_last_V_reg_247[0]_i_15__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_last_V_reg_247[0]_i_1__0 
       (.I0(axi_last_V_fu_193_p2),
        .I1(tmp_7_i_fu_182_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(axi_last_V_reg_247),
        .O(\axi_last_V_reg_247[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \axi_last_V_reg_247[0]_i_4__0 
       (.I0(tmp_3_i_reg_224[31]),
        .I1(tmp_3_i_reg_224[30]),
        .O(\axi_last_V_reg_247[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_247[0]_i_5__0 
       (.I0(tmp_3_i_reg_224[29]),
        .I1(tmp_3_i_reg_224[28]),
        .I2(tmp_3_i_reg_224[27]),
        .O(\axi_last_V_reg_247[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_247[0]_i_6__0 
       (.I0(tmp_3_i_reg_224[26]),
        .I1(tmp_3_i_reg_224[25]),
        .I2(tmp_3_i_reg_224[24]),
        .O(\axi_last_V_reg_247[0]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_247[0]_i_8__0 
       (.I0(tmp_3_i_reg_224[23]),
        .I1(tmp_3_i_reg_224[22]),
        .I2(tmp_3_i_reg_224[21]),
        .O(\axi_last_V_reg_247[0]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_247[0]_i_9__0 
       (.I0(tmp_3_i_reg_224[20]),
        .I1(tmp_3_i_reg_224[19]),
        .I2(tmp_3_i_reg_224[18]),
        .O(\axi_last_V_reg_247[0]_i_9__0_n_0 ));
  FDRE \axi_last_V_reg_247_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_reg_247[0]_i_1__0_n_0 ),
        .Q(axi_last_V_reg_247),
        .R(1'b0));
  CARRY4 \axi_last_V_reg_247_reg[0]_i_2__0 
       (.CI(\axi_last_V_reg_247_reg[0]_i_3__0_n_0 ),
        .CO({\NLW_axi_last_V_reg_247_reg[0]_i_2__0_CO_UNCONNECTED [3],axi_last_V_fu_193_p2,\axi_last_V_reg_247_reg[0]_i_2__0_n_2 ,\axi_last_V_reg_247_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_247_reg[0]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,\axi_last_V_reg_247[0]_i_4__0_n_0 ,\axi_last_V_reg_247[0]_i_5__0_n_0 ,\axi_last_V_reg_247[0]_i_6__0_n_0 }));
  CARRY4 \axi_last_V_reg_247_reg[0]_i_3__0 
       (.CI(\axi_last_V_reg_247_reg[0]_i_7__0_n_0 ),
        .CO({\axi_last_V_reg_247_reg[0]_i_3__0_n_0 ,\axi_last_V_reg_247_reg[0]_i_3__0_n_1 ,\axi_last_V_reg_247_reg[0]_i_3__0_n_2 ,\axi_last_V_reg_247_reg[0]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_247_reg[0]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\axi_last_V_reg_247[0]_i_8__0_n_0 ,\axi_last_V_reg_247[0]_i_9__0_n_0 ,\axi_last_V_reg_247[0]_i_10__0_n_0 ,\axi_last_V_reg_247[0]_i_11__0_n_0 }));
  CARRY4 \axi_last_V_reg_247_reg[0]_i_7__0 
       (.CI(1'b0),
        .CO({\axi_last_V_reg_247_reg[0]_i_7__0_n_0 ,\axi_last_V_reg_247_reg[0]_i_7__0_n_1 ,\axi_last_V_reg_247_reg[0]_i_7__0_n_2 ,\axi_last_V_reg_247_reg[0]_i_7__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_247_reg[0]_i_7__0_O_UNCONNECTED [3:0]),
        .S({\axi_last_V_reg_247[0]_i_12__0_n_0 ,\axi_last_V_reg_247[0]_i_13__0_n_0 ,\axi_last_V_reg_247[0]_i_14__0_n_0 ,\axi_last_V_reg_247[0]_i_15__0_n_0 }));
  LUT5 #(
    .INIT(32'h40000000)) 
    \cols_reg_219[31]_i_1__0 
       (.I0(ap_done_reg),
        .I1(Q),
        .I2(xfMat2AXIvideo_U0_ap_start),
        .I3(imgOutput2_cols_c15_empty_n),
        .I4(imgOutput2_rows_c_empty_n),
        .O(xfMat2AXIvideo_U0_img_rows_read));
  FDRE \cols_reg_219_reg[0] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[0]),
        .Q(cols_reg_219[0]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[10] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[10]),
        .Q(cols_reg_219[10]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[11] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[11]),
        .Q(cols_reg_219[11]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[12] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[12]),
        .Q(cols_reg_219[12]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[13] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[13]),
        .Q(cols_reg_219[13]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[14] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[14]),
        .Q(cols_reg_219[14]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[15] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[15]),
        .Q(cols_reg_219[15]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[16] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[16]),
        .Q(cols_reg_219[16]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[17] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[17]),
        .Q(cols_reg_219[17]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[18] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[18]),
        .Q(cols_reg_219[18]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[19] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[19]),
        .Q(cols_reg_219[19]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[1] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[1]),
        .Q(cols_reg_219[1]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[20] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[20]),
        .Q(cols_reg_219[20]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[21] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[21]),
        .Q(cols_reg_219[21]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[22] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[22]),
        .Q(cols_reg_219[22]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[23] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[23]),
        .Q(cols_reg_219[23]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[24] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[24]),
        .Q(cols_reg_219[24]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[25] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[25]),
        .Q(cols_reg_219[25]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[26] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[26]),
        .Q(cols_reg_219[26]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[27] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[27]),
        .Q(cols_reg_219[27]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[28] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[28]),
        .Q(cols_reg_219[28]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[29] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[29]),
        .Q(cols_reg_219[29]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[2] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[2]),
        .Q(cols_reg_219[2]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[30] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[30]),
        .Q(cols_reg_219[30]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[31] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[31]),
        .Q(cols_reg_219[31]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[3] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[3]),
        .Q(cols_reg_219[3]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[4] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[4]),
        .Q(cols_reg_219[4]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[5] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[5]),
        .Q(cols_reg_219[5]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[6] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[6]),
        .Q(cols_reg_219[6]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[7] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[7]),
        .Q(cols_reg_219[7]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[8] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[8]),
        .Q(cols_reg_219[8]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[9] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(D[9]),
        .Q(cols_reg_219[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \i_i_reg_130[10]_i_1__0 
       (.I0(imgOutput2_rows_c_empty_n),
        .I1(imgOutput2_cols_c15_empty_n),
        .I2(xfMat2AXIvideo_U0_ap_start),
        .I3(Q),
        .I4(ap_done_reg),
        .I5(ap_CS_fsm_state6),
        .O(i_i_reg_130));
  FDRE \i_i_reg_130_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_233[0]),
        .Q(\i_i_reg_130_reg_n_0_[0] ),
        .R(i_i_reg_130));
  FDRE \i_i_reg_130_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_233[10]),
        .Q(\i_i_reg_130_reg_n_0_[10] ),
        .R(i_i_reg_130));
  FDRE \i_i_reg_130_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_233[1]),
        .Q(\i_i_reg_130_reg_n_0_[1] ),
        .R(i_i_reg_130));
  FDRE \i_i_reg_130_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_233[2]),
        .Q(\i_i_reg_130_reg_n_0_[2] ),
        .R(i_i_reg_130));
  FDRE \i_i_reg_130_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_233[3]),
        .Q(\i_i_reg_130_reg_n_0_[3] ),
        .R(i_i_reg_130));
  FDRE \i_i_reg_130_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_233[4]),
        .Q(\i_i_reg_130_reg_n_0_[4] ),
        .R(i_i_reg_130));
  FDRE \i_i_reg_130_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_233[5]),
        .Q(\i_i_reg_130_reg_n_0_[5] ),
        .R(i_i_reg_130));
  FDRE \i_i_reg_130_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_233[6]),
        .Q(\i_i_reg_130_reg_n_0_[6] ),
        .R(i_i_reg_130));
  FDRE \i_i_reg_130_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_233[7]),
        .Q(\i_i_reg_130_reg_n_0_[7] ),
        .R(i_i_reg_130));
  FDRE \i_i_reg_130_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_233[8]),
        .Q(\i_i_reg_130_reg_n_0_[8] ),
        .R(i_i_reg_130));
  FDRE \i_i_reg_130_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_233[9]),
        .Q(\i_i_reg_130_reg_n_0_[9] ),
        .R(i_i_reg_130));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_233[0]_i_1__0 
       (.I0(\i_i_reg_130_reg_n_0_[0] ),
        .O(i_fu_172_p2[0]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_reg_233[10]_i_1__0 
       (.I0(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I1(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state2),
        .I3(AXI_video_strm_V_data_V_1_ack_in),
        .I4(\i_reg_233[10]_i_3__0_n_0 ),
        .O(i_reg_2330));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_233[10]_i_2__0 
       (.I0(\i_i_reg_130_reg_n_0_[8] ),
        .I1(\i_i_reg_130_reg_n_0_[6] ),
        .I2(\i_reg_233[10]_i_4__0_n_0 ),
        .I3(\i_i_reg_130_reg_n_0_[7] ),
        .I4(\i_i_reg_130_reg_n_0_[9] ),
        .I5(\i_i_reg_130_reg_n_0_[10] ),
        .O(i_fu_172_p2[10]));
  LUT4 #(
    .INIT(16'h8000)) 
    \i_reg_233[10]_i_3__0 
       (.I0(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I1(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_ack_in),
        .O(\i_reg_233[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_reg_233[10]_i_4__0 
       (.I0(\i_i_reg_130_reg_n_0_[5] ),
        .I1(\i_i_reg_130_reg_n_0_[3] ),
        .I2(\i_i_reg_130_reg_n_0_[1] ),
        .I3(\i_i_reg_130_reg_n_0_[0] ),
        .I4(\i_i_reg_130_reg_n_0_[2] ),
        .I5(\i_i_reg_130_reg_n_0_[4] ),
        .O(\i_reg_233[10]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_233[1]_i_1__0 
       (.I0(\i_i_reg_130_reg_n_0_[0] ),
        .I1(\i_i_reg_130_reg_n_0_[1] ),
        .O(i_fu_172_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_233[2]_i_1__0 
       (.I0(\i_i_reg_130_reg_n_0_[0] ),
        .I1(\i_i_reg_130_reg_n_0_[1] ),
        .I2(\i_i_reg_130_reg_n_0_[2] ),
        .O(i_fu_172_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_233[3]_i_1__0 
       (.I0(\i_i_reg_130_reg_n_0_[1] ),
        .I1(\i_i_reg_130_reg_n_0_[0] ),
        .I2(\i_i_reg_130_reg_n_0_[2] ),
        .I3(\i_i_reg_130_reg_n_0_[3] ),
        .O(i_fu_172_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_233[4]_i_1__0 
       (.I0(\i_i_reg_130_reg_n_0_[2] ),
        .I1(\i_i_reg_130_reg_n_0_[0] ),
        .I2(\i_i_reg_130_reg_n_0_[1] ),
        .I3(\i_i_reg_130_reg_n_0_[3] ),
        .I4(\i_i_reg_130_reg_n_0_[4] ),
        .O(i_fu_172_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_233[5]_i_1__0 
       (.I0(\i_i_reg_130_reg_n_0_[3] ),
        .I1(\i_i_reg_130_reg_n_0_[1] ),
        .I2(\i_i_reg_130_reg_n_0_[0] ),
        .I3(\i_i_reg_130_reg_n_0_[2] ),
        .I4(\i_i_reg_130_reg_n_0_[4] ),
        .I5(\i_i_reg_130_reg_n_0_[5] ),
        .O(i_fu_172_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_233[6]_i_1__0 
       (.I0(\i_reg_233[10]_i_4__0_n_0 ),
        .I1(\i_i_reg_130_reg_n_0_[6] ),
        .O(i_fu_172_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_233[7]_i_1__0 
       (.I0(\i_reg_233[10]_i_4__0_n_0 ),
        .I1(\i_i_reg_130_reg_n_0_[6] ),
        .I2(\i_i_reg_130_reg_n_0_[7] ),
        .O(i_fu_172_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_233[8]_i_1__0 
       (.I0(\i_i_reg_130_reg_n_0_[6] ),
        .I1(\i_reg_233[10]_i_4__0_n_0 ),
        .I2(\i_i_reg_130_reg_n_0_[7] ),
        .I3(\i_i_reg_130_reg_n_0_[8] ),
        .O(i_fu_172_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_233[9]_i_1__0 
       (.I0(\i_i_reg_130_reg_n_0_[7] ),
        .I1(\i_reg_233[10]_i_4__0_n_0 ),
        .I2(\i_i_reg_130_reg_n_0_[6] ),
        .I3(\i_i_reg_130_reg_n_0_[8] ),
        .I4(\i_i_reg_130_reg_n_0_[9] ),
        .O(i_fu_172_p2[9]));
  FDRE \i_reg_233_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_2330),
        .D(i_fu_172_p2[0]),
        .Q(i_reg_233[0]),
        .R(1'b0));
  FDRE \i_reg_233_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_2330),
        .D(i_fu_172_p2[10]),
        .Q(i_reg_233[10]),
        .R(1'b0));
  FDRE \i_reg_233_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_2330),
        .D(i_fu_172_p2[1]),
        .Q(i_reg_233[1]),
        .R(1'b0));
  FDRE \i_reg_233_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_2330),
        .D(i_fu_172_p2[2]),
        .Q(i_reg_233[2]),
        .R(1'b0));
  FDRE \i_reg_233_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_2330),
        .D(i_fu_172_p2[3]),
        .Q(i_reg_233[3]),
        .R(1'b0));
  FDRE \i_reg_233_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_2330),
        .D(i_fu_172_p2[4]),
        .Q(i_reg_233[4]),
        .R(1'b0));
  FDRE \i_reg_233_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_2330),
        .D(i_fu_172_p2[5]),
        .Q(i_reg_233[5]),
        .R(1'b0));
  FDRE \i_reg_233_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_2330),
        .D(i_fu_172_p2[6]),
        .Q(i_reg_233[6]),
        .R(1'b0));
  FDRE \i_reg_233_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_2330),
        .D(i_fu_172_p2[7]),
        .Q(i_reg_233[7]),
        .R(1'b0));
  FDRE \i_reg_233_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_2330),
        .D(i_fu_172_p2[8]),
        .Q(i_reg_233[8]),
        .R(1'b0));
  FDRE \i_reg_233_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_2330),
        .D(i_fu_172_p2[9]),
        .Q(i_reg_233[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAE00AE00AEAEAE00)) 
    \int_isr[0]_i_3 
       (.I0(ap_done_reg),
        .I1(i_reg_2330),
        .I2(CO),
        .I3(ap_done_reg_0),
        .I4(i_reg_2330_1),
        .I5(\rows_reg_214_reg[30]_0 ),
        .O(ap_sync_done));
  LUT5 #(
    .INIT(32'h00008000)) 
    internal_full_n_i_2__13
       (.I0(imgOutput2_rows_c_empty_n),
        .I1(imgOutput2_cols_c15_empty_n),
        .I2(xfMat2AXIvideo_U0_ap_start),
        .I3(Q),
        .I4(ap_done_reg),
        .O(internal_full_n_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_reg_141[0]_i_1__0 
       (.I0(j_i_reg_141_reg[0]),
        .O(\j_i_reg_141[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F000000000000)) 
    \j_i_reg_141[10]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_7_i_fu_182_p2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(CO),
        .I5(i_reg_2330),
        .O(j_i_reg_141));
  LUT4 #(
    .INIT(16'h0080)) 
    \j_i_reg_141[10]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_7_i_fu_182_p2),
        .I3(ap_block_pp0_stage0_subdone),
        .O(j_i_reg_1410));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_i_reg_141[10]_i_3__0 
       (.I0(j_i_reg_141_reg[8]),
        .I1(j_i_reg_141_reg[6]),
        .I2(\j_i_reg_141[10]_i_4__0_n_0 ),
        .I3(j_i_reg_141_reg[7]),
        .I4(j_i_reg_141_reg[9]),
        .I5(j_i_reg_141_reg[10]),
        .O(j_fu_187_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_i_reg_141[10]_i_4__0 
       (.I0(j_i_reg_141_reg[5]),
        .I1(j_i_reg_141_reg[3]),
        .I2(j_i_reg_141_reg[1]),
        .I3(j_i_reg_141_reg[0]),
        .I4(j_i_reg_141_reg[2]),
        .I5(j_i_reg_141_reg[4]),
        .O(\j_i_reg_141[10]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_i_reg_141[1]_i_1__0 
       (.I0(j_i_reg_141_reg[0]),
        .I1(j_i_reg_141_reg[1]),
        .O(j_fu_187_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_i_reg_141[2]_i_1__0 
       (.I0(j_i_reg_141_reg[0]),
        .I1(j_i_reg_141_reg[1]),
        .I2(j_i_reg_141_reg[2]),
        .O(j_fu_187_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_i_reg_141[3]_i_1__0 
       (.I0(j_i_reg_141_reg[1]),
        .I1(j_i_reg_141_reg[0]),
        .I2(j_i_reg_141_reg[2]),
        .I3(j_i_reg_141_reg[3]),
        .O(j_fu_187_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_i_reg_141[4]_i_1__0 
       (.I0(j_i_reg_141_reg[2]),
        .I1(j_i_reg_141_reg[0]),
        .I2(j_i_reg_141_reg[1]),
        .I3(j_i_reg_141_reg[3]),
        .I4(j_i_reg_141_reg[4]),
        .O(j_fu_187_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_i_reg_141[5]_i_1__0 
       (.I0(j_i_reg_141_reg[3]),
        .I1(j_i_reg_141_reg[1]),
        .I2(j_i_reg_141_reg[0]),
        .I3(j_i_reg_141_reg[2]),
        .I4(j_i_reg_141_reg[4]),
        .I5(j_i_reg_141_reg[5]),
        .O(j_fu_187_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_i_reg_141[6]_i_1__0 
       (.I0(\j_i_reg_141[10]_i_4__0_n_0 ),
        .I1(j_i_reg_141_reg[6]),
        .O(j_fu_187_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_i_reg_141[7]_i_1__0 
       (.I0(\j_i_reg_141[10]_i_4__0_n_0 ),
        .I1(j_i_reg_141_reg[6]),
        .I2(j_i_reg_141_reg[7]),
        .O(j_fu_187_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_i_reg_141[8]_i_1__0 
       (.I0(j_i_reg_141_reg[6]),
        .I1(\j_i_reg_141[10]_i_4__0_n_0 ),
        .I2(j_i_reg_141_reg[7]),
        .I3(j_i_reg_141_reg[8]),
        .O(j_fu_187_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_i_reg_141[9]_i_1__0 
       (.I0(j_i_reg_141_reg[7]),
        .I1(\j_i_reg_141[10]_i_4__0_n_0 ),
        .I2(j_i_reg_141_reg[6]),
        .I3(j_i_reg_141_reg[8]),
        .I4(j_i_reg_141_reg[9]),
        .O(j_fu_187_p2[9]));
  FDRE \j_i_reg_141_reg[0] 
       (.C(ap_clk),
        .CE(j_i_reg_1410),
        .D(\j_i_reg_141[0]_i_1__0_n_0 ),
        .Q(j_i_reg_141_reg[0]),
        .R(j_i_reg_141));
  FDRE \j_i_reg_141_reg[10] 
       (.C(ap_clk),
        .CE(j_i_reg_1410),
        .D(j_fu_187_p2[10]),
        .Q(j_i_reg_141_reg[10]),
        .R(j_i_reg_141));
  FDRE \j_i_reg_141_reg[1] 
       (.C(ap_clk),
        .CE(j_i_reg_1410),
        .D(j_fu_187_p2[1]),
        .Q(j_i_reg_141_reg[1]),
        .R(j_i_reg_141));
  FDRE \j_i_reg_141_reg[2] 
       (.C(ap_clk),
        .CE(j_i_reg_1410),
        .D(j_fu_187_p2[2]),
        .Q(j_i_reg_141_reg[2]),
        .R(j_i_reg_141));
  FDRE \j_i_reg_141_reg[3] 
       (.C(ap_clk),
        .CE(j_i_reg_1410),
        .D(j_fu_187_p2[3]),
        .Q(j_i_reg_141_reg[3]),
        .R(j_i_reg_141));
  FDRE \j_i_reg_141_reg[4] 
       (.C(ap_clk),
        .CE(j_i_reg_1410),
        .D(j_fu_187_p2[4]),
        .Q(j_i_reg_141_reg[4]),
        .R(j_i_reg_141));
  FDRE \j_i_reg_141_reg[5] 
       (.C(ap_clk),
        .CE(j_i_reg_1410),
        .D(j_fu_187_p2[5]),
        .Q(j_i_reg_141_reg[5]),
        .R(j_i_reg_141));
  FDRE \j_i_reg_141_reg[6] 
       (.C(ap_clk),
        .CE(j_i_reg_1410),
        .D(j_fu_187_p2[6]),
        .Q(j_i_reg_141_reg[6]),
        .R(j_i_reg_141));
  FDRE \j_i_reg_141_reg[7] 
       (.C(ap_clk),
        .CE(j_i_reg_1410),
        .D(j_fu_187_p2[7]),
        .Q(j_i_reg_141_reg[7]),
        .R(j_i_reg_141));
  FDRE \j_i_reg_141_reg[8] 
       (.C(ap_clk),
        .CE(j_i_reg_1410),
        .D(j_fu_187_p2[8]),
        .Q(j_i_reg_141_reg[8]),
        .R(j_i_reg_141));
  FDRE \j_i_reg_141_reg[9] 
       (.C(ap_clk),
        .CE(j_i_reg_1410),
        .D(j_fu_187_p2[9]),
        .Q(j_i_reg_141_reg[9]),
        .R(j_i_reg_141));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_y_TDATA[0]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[0]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_y_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_y_TDATA[1]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[1]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_y_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_y_TDATA[2]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[2]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_y_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_y_TDATA[3]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[3]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_y_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_y_TDATA[4]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[4]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_y_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_y_TDATA[5]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[5]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_y_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_y_TDATA[6]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[6]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_y_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_y_TDATA[7]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[7]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_y_TDATA[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_dst_y_TLAST[0]_INST_0 
       (.I0(AXI_video_strm_V_last_V_1_payload_B),
        .I1(AXI_video_strm_V_last_V_1_sel),
        .I2(AXI_video_strm_V_last_V_1_payload_A),
        .O(p_dst_y_TLAST));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_dst_y_TUSER[0]_INST_0 
       (.I0(AXI_video_strm_V_user_V_1_payload_B),
        .I1(AXI_video_strm_V_user_V_1_sel),
        .I2(AXI_video_strm_V_user_V_1_payload_A),
        .O(p_dst_y_TUSER));
  FDRE \rows_reg_214_reg[0] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [0]),
        .Q(rows_reg_214[0]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[10] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [10]),
        .Q(rows_reg_214[10]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[11] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [11]),
        .Q(rows_reg_214[11]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[12] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [12]),
        .Q(rows_reg_214[12]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[13] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [13]),
        .Q(rows_reg_214[13]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[14] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [14]),
        .Q(rows_reg_214[14]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[15] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [15]),
        .Q(rows_reg_214[15]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[16] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [16]),
        .Q(rows_reg_214[16]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[17] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [17]),
        .Q(rows_reg_214[17]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[18] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [18]),
        .Q(rows_reg_214[18]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[19] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [19]),
        .Q(rows_reg_214[19]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[1] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [1]),
        .Q(rows_reg_214[1]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[20] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [20]),
        .Q(rows_reg_214[20]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[21] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [21]),
        .Q(rows_reg_214[21]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[22] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [22]),
        .Q(rows_reg_214[22]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[23] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [23]),
        .Q(rows_reg_214[23]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[24] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [24]),
        .Q(rows_reg_214[24]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[25] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [25]),
        .Q(rows_reg_214[25]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[26] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [26]),
        .Q(rows_reg_214[26]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[27] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [27]),
        .Q(rows_reg_214[27]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[28] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [28]),
        .Q(rows_reg_214[28]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[29] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [29]),
        .Q(rows_reg_214[29]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[2] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [2]),
        .Q(rows_reg_214[2]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[30] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [30]),
        .Q(rows_reg_214[30]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[31] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [31]),
        .Q(rows_reg_214[31]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[3] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [3]),
        .Q(rows_reg_214[3]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[4] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [4]),
        .Q(rows_reg_214[4]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[5] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [5]),
        .Q(rows_reg_214[5]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[6] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [6]),
        .Q(rows_reg_214[6]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[7] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [7]),
        .Q(rows_reg_214[7]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[8] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [8]),
        .Q(rows_reg_214[8]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[9] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(\int_height_reg[31] [9]),
        .Q(rows_reg_214[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[0]_i_1 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [0]),
        .I3(\SRL_SIG_reg[1][31] [0]),
        .O(tmp_3_i_fu_152_p2[0]));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[12]_i_6 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [12]),
        .I3(\SRL_SIG_reg[1][31] [12]),
        .O(\tmp_3_i_reg_224[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[12]_i_7 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [11]),
        .I3(\SRL_SIG_reg[1][31] [11]),
        .O(\tmp_3_i_reg_224[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[12]_i_8 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [10]),
        .I3(\SRL_SIG_reg[1][31] [10]),
        .O(\tmp_3_i_reg_224[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[12]_i_9 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [9]),
        .I3(\SRL_SIG_reg[1][31] [9]),
        .O(\tmp_3_i_reg_224[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[16]_i_6 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [16]),
        .I3(\SRL_SIG_reg[1][31] [16]),
        .O(\tmp_3_i_reg_224[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[16]_i_7 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [15]),
        .I3(\SRL_SIG_reg[1][31] [15]),
        .O(\tmp_3_i_reg_224[16]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[16]_i_8 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [14]),
        .I3(\SRL_SIG_reg[1][31] [14]),
        .O(\tmp_3_i_reg_224[16]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[16]_i_9 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [13]),
        .I3(\SRL_SIG_reg[1][31] [13]),
        .O(\tmp_3_i_reg_224[16]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[20]_i_6 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [20]),
        .I3(\SRL_SIG_reg[1][31] [20]),
        .O(\tmp_3_i_reg_224[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[20]_i_7 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [19]),
        .I3(\SRL_SIG_reg[1][31] [19]),
        .O(\tmp_3_i_reg_224[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[20]_i_8 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [18]),
        .I3(\SRL_SIG_reg[1][31] [18]),
        .O(\tmp_3_i_reg_224[20]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[20]_i_9 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [17]),
        .I3(\SRL_SIG_reg[1][31] [17]),
        .O(\tmp_3_i_reg_224[20]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[24]_i_6 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [24]),
        .I3(\SRL_SIG_reg[1][31] [24]),
        .O(\tmp_3_i_reg_224[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[24]_i_7 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [23]),
        .I3(\SRL_SIG_reg[1][31] [23]),
        .O(\tmp_3_i_reg_224[24]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[24]_i_8 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [22]),
        .I3(\SRL_SIG_reg[1][31] [22]),
        .O(\tmp_3_i_reg_224[24]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[24]_i_9 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [21]),
        .I3(\SRL_SIG_reg[1][31] [21]),
        .O(\tmp_3_i_reg_224[24]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[28]_i_6 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [28]),
        .I3(\SRL_SIG_reg[1][31] [28]),
        .O(\tmp_3_i_reg_224[28]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[28]_i_7 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [27]),
        .I3(\SRL_SIG_reg[1][31] [27]),
        .O(\tmp_3_i_reg_224[28]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[28]_i_8 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [26]),
        .I3(\SRL_SIG_reg[1][31] [26]),
        .O(\tmp_3_i_reg_224[28]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[28]_i_9 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [25]),
        .I3(\SRL_SIG_reg[1][31] [25]),
        .O(\tmp_3_i_reg_224[28]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[31]_i_4 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [31]),
        .I3(\SRL_SIG_reg[1][31] [31]),
        .O(\tmp_3_i_reg_224[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[31]_i_5 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [30]),
        .I3(\SRL_SIG_reg[1][31] [30]),
        .O(\tmp_3_i_reg_224[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[31]_i_6 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [29]),
        .I3(\SRL_SIG_reg[1][31] [29]),
        .O(\tmp_3_i_reg_224[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[4]_i_6 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [4]),
        .I3(\SRL_SIG_reg[1][31] [4]),
        .O(\tmp_3_i_reg_224[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[4]_i_7 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [3]),
        .I3(\SRL_SIG_reg[1][31] [3]),
        .O(\tmp_3_i_reg_224[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[4]_i_8 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [2]),
        .I3(\SRL_SIG_reg[1][31] [2]),
        .O(\tmp_3_i_reg_224[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[4]_i_9 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [1]),
        .I3(\SRL_SIG_reg[1][31] [1]),
        .O(\tmp_3_i_reg_224[4]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[8]_i_6 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [8]),
        .I3(\SRL_SIG_reg[1][31] [8]),
        .O(\tmp_3_i_reg_224[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[8]_i_7 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [7]),
        .I3(\SRL_SIG_reg[1][31] [7]),
        .O(\tmp_3_i_reg_224[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[8]_i_8 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [6]),
        .I3(\SRL_SIG_reg[1][31] [6]),
        .O(\tmp_3_i_reg_224[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[8]_i_9 
       (.I0(\mOutPtr_reg[1] ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [5]),
        .I3(\SRL_SIG_reg[1][31] [5]),
        .O(\tmp_3_i_reg_224[8]_i_9_n_0 ));
  FDRE \tmp_3_i_reg_224_reg[0] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[0]),
        .Q(tmp_3_i_reg_224[0]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[10] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[10]),
        .Q(tmp_3_i_reg_224[10]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[11] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[11]),
        .Q(tmp_3_i_reg_224[11]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[12] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[12]),
        .Q(tmp_3_i_reg_224[12]),
        .R(1'b0));
  CARRY4 \tmp_3_i_reg_224_reg[12]_i_1 
       (.CI(\tmp_3_i_reg_224_reg[8]_i_1_n_0 ),
        .CO({\tmp_3_i_reg_224_reg[12]_i_1_n_0 ,\tmp_3_i_reg_224_reg[12]_i_1_n_1 ,\tmp_3_i_reg_224_reg[12]_i_1_n_2 ,\tmp_3_i_reg_224_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(img_cols_dout[11:8]),
        .O(tmp_3_i_fu_152_p2[12:9]),
        .S({\tmp_3_i_reg_224[12]_i_6_n_0 ,\tmp_3_i_reg_224[12]_i_7_n_0 ,\tmp_3_i_reg_224[12]_i_8_n_0 ,\tmp_3_i_reg_224[12]_i_9_n_0 }));
  FDRE \tmp_3_i_reg_224_reg[13] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[13]),
        .Q(tmp_3_i_reg_224[13]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[14] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[14]),
        .Q(tmp_3_i_reg_224[14]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[15] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[15]),
        .Q(tmp_3_i_reg_224[15]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[16] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[16]),
        .Q(tmp_3_i_reg_224[16]),
        .R(1'b0));
  CARRY4 \tmp_3_i_reg_224_reg[16]_i_1 
       (.CI(\tmp_3_i_reg_224_reg[12]_i_1_n_0 ),
        .CO({\tmp_3_i_reg_224_reg[16]_i_1_n_0 ,\tmp_3_i_reg_224_reg[16]_i_1_n_1 ,\tmp_3_i_reg_224_reg[16]_i_1_n_2 ,\tmp_3_i_reg_224_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(img_cols_dout[15:12]),
        .O(tmp_3_i_fu_152_p2[16:13]),
        .S({\tmp_3_i_reg_224[16]_i_6_n_0 ,\tmp_3_i_reg_224[16]_i_7_n_0 ,\tmp_3_i_reg_224[16]_i_8_n_0 ,\tmp_3_i_reg_224[16]_i_9_n_0 }));
  FDRE \tmp_3_i_reg_224_reg[17] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[17]),
        .Q(tmp_3_i_reg_224[17]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[18] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[18]),
        .Q(tmp_3_i_reg_224[18]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[19] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[19]),
        .Q(tmp_3_i_reg_224[19]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[1] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[1]),
        .Q(tmp_3_i_reg_224[1]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[20] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[20]),
        .Q(tmp_3_i_reg_224[20]),
        .R(1'b0));
  CARRY4 \tmp_3_i_reg_224_reg[20]_i_1 
       (.CI(\tmp_3_i_reg_224_reg[16]_i_1_n_0 ),
        .CO({\tmp_3_i_reg_224_reg[20]_i_1_n_0 ,\tmp_3_i_reg_224_reg[20]_i_1_n_1 ,\tmp_3_i_reg_224_reg[20]_i_1_n_2 ,\tmp_3_i_reg_224_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(img_cols_dout[19:16]),
        .O(tmp_3_i_fu_152_p2[20:17]),
        .S({\tmp_3_i_reg_224[20]_i_6_n_0 ,\tmp_3_i_reg_224[20]_i_7_n_0 ,\tmp_3_i_reg_224[20]_i_8_n_0 ,\tmp_3_i_reg_224[20]_i_9_n_0 }));
  FDRE \tmp_3_i_reg_224_reg[21] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[21]),
        .Q(tmp_3_i_reg_224[21]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[22] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[22]),
        .Q(tmp_3_i_reg_224[22]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[23] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[23]),
        .Q(tmp_3_i_reg_224[23]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[24] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[24]),
        .Q(tmp_3_i_reg_224[24]),
        .R(1'b0));
  CARRY4 \tmp_3_i_reg_224_reg[24]_i_1 
       (.CI(\tmp_3_i_reg_224_reg[20]_i_1_n_0 ),
        .CO({\tmp_3_i_reg_224_reg[24]_i_1_n_0 ,\tmp_3_i_reg_224_reg[24]_i_1_n_1 ,\tmp_3_i_reg_224_reg[24]_i_1_n_2 ,\tmp_3_i_reg_224_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(img_cols_dout[23:20]),
        .O(tmp_3_i_fu_152_p2[24:21]),
        .S({\tmp_3_i_reg_224[24]_i_6_n_0 ,\tmp_3_i_reg_224[24]_i_7_n_0 ,\tmp_3_i_reg_224[24]_i_8_n_0 ,\tmp_3_i_reg_224[24]_i_9_n_0 }));
  FDRE \tmp_3_i_reg_224_reg[25] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[25]),
        .Q(tmp_3_i_reg_224[25]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[26] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[26]),
        .Q(tmp_3_i_reg_224[26]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[27] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[27]),
        .Q(tmp_3_i_reg_224[27]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[28] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[28]),
        .Q(tmp_3_i_reg_224[28]),
        .R(1'b0));
  CARRY4 \tmp_3_i_reg_224_reg[28]_i_1 
       (.CI(\tmp_3_i_reg_224_reg[24]_i_1_n_0 ),
        .CO({\tmp_3_i_reg_224_reg[28]_i_1_n_0 ,\tmp_3_i_reg_224_reg[28]_i_1_n_1 ,\tmp_3_i_reg_224_reg[28]_i_1_n_2 ,\tmp_3_i_reg_224_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(img_cols_dout[27:24]),
        .O(tmp_3_i_fu_152_p2[28:25]),
        .S({\tmp_3_i_reg_224[28]_i_6_n_0 ,\tmp_3_i_reg_224[28]_i_7_n_0 ,\tmp_3_i_reg_224[28]_i_8_n_0 ,\tmp_3_i_reg_224[28]_i_9_n_0 }));
  FDRE \tmp_3_i_reg_224_reg[29] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[29]),
        .Q(tmp_3_i_reg_224[29]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[2] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[2]),
        .Q(tmp_3_i_reg_224[2]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[30] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[30]),
        .Q(tmp_3_i_reg_224[30]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[31] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[31]),
        .Q(tmp_3_i_reg_224[31]),
        .R(1'b0));
  CARRY4 \tmp_3_i_reg_224_reg[31]_i_1 
       (.CI(\tmp_3_i_reg_224_reg[28]_i_1_n_0 ),
        .CO({\NLW_tmp_3_i_reg_224_reg[31]_i_1_CO_UNCONNECTED [3:2],\tmp_3_i_reg_224_reg[31]_i_1_n_2 ,\tmp_3_i_reg_224_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,img_cols_dout[29:28]}),
        .O({\NLW_tmp_3_i_reg_224_reg[31]_i_1_O_UNCONNECTED [3],tmp_3_i_fu_152_p2[31:29]}),
        .S({1'b0,\tmp_3_i_reg_224[31]_i_4_n_0 ,\tmp_3_i_reg_224[31]_i_5_n_0 ,\tmp_3_i_reg_224[31]_i_6_n_0 }));
  FDRE \tmp_3_i_reg_224_reg[3] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[3]),
        .Q(tmp_3_i_reg_224[3]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[4] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[4]),
        .Q(tmp_3_i_reg_224[4]),
        .R(1'b0));
  CARRY4 \tmp_3_i_reg_224_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_3_i_reg_224_reg[4]_i_1_n_0 ,\tmp_3_i_reg_224_reg[4]_i_1_n_1 ,\tmp_3_i_reg_224_reg[4]_i_1_n_2 ,\tmp_3_i_reg_224_reg[4]_i_1_n_3 }),
        .CYINIT(D[0]),
        .DI(img_cols_dout[3:0]),
        .O(tmp_3_i_fu_152_p2[4:1]),
        .S({\tmp_3_i_reg_224[4]_i_6_n_0 ,\tmp_3_i_reg_224[4]_i_7_n_0 ,\tmp_3_i_reg_224[4]_i_8_n_0 ,\tmp_3_i_reg_224[4]_i_9_n_0 }));
  FDRE \tmp_3_i_reg_224_reg[5] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[5]),
        .Q(tmp_3_i_reg_224[5]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[6] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[6]),
        .Q(tmp_3_i_reg_224[6]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[7] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[7]),
        .Q(tmp_3_i_reg_224[7]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[8] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[8]),
        .Q(tmp_3_i_reg_224[8]),
        .R(1'b0));
  CARRY4 \tmp_3_i_reg_224_reg[8]_i_1 
       (.CI(\tmp_3_i_reg_224_reg[4]_i_1_n_0 ),
        .CO({\tmp_3_i_reg_224_reg[8]_i_1_n_0 ,\tmp_3_i_reg_224_reg[8]_i_1_n_1 ,\tmp_3_i_reg_224_reg[8]_i_1_n_2 ,\tmp_3_i_reg_224_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(img_cols_dout[7:4]),
        .O(tmp_3_i_fu_152_p2[8:5]),
        .S({\tmp_3_i_reg_224[8]_i_6_n_0 ,\tmp_3_i_reg_224[8]_i_7_n_0 ,\tmp_3_i_reg_224[8]_i_8_n_0 ,\tmp_3_i_reg_224[8]_i_9_n_0 }));
  FDRE \tmp_3_i_reg_224_reg[9] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo_U0_img_rows_read),
        .D(tmp_3_i_fu_152_p2[9]),
        .Q(tmp_3_i_reg_224[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_7_i_reg_238[0]_i_1__0 
       (.I0(tmp_7_i_fu_182_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(tmp_7_i_reg_238),
        .O(\tmp_7_i_reg_238[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_7_i_reg_238_pp0_iter1_reg[0]_i_1__0 
       (.I0(tmp_7_i_reg_238),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(tmp_7_i_reg_238_pp0_iter1_reg),
        .O(\tmp_7_i_reg_238_pp0_iter1_reg[0]_i_1__0_n_0 ));
  FDRE \tmp_7_i_reg_238_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_7_i_reg_238_pp0_iter1_reg[0]_i_1__0_n_0 ),
        .Q(tmp_7_i_reg_238_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_7_i_reg_238_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_7_i_reg_238[0]_i_1__0_n_0 ),
        .Q(tmp_7_i_reg_238),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    \tmp_user_V_fu_78[0]_i_1__0 
       (.I0(tmp_user_V_fu_78),
        .I1(xfMat2AXIvideo_U0_img_rows_read),
        .I2(xfMat2AXIvideo_U0_img_data_V_read),
        .O(\tmp_user_V_fu_78[0]_i_1__0_n_0 ));
  FDRE \tmp_user_V_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_fu_78[0]_i_1__0_n_0 ),
        .Q(tmp_user_V_fu_78),
        .R(1'b0));
endmodule

module system_sobel_ip_0_1_xfMat2AXIvideo57
   (ap_done_reg,
    p_dst_x_TVALID,
    CO,
    i_reg_2330,
    Q,
    xfMat2AXIvideo57_U0_img_cols_read,
    xfMat2AXIvideo57_U0_img_data_V_read,
    xfMat2AXIvideo57_U0_ap_ready,
    p_dst_x_TUSER,
    p_dst_x_TLAST,
    ap_done_reg_reg_0,
    \mOutPtr_reg[1] ,
    p_dst_x_TDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_done_reg_reg_1,
    ap_rst_n,
    imgOutput1_rows_c13_empty_n,
    imgOutput1_cols_c14_empty_n,
    xfMat2AXIvideo57_U0_ap_start,
    p_dst_x_TREADY,
    imgOutput1_data_V_ch_empty_n,
    ap_done_reg_0,
    xfMat2AXIvideo_U0_ap_ready,
    D,
    \SRL_SIG_reg[1][31] ,
    \SRL_SIG_reg[0][7] ,
    img_cols_dout,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0] ,
    \SRL_SIG_reg[0][31] ,
    \SRL_SIG_reg[1][31]_0 );
  output ap_done_reg;
  output p_dst_x_TVALID;
  output [0:0]CO;
  output i_reg_2330;
  output [0:0]Q;
  output xfMat2AXIvideo57_U0_img_cols_read;
  output xfMat2AXIvideo57_U0_img_data_V_read;
  output xfMat2AXIvideo57_U0_ap_ready;
  output [0:0]p_dst_x_TUSER;
  output [0:0]p_dst_x_TLAST;
  output ap_done_reg_reg_0;
  output \mOutPtr_reg[1] ;
  output [7:0]p_dst_x_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_reg_reg_1;
  input ap_rst_n;
  input imgOutput1_rows_c13_empty_n;
  input imgOutput1_cols_c14_empty_n;
  input xfMat2AXIvideo57_U0_ap_start;
  input p_dst_x_TREADY;
  input imgOutput1_data_V_ch_empty_n;
  input ap_done_reg_0;
  input xfMat2AXIvideo_U0_ap_ready;
  input [31:0]D;
  input [31:0]\SRL_SIG_reg[1][31] ;
  input [7:0]\SRL_SIG_reg[0][7] ;
  input [29:0]img_cols_dout;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0] ;
  input [31:0]\SRL_SIG_reg[0][31] ;
  input [31:0]\SRL_SIG_reg[1][31]_0 ;

  wire AXI_video_strm_V_data_V_1_ack_in;
  wire AXI_video_strm_V_data_V_1_load_A;
  wire AXI_video_strm_V_data_V_1_load_B;
  wire [7:0]AXI_video_strm_V_data_V_1_payload_A;
  wire [7:0]AXI_video_strm_V_data_V_1_payload_B;
  wire AXI_video_strm_V_data_V_1_sel;
  wire AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_1_sel_wr;
  wire AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_data_V_1_state;
  wire \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_dest_V_1_state;
  wire \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ;
  wire [1:1]AXI_video_strm_V_id_V_1_state;
  wire \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ;
  wire [1:1]AXI_video_strm_V_keep_V_1_state;
  wire \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_last_V_1_ack_in;
  wire AXI_video_strm_V_last_V_1_payload_A;
  wire \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_payload_B;
  wire \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_sel;
  wire AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_1_sel_wr;
  wire AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_last_V_1_state;
  wire \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_strb_V_1_state;
  wire \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_user_V_1_ack_in;
  wire AXI_video_strm_V_user_V_1_payload_A;
  wire \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_payload_B;
  wire \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_sel;
  wire AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_1_sel_wr;
  wire AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_user_V_1_state;
  wire \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ;
  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire \ap_CS_fsm[2]_i_10_n_0 ;
  wire \ap_CS_fsm[2]_i_11_n_0 ;
  wire \ap_CS_fsm[2]_i_12_n_0 ;
  wire \ap_CS_fsm[2]_i_14_n_0 ;
  wire \ap_CS_fsm[2]_i_15_n_0 ;
  wire \ap_CS_fsm[2]_i_16_n_0 ;
  wire \ap_CS_fsm[2]_i_17_n_0 ;
  wire \ap_CS_fsm[2]_i_18_n_0 ;
  wire \ap_CS_fsm[2]_i_19_n_0 ;
  wire \ap_CS_fsm[2]_i_20_n_0 ;
  wire \ap_CS_fsm[2]_i_21_n_0 ;
  wire \ap_CS_fsm[2]_i_23_n_0 ;
  wire \ap_CS_fsm[2]_i_24_n_0 ;
  wire \ap_CS_fsm[2]_i_25_n_0 ;
  wire \ap_CS_fsm[2]_i_26_n_0 ;
  wire \ap_CS_fsm[2]_i_27_n_0 ;
  wire \ap_CS_fsm[2]_i_28_n_0 ;
  wire \ap_CS_fsm[2]_i_29_n_0 ;
  wire \ap_CS_fsm[2]_i_30_n_0 ;
  wire \ap_CS_fsm[2]_i_31_n_0 ;
  wire \ap_CS_fsm[2]_i_32_n_0 ;
  wire \ap_CS_fsm[2]_i_33_n_0 ;
  wire \ap_CS_fsm[2]_i_34_n_0 ;
  wire \ap_CS_fsm[2]_i_35_n_0 ;
  wire \ap_CS_fsm[2]_i_36_n_0 ;
  wire \ap_CS_fsm[2]_i_37_n_0 ;
  wire \ap_CS_fsm[2]_i_38_n_0 ;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm[2]_i_5_n_0 ;
  wire \ap_CS_fsm[2]_i_6_n_0 ;
  wire \ap_CS_fsm[2]_i_7_n_0 ;
  wire \ap_CS_fsm[2]_i_8_n_0 ;
  wire \ap_CS_fsm[2]_i_9_n_0 ;
  wire \ap_CS_fsm[3]_i_10_n_0 ;
  wire \ap_CS_fsm[3]_i_11_n_0 ;
  wire \ap_CS_fsm[3]_i_12_n_0 ;
  wire \ap_CS_fsm[3]_i_14_n_0 ;
  wire \ap_CS_fsm[3]_i_15_n_0 ;
  wire \ap_CS_fsm[3]_i_16_n_0 ;
  wire \ap_CS_fsm[3]_i_17_n_0 ;
  wire \ap_CS_fsm[3]_i_18_n_0 ;
  wire \ap_CS_fsm[3]_i_19_n_0 ;
  wire \ap_CS_fsm[3]_i_20_n_0 ;
  wire \ap_CS_fsm[3]_i_21_n_0 ;
  wire \ap_CS_fsm[3]_i_23_n_0 ;
  wire \ap_CS_fsm[3]_i_24_n_0 ;
  wire \ap_CS_fsm[3]_i_25_n_0 ;
  wire \ap_CS_fsm[3]_i_26_n_0 ;
  wire \ap_CS_fsm[3]_i_27_n_0 ;
  wire \ap_CS_fsm[3]_i_28_n_0 ;
  wire \ap_CS_fsm[3]_i_29_n_0 ;
  wire \ap_CS_fsm[3]_i_30_n_0 ;
  wire \ap_CS_fsm[3]_i_31_n_0 ;
  wire \ap_CS_fsm[3]_i_32_n_0 ;
  wire \ap_CS_fsm[3]_i_33_n_0 ;
  wire \ap_CS_fsm[3]_i_34_n_0 ;
  wire \ap_CS_fsm[3]_i_35_n_0 ;
  wire \ap_CS_fsm[3]_i_36_n_0 ;
  wire \ap_CS_fsm[3]_i_37_n_0 ;
  wire \ap_CS_fsm[3]_i_38_n_0 ;
  wire \ap_CS_fsm[3]_i_5_n_0 ;
  wire \ap_CS_fsm[3]_i_6_n_0 ;
  wire \ap_CS_fsm[3]_i_7_n_0 ;
  wire \ap_CS_fsm[3]_i_8_n_0 ;
  wire \ap_CS_fsm[3]_i_9_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_13_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_13_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_13_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_13_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_3 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_fu_193_p2;
  wire axi_last_V_reg_247;
  wire \axi_last_V_reg_247[0]_i_10_n_0 ;
  wire \axi_last_V_reg_247[0]_i_11_n_0 ;
  wire \axi_last_V_reg_247[0]_i_12_n_0 ;
  wire \axi_last_V_reg_247[0]_i_13_n_0 ;
  wire \axi_last_V_reg_247[0]_i_14_n_0 ;
  wire \axi_last_V_reg_247[0]_i_15_n_0 ;
  wire \axi_last_V_reg_247[0]_i_1_n_0 ;
  wire \axi_last_V_reg_247[0]_i_4_n_0 ;
  wire \axi_last_V_reg_247[0]_i_5_n_0 ;
  wire \axi_last_V_reg_247[0]_i_6_n_0 ;
  wire \axi_last_V_reg_247[0]_i_8_n_0 ;
  wire \axi_last_V_reg_247[0]_i_9_n_0 ;
  wire \axi_last_V_reg_247_reg[0]_i_2_n_2 ;
  wire \axi_last_V_reg_247_reg[0]_i_2_n_3 ;
  wire \axi_last_V_reg_247_reg[0]_i_3_n_0 ;
  wire \axi_last_V_reg_247_reg[0]_i_3_n_1 ;
  wire \axi_last_V_reg_247_reg[0]_i_3_n_2 ;
  wire \axi_last_V_reg_247_reg[0]_i_3_n_3 ;
  wire \axi_last_V_reg_247_reg[0]_i_7_n_0 ;
  wire \axi_last_V_reg_247_reg[0]_i_7_n_1 ;
  wire \axi_last_V_reg_247_reg[0]_i_7_n_2 ;
  wire \axi_last_V_reg_247_reg[0]_i_7_n_3 ;
  wire [31:0]cols_reg_219;
  wire [10:0]i_fu_172_p2;
  wire i_i_reg_130;
  wire \i_i_reg_130_reg_n_0_[0] ;
  wire \i_i_reg_130_reg_n_0_[10] ;
  wire \i_i_reg_130_reg_n_0_[1] ;
  wire \i_i_reg_130_reg_n_0_[2] ;
  wire \i_i_reg_130_reg_n_0_[3] ;
  wire \i_i_reg_130_reg_n_0_[4] ;
  wire \i_i_reg_130_reg_n_0_[5] ;
  wire \i_i_reg_130_reg_n_0_[6] ;
  wire \i_i_reg_130_reg_n_0_[7] ;
  wire \i_i_reg_130_reg_n_0_[8] ;
  wire \i_i_reg_130_reg_n_0_[9] ;
  wire [10:0]i_reg_233;
  wire i_reg_2330;
  wire \i_reg_233[10]_i_3_n_0 ;
  wire \i_reg_233[10]_i_4_n_0 ;
  wire imgOutput1_cols_c14_empty_n;
  wire imgOutput1_data_V_ch_empty_n;
  wire imgOutput1_rows_c13_empty_n;
  wire [29:0]img_cols_dout;
  wire [10:1]j_fu_187_p2;
  wire j_i_reg_141;
  wire j_i_reg_1410;
  wire \j_i_reg_141[0]_i_1_n_0 ;
  wire \j_i_reg_141[10]_i_4_n_0 ;
  wire [10:0]j_i_reg_141_reg__0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire [7:0]p_dst_x_TDATA;
  wire [0:0]p_dst_x_TLAST;
  wire p_dst_x_TREADY;
  wire [0:0]p_dst_x_TUSER;
  wire p_dst_x_TVALID;
  wire [31:0]rows_reg_214;
  wire [31:0]tmp_3_i_fu_152_p2;
  wire [31:0]tmp_3_i_reg_224;
  wire \tmp_3_i_reg_224[12]_i_6_n_0 ;
  wire \tmp_3_i_reg_224[12]_i_7_n_0 ;
  wire \tmp_3_i_reg_224[12]_i_8_n_0 ;
  wire \tmp_3_i_reg_224[12]_i_9_n_0 ;
  wire \tmp_3_i_reg_224[16]_i_6_n_0 ;
  wire \tmp_3_i_reg_224[16]_i_7_n_0 ;
  wire \tmp_3_i_reg_224[16]_i_8_n_0 ;
  wire \tmp_3_i_reg_224[16]_i_9_n_0 ;
  wire \tmp_3_i_reg_224[20]_i_6_n_0 ;
  wire \tmp_3_i_reg_224[20]_i_7_n_0 ;
  wire \tmp_3_i_reg_224[20]_i_8_n_0 ;
  wire \tmp_3_i_reg_224[20]_i_9_n_0 ;
  wire \tmp_3_i_reg_224[24]_i_6_n_0 ;
  wire \tmp_3_i_reg_224[24]_i_7_n_0 ;
  wire \tmp_3_i_reg_224[24]_i_8_n_0 ;
  wire \tmp_3_i_reg_224[24]_i_9_n_0 ;
  wire \tmp_3_i_reg_224[28]_i_6_n_0 ;
  wire \tmp_3_i_reg_224[28]_i_7_n_0 ;
  wire \tmp_3_i_reg_224[28]_i_8_n_0 ;
  wire \tmp_3_i_reg_224[28]_i_9_n_0 ;
  wire \tmp_3_i_reg_224[31]_i_4_n_0 ;
  wire \tmp_3_i_reg_224[31]_i_5_n_0 ;
  wire \tmp_3_i_reg_224[31]_i_6_n_0 ;
  wire \tmp_3_i_reg_224[4]_i_6_n_0 ;
  wire \tmp_3_i_reg_224[4]_i_7_n_0 ;
  wire \tmp_3_i_reg_224[4]_i_8_n_0 ;
  wire \tmp_3_i_reg_224[4]_i_9_n_0 ;
  wire \tmp_3_i_reg_224[8]_i_6_n_0 ;
  wire \tmp_3_i_reg_224[8]_i_7_n_0 ;
  wire \tmp_3_i_reg_224[8]_i_8_n_0 ;
  wire \tmp_3_i_reg_224[8]_i_9_n_0 ;
  wire \tmp_3_i_reg_224_reg[12]_i_1_n_0 ;
  wire \tmp_3_i_reg_224_reg[12]_i_1_n_1 ;
  wire \tmp_3_i_reg_224_reg[12]_i_1_n_2 ;
  wire \tmp_3_i_reg_224_reg[12]_i_1_n_3 ;
  wire \tmp_3_i_reg_224_reg[16]_i_1_n_0 ;
  wire \tmp_3_i_reg_224_reg[16]_i_1_n_1 ;
  wire \tmp_3_i_reg_224_reg[16]_i_1_n_2 ;
  wire \tmp_3_i_reg_224_reg[16]_i_1_n_3 ;
  wire \tmp_3_i_reg_224_reg[20]_i_1_n_0 ;
  wire \tmp_3_i_reg_224_reg[20]_i_1_n_1 ;
  wire \tmp_3_i_reg_224_reg[20]_i_1_n_2 ;
  wire \tmp_3_i_reg_224_reg[20]_i_1_n_3 ;
  wire \tmp_3_i_reg_224_reg[24]_i_1_n_0 ;
  wire \tmp_3_i_reg_224_reg[24]_i_1_n_1 ;
  wire \tmp_3_i_reg_224_reg[24]_i_1_n_2 ;
  wire \tmp_3_i_reg_224_reg[24]_i_1_n_3 ;
  wire \tmp_3_i_reg_224_reg[28]_i_1_n_0 ;
  wire \tmp_3_i_reg_224_reg[28]_i_1_n_1 ;
  wire \tmp_3_i_reg_224_reg[28]_i_1_n_2 ;
  wire \tmp_3_i_reg_224_reg[28]_i_1_n_3 ;
  wire \tmp_3_i_reg_224_reg[31]_i_1_n_2 ;
  wire \tmp_3_i_reg_224_reg[31]_i_1_n_3 ;
  wire \tmp_3_i_reg_224_reg[4]_i_1_n_0 ;
  wire \tmp_3_i_reg_224_reg[4]_i_1_n_1 ;
  wire \tmp_3_i_reg_224_reg[4]_i_1_n_2 ;
  wire \tmp_3_i_reg_224_reg[4]_i_1_n_3 ;
  wire \tmp_3_i_reg_224_reg[8]_i_1_n_0 ;
  wire \tmp_3_i_reg_224_reg[8]_i_1_n_1 ;
  wire \tmp_3_i_reg_224_reg[8]_i_1_n_2 ;
  wire \tmp_3_i_reg_224_reg[8]_i_1_n_3 ;
  wire tmp_7_i_fu_182_p2;
  wire tmp_7_i_reg_238;
  wire \tmp_7_i_reg_238[0]_i_1_n_0 ;
  wire tmp_7_i_reg_238_pp0_iter1_reg;
  wire \tmp_7_i_reg_238_pp0_iter1_reg[0]_i_1_n_0 ;
  wire tmp_user_V_fu_78;
  wire \tmp_user_V_fu_78[0]_i_1_n_0 ;
  wire xfMat2AXIvideo57_U0_ap_ready;
  wire xfMat2AXIvideo57_U0_ap_start;
  wire xfMat2AXIvideo57_U0_img_cols_read;
  wire xfMat2AXIvideo57_U0_img_data_V_read;
  wire xfMat2AXIvideo_U0_ap_ready;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_axi_last_V_reg_247_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_247_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_247_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_247_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_3_i_reg_224_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_3_i_reg_224_reg[31]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h0D)) 
    \AXI_video_strm_V_data_V_1_payload_A[7]_i_1 
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_load_A));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\SRL_SIG_reg[0][7] [0]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\SRL_SIG_reg[0][7] [1]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\SRL_SIG_reg[0][7] [2]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\SRL_SIG_reg[0][7] [3]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\SRL_SIG_reg[0][7] [4]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\SRL_SIG_reg[0][7] [5]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\SRL_SIG_reg[0][7] [6]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(\SRL_SIG_reg[0][7] [7]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \AXI_video_strm_V_data_V_1_payload_B[7]_i_1 
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_load_B));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\SRL_SIG_reg[0][7] [0]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\SRL_SIG_reg[0][7] [1]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\SRL_SIG_reg[0][7] [2]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\SRL_SIG_reg[0][7] [3]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\SRL_SIG_reg[0][7] [4]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\SRL_SIG_reg[0][7] [5]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\SRL_SIG_reg[0][7] [6]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(\SRL_SIG_reg[0][7] [7]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_rd_i_1
       (.I0(p_dst_x_TREADY),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_wr_i_1
       (.I0(xfMat2AXIvideo57_U0_img_data_V_read),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \AXI_video_strm_V_data_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(p_dst_x_TREADY),
        .I4(xfMat2AXIvideo57_U0_img_data_V_read),
        .O(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \AXI_video_strm_V_data_V_1_state[1]_i_1 
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(p_dst_x_TREADY),
        .I3(xfMat2AXIvideo57_U0_img_data_V_read),
        .O(AXI_video_strm_V_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_state),
        .Q(AXI_video_strm_V_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA820A8A0)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I2(p_dst_x_TVALID),
        .I3(xfMat2AXIvideo57_U0_img_data_V_read),
        .I4(p_dst_x_TREADY),
        .O(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(tmp_7_i_reg_238),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(xfMat2AXIvideo57_U0_img_data_V_read));
  LUT4 #(
    .INIT(16'hFF3B)) 
    \AXI_video_strm_V_dest_V_1_state[1]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I1(p_dst_x_TVALID),
        .I2(xfMat2AXIvideo57_U0_img_data_V_read),
        .I3(p_dst_x_TREADY),
        .O(AXI_video_strm_V_dest_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ),
        .Q(p_dst_x_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_dest_V_1_state),
        .Q(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA820A8A0)) 
    \AXI_video_strm_V_id_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I2(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I3(xfMat2AXIvideo57_U0_img_data_V_read),
        .I4(p_dst_x_TREADY),
        .O(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF3B)) 
    \AXI_video_strm_V_id_V_1_state[1]_i_1 
       (.I0(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I1(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I2(xfMat2AXIvideo57_U0_img_data_V_read),
        .I3(p_dst_x_TREADY),
        .O(AXI_video_strm_V_id_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_id_V_1_state),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAA02A00)) 
    \AXI_video_strm_V_keep_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(p_dst_x_TREADY),
        .I2(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I3(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I4(xfMat2AXIvideo57_U0_img_data_V_read),
        .O(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAFEF)) 
    \AXI_video_strm_V_keep_V_1_state[1]_i_1 
       (.I0(p_dst_x_TREADY),
        .I1(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I2(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I3(xfMat2AXIvideo57_U0_img_data_V_read),
        .O(AXI_video_strm_V_keep_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_keep_V_1_state),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_last_V_1_payload_A[0]_i_1 
       (.I0(axi_last_V_reg_247),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_last_V_1_sel_wr),
        .I4(AXI_video_strm_V_last_V_1_payload_A),
        .O(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \AXI_video_strm_V_last_V_1_payload_B[0]_i_1 
       (.I0(axi_last_V_reg_247),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_last_V_1_sel_wr),
        .I4(AXI_video_strm_V_last_V_1_payload_B),
        .O(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_rd_i_1
       (.I0(p_dst_x_TREADY),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_sel),
        .O(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_wr_i_1
       (.I0(xfMat2AXIvideo57_U0_img_data_V_read),
        .I1(AXI_video_strm_V_last_V_1_ack_in),
        .I2(AXI_video_strm_V_last_V_1_sel_wr),
        .O(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \AXI_video_strm_V_last_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(p_dst_x_TREADY),
        .I4(xfMat2AXIvideo57_U0_img_data_V_read),
        .O(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \AXI_video_strm_V_last_V_1_state[1]_i_1 
       (.I0(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_last_V_1_ack_in),
        .I2(p_dst_x_TREADY),
        .I3(xfMat2AXIvideo57_U0_img_data_V_read),
        .O(AXI_video_strm_V_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_state),
        .Q(AXI_video_strm_V_last_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAA02A00)) 
    \AXI_video_strm_V_strb_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(p_dst_x_TREADY),
        .I2(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I3(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I4(xfMat2AXIvideo57_U0_img_data_V_read),
        .O(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAFEF)) 
    \AXI_video_strm_V_strb_V_1_state[1]_i_1 
       (.I0(p_dst_x_TREADY),
        .I1(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I2(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I3(xfMat2AXIvideo57_U0_img_data_V_read),
        .O(AXI_video_strm_V_strb_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_strb_V_1_state),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_user_V_1_payload_A[0]_i_1 
       (.I0(tmp_user_V_fu_78),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_sel_wr),
        .I4(AXI_video_strm_V_user_V_1_payload_A),
        .O(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \AXI_video_strm_V_user_V_1_payload_B[0]_i_1 
       (.I0(tmp_user_V_fu_78),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_sel_wr),
        .I4(AXI_video_strm_V_user_V_1_payload_B),
        .O(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_rd_i_1
       (.I0(p_dst_x_TREADY),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_sel),
        .O(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_wr_i_1
       (.I0(xfMat2AXIvideo57_U0_img_data_V_read),
        .I1(AXI_video_strm_V_user_V_1_ack_in),
        .I2(AXI_video_strm_V_user_V_1_sel_wr),
        .O(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA820A8A0)) 
    \AXI_video_strm_V_user_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(AXI_video_strm_V_user_V_1_ack_in),
        .I2(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I3(xfMat2AXIvideo57_U0_img_data_V_read),
        .I4(p_dst_x_TREADY),
        .O(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hFF3B)) 
    \AXI_video_strm_V_user_V_1_state[1]_i_1 
       (.I0(AXI_video_strm_V_user_V_1_ack_in),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(xfMat2AXIvideo57_U0_img_data_V_read),
        .I3(p_dst_x_TREADY),
        .O(AXI_video_strm_V_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_state),
        .Q(AXI_video_strm_V_user_V_1_ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(i_reg_2330),
        .I1(CO),
        .I2(ap_CS_fsm_state2),
        .I3(xfMat2AXIvideo57_U0_img_cols_read),
        .I4(Q),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(ap_CS_fsm_state6),
        .I1(Q),
        .I2(xfMat2AXIvideo57_U0_img_cols_read),
        .I3(i_reg_2330),
        .I4(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(rows_reg_214[29]),
        .I1(rows_reg_214[28]),
        .O(\ap_CS_fsm[2]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(rows_reg_214[27]),
        .I1(rows_reg_214[26]),
        .O(\ap_CS_fsm[2]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_12 
       (.I0(rows_reg_214[25]),
        .I1(rows_reg_214[24]),
        .O(\ap_CS_fsm[2]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(rows_reg_214[22]),
        .I1(rows_reg_214[23]),
        .O(\ap_CS_fsm[2]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(rows_reg_214[20]),
        .I1(rows_reg_214[21]),
        .O(\ap_CS_fsm[2]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_16 
       (.I0(rows_reg_214[18]),
        .I1(rows_reg_214[19]),
        .O(\ap_CS_fsm[2]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_17 
       (.I0(rows_reg_214[16]),
        .I1(rows_reg_214[17]),
        .O(\ap_CS_fsm[2]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_18 
       (.I0(rows_reg_214[23]),
        .I1(rows_reg_214[22]),
        .O(\ap_CS_fsm[2]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_19 
       (.I0(rows_reg_214[21]),
        .I1(rows_reg_214[20]),
        .O(\ap_CS_fsm[2]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(i_reg_2330),
        .I1(CO),
        .I2(ap_CS_fsm_state2),
        .I3(\ap_CS_fsm[2]_i_3_n_0 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_20 
       (.I0(rows_reg_214[19]),
        .I1(rows_reg_214[18]),
        .O(\ap_CS_fsm[2]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_21 
       (.I0(rows_reg_214[17]),
        .I1(rows_reg_214[16]),
        .O(\ap_CS_fsm[2]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_23 
       (.I0(rows_reg_214[14]),
        .I1(rows_reg_214[15]),
        .O(\ap_CS_fsm[2]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_24 
       (.I0(rows_reg_214[12]),
        .I1(rows_reg_214[13]),
        .O(\ap_CS_fsm[2]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[2]_i_25 
       (.I0(\i_i_reg_130_reg_n_0_[10] ),
        .I1(rows_reg_214[10]),
        .I2(rows_reg_214[11]),
        .O(\ap_CS_fsm[2]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_26 
       (.I0(rows_reg_214[8]),
        .I1(\i_i_reg_130_reg_n_0_[8] ),
        .I2(\i_i_reg_130_reg_n_0_[9] ),
        .I3(rows_reg_214[9]),
        .O(\ap_CS_fsm[2]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_27 
       (.I0(rows_reg_214[15]),
        .I1(rows_reg_214[14]),
        .O(\ap_CS_fsm[2]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_28 
       (.I0(rows_reg_214[13]),
        .I1(rows_reg_214[12]),
        .O(\ap_CS_fsm[2]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[2]_i_29 
       (.I0(\i_i_reg_130_reg_n_0_[10] ),
        .I1(rows_reg_214[10]),
        .I2(rows_reg_214[11]),
        .O(\ap_CS_fsm[2]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h00005510)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(tmp_7_i_fu_182_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_block_pp0_stage0_subdone),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_30 
       (.I0(\i_i_reg_130_reg_n_0_[9] ),
        .I1(rows_reg_214[9]),
        .I2(\i_i_reg_130_reg_n_0_[8] ),
        .I3(rows_reg_214[8]),
        .O(\ap_CS_fsm[2]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_31 
       (.I0(rows_reg_214[6]),
        .I1(\i_i_reg_130_reg_n_0_[6] ),
        .I2(\i_i_reg_130_reg_n_0_[7] ),
        .I3(rows_reg_214[7]),
        .O(\ap_CS_fsm[2]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_32 
       (.I0(rows_reg_214[4]),
        .I1(\i_i_reg_130_reg_n_0_[4] ),
        .I2(\i_i_reg_130_reg_n_0_[5] ),
        .I3(rows_reg_214[5]),
        .O(\ap_CS_fsm[2]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_33 
       (.I0(rows_reg_214[2]),
        .I1(\i_i_reg_130_reg_n_0_[2] ),
        .I2(\i_i_reg_130_reg_n_0_[3] ),
        .I3(rows_reg_214[3]),
        .O(\ap_CS_fsm[2]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_34 
       (.I0(rows_reg_214[0]),
        .I1(\i_i_reg_130_reg_n_0_[0] ),
        .I2(\i_i_reg_130_reg_n_0_[1] ),
        .I3(rows_reg_214[1]),
        .O(\ap_CS_fsm[2]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_35 
       (.I0(\i_i_reg_130_reg_n_0_[7] ),
        .I1(rows_reg_214[7]),
        .I2(\i_i_reg_130_reg_n_0_[6] ),
        .I3(rows_reg_214[6]),
        .O(\ap_CS_fsm[2]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_36 
       (.I0(\i_i_reg_130_reg_n_0_[5] ),
        .I1(rows_reg_214[5]),
        .I2(\i_i_reg_130_reg_n_0_[4] ),
        .I3(rows_reg_214[4]),
        .O(\ap_CS_fsm[2]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_37 
       (.I0(\i_i_reg_130_reg_n_0_[3] ),
        .I1(rows_reg_214[3]),
        .I2(\i_i_reg_130_reg_n_0_[2] ),
        .I3(rows_reg_214[2]),
        .O(\ap_CS_fsm[2]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_38 
       (.I0(\i_i_reg_130_reg_n_0_[1] ),
        .I1(rows_reg_214[1]),
        .I2(\i_i_reg_130_reg_n_0_[0] ),
        .I3(rows_reg_214[0]),
        .O(\ap_CS_fsm[2]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(rows_reg_214[30]),
        .I1(rows_reg_214[31]),
        .O(\ap_CS_fsm[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(rows_reg_214[28]),
        .I1(rows_reg_214[29]),
        .O(\ap_CS_fsm[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(rows_reg_214[26]),
        .I1(rows_reg_214[27]),
        .O(\ap_CS_fsm[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(rows_reg_214[24]),
        .I1(rows_reg_214[25]),
        .O(\ap_CS_fsm[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(rows_reg_214[31]),
        .I1(rows_reg_214[30]),
        .O(\ap_CS_fsm[2]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_10 
       (.I0(cols_reg_219[29]),
        .I1(cols_reg_219[28]),
        .O(\ap_CS_fsm[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_11 
       (.I0(cols_reg_219[27]),
        .I1(cols_reg_219[26]),
        .O(\ap_CS_fsm[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_12 
       (.I0(cols_reg_219[25]),
        .I1(cols_reg_219[24]),
        .O(\ap_CS_fsm[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_14 
       (.I0(cols_reg_219[22]),
        .I1(cols_reg_219[23]),
        .O(\ap_CS_fsm[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_15 
       (.I0(cols_reg_219[20]),
        .I1(cols_reg_219[21]),
        .O(\ap_CS_fsm[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_16 
       (.I0(cols_reg_219[18]),
        .I1(cols_reg_219[19]),
        .O(\ap_CS_fsm[3]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_17 
       (.I0(cols_reg_219[16]),
        .I1(cols_reg_219[17]),
        .O(\ap_CS_fsm[3]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_18 
       (.I0(cols_reg_219[23]),
        .I1(cols_reg_219[22]),
        .O(\ap_CS_fsm[3]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_19 
       (.I0(cols_reg_219[21]),
        .I1(cols_reg_219[20]),
        .O(\ap_CS_fsm[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020202220)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(tmp_7_i_fu_182_p2),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_20 
       (.I0(cols_reg_219[19]),
        .I1(cols_reg_219[18]),
        .O(\ap_CS_fsm[3]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_21 
       (.I0(cols_reg_219[17]),
        .I1(cols_reg_219[16]),
        .O(\ap_CS_fsm[3]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_23 
       (.I0(cols_reg_219[14]),
        .I1(cols_reg_219[15]),
        .O(\ap_CS_fsm[3]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_24 
       (.I0(cols_reg_219[12]),
        .I1(cols_reg_219[13]),
        .O(\ap_CS_fsm[3]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[3]_i_25 
       (.I0(j_i_reg_141_reg__0[10]),
        .I1(cols_reg_219[10]),
        .I2(cols_reg_219[11]),
        .O(\ap_CS_fsm[3]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_26 
       (.I0(cols_reg_219[8]),
        .I1(j_i_reg_141_reg__0[8]),
        .I2(j_i_reg_141_reg__0[9]),
        .I3(cols_reg_219[9]),
        .O(\ap_CS_fsm[3]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_27 
       (.I0(cols_reg_219[15]),
        .I1(cols_reg_219[14]),
        .O(\ap_CS_fsm[3]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_28 
       (.I0(cols_reg_219[13]),
        .I1(cols_reg_219[12]),
        .O(\ap_CS_fsm[3]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h21)) 
    \ap_CS_fsm[3]_i_29 
       (.I0(cols_reg_219[10]),
        .I1(cols_reg_219[11]),
        .I2(j_i_reg_141_reg__0[10]),
        .O(\ap_CS_fsm[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h40404040FFC0C0C0)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(imgOutput1_data_V_ch_empty_n),
        .I1(tmp_7_i_reg_238),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_7_i_reg_238_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(AXI_video_strm_V_data_V_1_ack_in),
        .O(ap_block_pp0_stage0_subdone));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_30 
       (.I0(j_i_reg_141_reg__0[9]),
        .I1(cols_reg_219[9]),
        .I2(cols_reg_219[8]),
        .I3(j_i_reg_141_reg__0[8]),
        .O(\ap_CS_fsm[3]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_31 
       (.I0(cols_reg_219[6]),
        .I1(j_i_reg_141_reg__0[6]),
        .I2(j_i_reg_141_reg__0[7]),
        .I3(cols_reg_219[7]),
        .O(\ap_CS_fsm[3]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_32 
       (.I0(cols_reg_219[4]),
        .I1(j_i_reg_141_reg__0[4]),
        .I2(j_i_reg_141_reg__0[5]),
        .I3(cols_reg_219[5]),
        .O(\ap_CS_fsm[3]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_33 
       (.I0(cols_reg_219[2]),
        .I1(j_i_reg_141_reg__0[2]),
        .I2(j_i_reg_141_reg__0[3]),
        .I3(cols_reg_219[3]),
        .O(\ap_CS_fsm[3]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_34 
       (.I0(cols_reg_219[0]),
        .I1(j_i_reg_141_reg__0[0]),
        .I2(j_i_reg_141_reg__0[1]),
        .I3(cols_reg_219[1]),
        .O(\ap_CS_fsm[3]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_35 
       (.I0(j_i_reg_141_reg__0[7]),
        .I1(cols_reg_219[7]),
        .I2(cols_reg_219[6]),
        .I3(j_i_reg_141_reg__0[6]),
        .O(\ap_CS_fsm[3]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_36 
       (.I0(j_i_reg_141_reg__0[5]),
        .I1(cols_reg_219[5]),
        .I2(cols_reg_219[4]),
        .I3(j_i_reg_141_reg__0[4]),
        .O(\ap_CS_fsm[3]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_37 
       (.I0(j_i_reg_141_reg__0[3]),
        .I1(cols_reg_219[3]),
        .I2(cols_reg_219[2]),
        .I3(j_i_reg_141_reg__0[2]),
        .O(\ap_CS_fsm[3]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_38 
       (.I0(j_i_reg_141_reg__0[1]),
        .I1(cols_reg_219[1]),
        .I2(cols_reg_219[0]),
        .I3(j_i_reg_141_reg__0[0]),
        .O(\ap_CS_fsm[3]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(cols_reg_219[30]),
        .I1(cols_reg_219[31]),
        .O(\ap_CS_fsm[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(cols_reg_219[28]),
        .I1(cols_reg_219[29]),
        .O(\ap_CS_fsm[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(cols_reg_219[26]),
        .I1(cols_reg_219[27]),
        .O(\ap_CS_fsm[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(cols_reg_219[24]),
        .I1(cols_reg_219[25]),
        .O(\ap_CS_fsm[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_9 
       (.I0(cols_reg_219[31]),
        .I1(cols_reg_219[30]),
        .O(\ap_CS_fsm[3]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[2]_i_13 
       (.CI(\ap_CS_fsm_reg[2]_i_22_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_13_n_0 ,\ap_CS_fsm_reg[2]_i_13_n_1 ,\ap_CS_fsm_reg[2]_i_13_n_2 ,\ap_CS_fsm_reg[2]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_23_n_0 ,\ap_CS_fsm[2]_i_24_n_0 ,\ap_CS_fsm[2]_i_25_n_0 ,\ap_CS_fsm[2]_i_26_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_27_n_0 ,\ap_CS_fsm[2]_i_28_n_0 ,\ap_CS_fsm[2]_i_29_n_0 ,\ap_CS_fsm[2]_i_30_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(\ap_CS_fsm_reg[2]_i_4_n_0 ),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2_n_1 ,\ap_CS_fsm_reg[2]_i_2_n_2 ,\ap_CS_fsm_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_5_n_0 ,\ap_CS_fsm[2]_i_6_n_0 ,\ap_CS_fsm[2]_i_7_n_0 ,\ap_CS_fsm[2]_i_8_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_9_n_0 ,\ap_CS_fsm[2]_i_10_n_0 ,\ap_CS_fsm[2]_i_11_n_0 ,\ap_CS_fsm[2]_i_12_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_22 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_22_n_0 ,\ap_CS_fsm_reg[2]_i_22_n_1 ,\ap_CS_fsm_reg[2]_i_22_n_2 ,\ap_CS_fsm_reg[2]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_31_n_0 ,\ap_CS_fsm[2]_i_32_n_0 ,\ap_CS_fsm[2]_i_33_n_0 ,\ap_CS_fsm[2]_i_34_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_35_n_0 ,\ap_CS_fsm[2]_i_36_n_0 ,\ap_CS_fsm[2]_i_37_n_0 ,\ap_CS_fsm[2]_i_38_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_4 
       (.CI(\ap_CS_fsm_reg[2]_i_13_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_4_n_0 ,\ap_CS_fsm_reg[2]_i_4_n_1 ,\ap_CS_fsm_reg[2]_i_4_n_2 ,\ap_CS_fsm_reg[2]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_14_n_0 ,\ap_CS_fsm[2]_i_15_n_0 ,\ap_CS_fsm[2]_i_16_n_0 ,\ap_CS_fsm[2]_i_17_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_18_n_0 ,\ap_CS_fsm[2]_i_19_n_0 ,\ap_CS_fsm[2]_i_20_n_0 ,\ap_CS_fsm[2]_i_21_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[3]_i_13 
       (.CI(\ap_CS_fsm_reg[3]_i_22_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_13_n_0 ,\ap_CS_fsm_reg[3]_i_13_n_1 ,\ap_CS_fsm_reg[3]_i_13_n_2 ,\ap_CS_fsm_reg[3]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_23_n_0 ,\ap_CS_fsm[3]_i_24_n_0 ,\ap_CS_fsm[3]_i_25_n_0 ,\ap_CS_fsm[3]_i_26_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_27_n_0 ,\ap_CS_fsm[3]_i_28_n_0 ,\ap_CS_fsm[3]_i_29_n_0 ,\ap_CS_fsm[3]_i_30_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_22 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_22_n_0 ,\ap_CS_fsm_reg[3]_i_22_n_1 ,\ap_CS_fsm_reg[3]_i_22_n_2 ,\ap_CS_fsm_reg[3]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_31_n_0 ,\ap_CS_fsm[3]_i_32_n_0 ,\ap_CS_fsm[3]_i_33_n_0 ,\ap_CS_fsm[3]_i_34_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_35_n_0 ,\ap_CS_fsm[3]_i_36_n_0 ,\ap_CS_fsm[3]_i_37_n_0 ,\ap_CS_fsm[3]_i_38_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_3 
       (.CI(\ap_CS_fsm_reg[3]_i_4_n_0 ),
        .CO({tmp_7_i_fu_182_p2,\ap_CS_fsm_reg[3]_i_3_n_1 ,\ap_CS_fsm_reg[3]_i_3_n_2 ,\ap_CS_fsm_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_5_n_0 ,\ap_CS_fsm[3]_i_6_n_0 ,\ap_CS_fsm[3]_i_7_n_0 ,\ap_CS_fsm[3]_i_8_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_9_n_0 ,\ap_CS_fsm[3]_i_10_n_0 ,\ap_CS_fsm[3]_i_11_n_0 ,\ap_CS_fsm[3]_i_12_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_4 
       (.CI(\ap_CS_fsm_reg[3]_i_13_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_4_n_0 ,\ap_CS_fsm_reg[3]_i_4_n_1 ,\ap_CS_fsm_reg[3]_i_4_n_2 ,\ap_CS_fsm_reg[3]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_14_n_0 ,\ap_CS_fsm[3]_i_15_n_0 ,\ap_CS_fsm[3]_i_16_n_0 ,\ap_CS_fsm[3]_i_17_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_18_n_0 ,\ap_CS_fsm[3]_i_19_n_0 ,\ap_CS_fsm[3]_i_20_n_0 ,\ap_CS_fsm[3]_i_21_n_0 }));
  LUT6 #(
    .INIT(64'h5100510051000000)) 
    ap_done_reg_i_1__1
       (.I0(ap_done_reg),
        .I1(i_reg_2330),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(ap_done_reg_0),
        .I5(xfMat2AXIvideo_U0_ap_ready),
        .O(ap_done_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_done_reg_i_3
       (.I0(i_reg_2330),
        .I1(CO),
        .O(xfMat2AXIvideo57_U0_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE0E0E0E0E000E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_NS_fsm1),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(tmp_7_i_fu_182_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(i_reg_2330),
        .I1(CO),
        .O(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0A0C000)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(tmp_7_i_fu_182_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A0C0A0C0A0C0A0)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(CO),
        .I5(i_reg_2330),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_last_V_reg_247[0]_i_1 
       (.I0(axi_last_V_fu_193_p2),
        .I1(tmp_7_i_fu_182_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(axi_last_V_reg_247),
        .O(\axi_last_V_reg_247[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_247[0]_i_10 
       (.I0(tmp_3_i_reg_224[17]),
        .I1(tmp_3_i_reg_224[16]),
        .I2(tmp_3_i_reg_224[15]),
        .O(\axi_last_V_reg_247[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_247[0]_i_11 
       (.I0(tmp_3_i_reg_224[14]),
        .I1(tmp_3_i_reg_224[13]),
        .I2(tmp_3_i_reg_224[12]),
        .O(\axi_last_V_reg_247[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \axi_last_V_reg_247[0]_i_12 
       (.I0(tmp_3_i_reg_224[11]),
        .I1(j_i_reg_141_reg__0[9]),
        .I2(tmp_3_i_reg_224[9]),
        .I3(j_i_reg_141_reg__0[10]),
        .I4(tmp_3_i_reg_224[10]),
        .O(\axi_last_V_reg_247[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_247[0]_i_13 
       (.I0(j_i_reg_141_reg__0[7]),
        .I1(tmp_3_i_reg_224[7]),
        .I2(j_i_reg_141_reg__0[6]),
        .I3(tmp_3_i_reg_224[6]),
        .I4(j_i_reg_141_reg__0[8]),
        .I5(tmp_3_i_reg_224[8]),
        .O(\axi_last_V_reg_247[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_247[0]_i_14 
       (.I0(j_i_reg_141_reg__0[4]),
        .I1(tmp_3_i_reg_224[4]),
        .I2(j_i_reg_141_reg__0[3]),
        .I3(tmp_3_i_reg_224[3]),
        .I4(j_i_reg_141_reg__0[5]),
        .I5(tmp_3_i_reg_224[5]),
        .O(\axi_last_V_reg_247[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_247[0]_i_15 
       (.I0(j_i_reg_141_reg__0[1]),
        .I1(tmp_3_i_reg_224[1]),
        .I2(j_i_reg_141_reg__0[0]),
        .I3(tmp_3_i_reg_224[0]),
        .I4(j_i_reg_141_reg__0[2]),
        .I5(tmp_3_i_reg_224[2]),
        .O(\axi_last_V_reg_247[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \axi_last_V_reg_247[0]_i_4 
       (.I0(tmp_3_i_reg_224[31]),
        .I1(tmp_3_i_reg_224[30]),
        .O(\axi_last_V_reg_247[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_247[0]_i_5 
       (.I0(tmp_3_i_reg_224[29]),
        .I1(tmp_3_i_reg_224[28]),
        .I2(tmp_3_i_reg_224[27]),
        .O(\axi_last_V_reg_247[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_247[0]_i_6 
       (.I0(tmp_3_i_reg_224[26]),
        .I1(tmp_3_i_reg_224[25]),
        .I2(tmp_3_i_reg_224[24]),
        .O(\axi_last_V_reg_247[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_247[0]_i_8 
       (.I0(tmp_3_i_reg_224[23]),
        .I1(tmp_3_i_reg_224[22]),
        .I2(tmp_3_i_reg_224[21]),
        .O(\axi_last_V_reg_247[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \axi_last_V_reg_247[0]_i_9 
       (.I0(tmp_3_i_reg_224[20]),
        .I1(tmp_3_i_reg_224[19]),
        .I2(tmp_3_i_reg_224[18]),
        .O(\axi_last_V_reg_247[0]_i_9_n_0 ));
  FDRE \axi_last_V_reg_247_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_reg_247[0]_i_1_n_0 ),
        .Q(axi_last_V_reg_247),
        .R(1'b0));
  CARRY4 \axi_last_V_reg_247_reg[0]_i_2 
       (.CI(\axi_last_V_reg_247_reg[0]_i_3_n_0 ),
        .CO({\NLW_axi_last_V_reg_247_reg[0]_i_2_CO_UNCONNECTED [3],axi_last_V_fu_193_p2,\axi_last_V_reg_247_reg[0]_i_2_n_2 ,\axi_last_V_reg_247_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_247_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\axi_last_V_reg_247[0]_i_4_n_0 ,\axi_last_V_reg_247[0]_i_5_n_0 ,\axi_last_V_reg_247[0]_i_6_n_0 }));
  CARRY4 \axi_last_V_reg_247_reg[0]_i_3 
       (.CI(\axi_last_V_reg_247_reg[0]_i_7_n_0 ),
        .CO({\axi_last_V_reg_247_reg[0]_i_3_n_0 ,\axi_last_V_reg_247_reg[0]_i_3_n_1 ,\axi_last_V_reg_247_reg[0]_i_3_n_2 ,\axi_last_V_reg_247_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_247_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\axi_last_V_reg_247[0]_i_8_n_0 ,\axi_last_V_reg_247[0]_i_9_n_0 ,\axi_last_V_reg_247[0]_i_10_n_0 ,\axi_last_V_reg_247[0]_i_11_n_0 }));
  CARRY4 \axi_last_V_reg_247_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\axi_last_V_reg_247_reg[0]_i_7_n_0 ,\axi_last_V_reg_247_reg[0]_i_7_n_1 ,\axi_last_V_reg_247_reg[0]_i_7_n_2 ,\axi_last_V_reg_247_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_247_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\axi_last_V_reg_247[0]_i_12_n_0 ,\axi_last_V_reg_247[0]_i_13_n_0 ,\axi_last_V_reg_247[0]_i_14_n_0 ,\axi_last_V_reg_247[0]_i_15_n_0 }));
  LUT5 #(
    .INIT(32'h40000000)) 
    \cols_reg_219[31]_i_1 
       (.I0(ap_done_reg),
        .I1(Q),
        .I2(xfMat2AXIvideo57_U0_ap_start),
        .I3(imgOutput1_cols_c14_empty_n),
        .I4(imgOutput1_rows_c13_empty_n),
        .O(xfMat2AXIvideo57_U0_img_cols_read));
  FDRE \cols_reg_219_reg[0] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[0]),
        .Q(cols_reg_219[0]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[10] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[10]),
        .Q(cols_reg_219[10]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[11] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[11]),
        .Q(cols_reg_219[11]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[12] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[12]),
        .Q(cols_reg_219[12]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[13] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[13]),
        .Q(cols_reg_219[13]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[14] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[14]),
        .Q(cols_reg_219[14]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[15] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[15]),
        .Q(cols_reg_219[15]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[16] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[16]),
        .Q(cols_reg_219[16]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[17] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[17]),
        .Q(cols_reg_219[17]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[18] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[18]),
        .Q(cols_reg_219[18]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[19] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[19]),
        .Q(cols_reg_219[19]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[1] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[1]),
        .Q(cols_reg_219[1]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[20] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[20]),
        .Q(cols_reg_219[20]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[21] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[21]),
        .Q(cols_reg_219[21]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[22] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[22]),
        .Q(cols_reg_219[22]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[23] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[23]),
        .Q(cols_reg_219[23]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[24] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[24]),
        .Q(cols_reg_219[24]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[25] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[25]),
        .Q(cols_reg_219[25]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[26] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[26]),
        .Q(cols_reg_219[26]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[27] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[27]),
        .Q(cols_reg_219[27]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[28] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[28]),
        .Q(cols_reg_219[28]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[29] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[29]),
        .Q(cols_reg_219[29]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[2] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[2]),
        .Q(cols_reg_219[2]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[30] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[30]),
        .Q(cols_reg_219[30]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[31] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[31]),
        .Q(cols_reg_219[31]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[3] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[3]),
        .Q(cols_reg_219[3]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[4] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[4]),
        .Q(cols_reg_219[4]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[5] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[5]),
        .Q(cols_reg_219[5]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[6] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[6]),
        .Q(cols_reg_219[6]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[7] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[7]),
        .Q(cols_reg_219[7]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[8] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[8]),
        .Q(cols_reg_219[8]),
        .R(1'b0));
  FDRE \cols_reg_219_reg[9] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(D[9]),
        .Q(cols_reg_219[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \i_i_reg_130[10]_i_1 
       (.I0(imgOutput1_rows_c13_empty_n),
        .I1(imgOutput1_cols_c14_empty_n),
        .I2(xfMat2AXIvideo57_U0_ap_start),
        .I3(Q),
        .I4(ap_done_reg),
        .I5(ap_CS_fsm_state6),
        .O(i_i_reg_130));
  FDRE \i_i_reg_130_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_233[0]),
        .Q(\i_i_reg_130_reg_n_0_[0] ),
        .R(i_i_reg_130));
  FDRE \i_i_reg_130_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_233[10]),
        .Q(\i_i_reg_130_reg_n_0_[10] ),
        .R(i_i_reg_130));
  FDRE \i_i_reg_130_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_233[1]),
        .Q(\i_i_reg_130_reg_n_0_[1] ),
        .R(i_i_reg_130));
  FDRE \i_i_reg_130_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_233[2]),
        .Q(\i_i_reg_130_reg_n_0_[2] ),
        .R(i_i_reg_130));
  FDRE \i_i_reg_130_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_233[3]),
        .Q(\i_i_reg_130_reg_n_0_[3] ),
        .R(i_i_reg_130));
  FDRE \i_i_reg_130_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_233[4]),
        .Q(\i_i_reg_130_reg_n_0_[4] ),
        .R(i_i_reg_130));
  FDRE \i_i_reg_130_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_233[5]),
        .Q(\i_i_reg_130_reg_n_0_[5] ),
        .R(i_i_reg_130));
  FDRE \i_i_reg_130_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_233[6]),
        .Q(\i_i_reg_130_reg_n_0_[6] ),
        .R(i_i_reg_130));
  FDRE \i_i_reg_130_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_233[7]),
        .Q(\i_i_reg_130_reg_n_0_[7] ),
        .R(i_i_reg_130));
  FDRE \i_i_reg_130_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_233[8]),
        .Q(\i_i_reg_130_reg_n_0_[8] ),
        .R(i_i_reg_130));
  FDRE \i_i_reg_130_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_233[9]),
        .Q(\i_i_reg_130_reg_n_0_[9] ),
        .R(i_i_reg_130));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_233[0]_i_1 
       (.I0(\i_i_reg_130_reg_n_0_[0] ),
        .O(i_fu_172_p2[0]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_reg_233[10]_i_1 
       (.I0(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I1(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I2(ap_CS_fsm_state2),
        .I3(AXI_video_strm_V_data_V_1_ack_in),
        .I4(\i_reg_233[10]_i_3_n_0 ),
        .O(i_reg_2330));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_233[10]_i_2 
       (.I0(\i_i_reg_130_reg_n_0_[8] ),
        .I1(\i_i_reg_130_reg_n_0_[6] ),
        .I2(\i_reg_233[10]_i_4_n_0 ),
        .I3(\i_i_reg_130_reg_n_0_[7] ),
        .I4(\i_i_reg_130_reg_n_0_[9] ),
        .I5(\i_i_reg_130_reg_n_0_[10] ),
        .O(i_fu_172_p2[10]));
  LUT4 #(
    .INIT(16'h8000)) 
    \i_reg_233[10]_i_3 
       (.I0(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I1(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_ack_in),
        .O(\i_reg_233[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_reg_233[10]_i_4 
       (.I0(\i_i_reg_130_reg_n_0_[5] ),
        .I1(\i_i_reg_130_reg_n_0_[3] ),
        .I2(\i_i_reg_130_reg_n_0_[1] ),
        .I3(\i_i_reg_130_reg_n_0_[0] ),
        .I4(\i_i_reg_130_reg_n_0_[2] ),
        .I5(\i_i_reg_130_reg_n_0_[4] ),
        .O(\i_reg_233[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_233[1]_i_1 
       (.I0(\i_i_reg_130_reg_n_0_[0] ),
        .I1(\i_i_reg_130_reg_n_0_[1] ),
        .O(i_fu_172_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_233[2]_i_1 
       (.I0(\i_i_reg_130_reg_n_0_[0] ),
        .I1(\i_i_reg_130_reg_n_0_[1] ),
        .I2(\i_i_reg_130_reg_n_0_[2] ),
        .O(i_fu_172_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_233[3]_i_1 
       (.I0(\i_i_reg_130_reg_n_0_[1] ),
        .I1(\i_i_reg_130_reg_n_0_[0] ),
        .I2(\i_i_reg_130_reg_n_0_[2] ),
        .I3(\i_i_reg_130_reg_n_0_[3] ),
        .O(i_fu_172_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_233[4]_i_1 
       (.I0(\i_i_reg_130_reg_n_0_[2] ),
        .I1(\i_i_reg_130_reg_n_0_[0] ),
        .I2(\i_i_reg_130_reg_n_0_[1] ),
        .I3(\i_i_reg_130_reg_n_0_[3] ),
        .I4(\i_i_reg_130_reg_n_0_[4] ),
        .O(i_fu_172_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_233[5]_i_1 
       (.I0(\i_i_reg_130_reg_n_0_[3] ),
        .I1(\i_i_reg_130_reg_n_0_[1] ),
        .I2(\i_i_reg_130_reg_n_0_[0] ),
        .I3(\i_i_reg_130_reg_n_0_[2] ),
        .I4(\i_i_reg_130_reg_n_0_[4] ),
        .I5(\i_i_reg_130_reg_n_0_[5] ),
        .O(i_fu_172_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_233[6]_i_1 
       (.I0(\i_reg_233[10]_i_4_n_0 ),
        .I1(\i_i_reg_130_reg_n_0_[6] ),
        .O(i_fu_172_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_233[7]_i_1 
       (.I0(\i_reg_233[10]_i_4_n_0 ),
        .I1(\i_i_reg_130_reg_n_0_[6] ),
        .I2(\i_i_reg_130_reg_n_0_[7] ),
        .O(i_fu_172_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_233[8]_i_1 
       (.I0(\i_i_reg_130_reg_n_0_[6] ),
        .I1(\i_reg_233[10]_i_4_n_0 ),
        .I2(\i_i_reg_130_reg_n_0_[7] ),
        .I3(\i_i_reg_130_reg_n_0_[8] ),
        .O(i_fu_172_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_233[9]_i_1 
       (.I0(\i_i_reg_130_reg_n_0_[7] ),
        .I1(\i_reg_233[10]_i_4_n_0 ),
        .I2(\i_i_reg_130_reg_n_0_[6] ),
        .I3(\i_i_reg_130_reg_n_0_[8] ),
        .I4(\i_i_reg_130_reg_n_0_[9] ),
        .O(i_fu_172_p2[9]));
  FDRE \i_reg_233_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_2330),
        .D(i_fu_172_p2[0]),
        .Q(i_reg_233[0]),
        .R(1'b0));
  FDRE \i_reg_233_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_2330),
        .D(i_fu_172_p2[10]),
        .Q(i_reg_233[10]),
        .R(1'b0));
  FDRE \i_reg_233_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_2330),
        .D(i_fu_172_p2[1]),
        .Q(i_reg_233[1]),
        .R(1'b0));
  FDRE \i_reg_233_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_2330),
        .D(i_fu_172_p2[2]),
        .Q(i_reg_233[2]),
        .R(1'b0));
  FDRE \i_reg_233_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_2330),
        .D(i_fu_172_p2[3]),
        .Q(i_reg_233[3]),
        .R(1'b0));
  FDRE \i_reg_233_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_2330),
        .D(i_fu_172_p2[4]),
        .Q(i_reg_233[4]),
        .R(1'b0));
  FDRE \i_reg_233_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_2330),
        .D(i_fu_172_p2[5]),
        .Q(i_reg_233[5]),
        .R(1'b0));
  FDRE \i_reg_233_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_2330),
        .D(i_fu_172_p2[6]),
        .Q(i_reg_233[6]),
        .R(1'b0));
  FDRE \i_reg_233_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_2330),
        .D(i_fu_172_p2[7]),
        .Q(i_reg_233[7]),
        .R(1'b0));
  FDRE \i_reg_233_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_2330),
        .D(i_fu_172_p2[8]),
        .Q(i_reg_233[8]),
        .R(1'b0));
  FDRE \i_reg_233_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_2330),
        .D(i_fu_172_p2[9]),
        .Q(i_reg_233[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_reg_141[0]_i_1 
       (.I0(j_i_reg_141_reg__0[0]),
        .O(\j_i_reg_141[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F000000000000)) 
    \j_i_reg_141[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_7_i_fu_182_p2),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(CO),
        .I5(i_reg_2330),
        .O(j_i_reg_141));
  LUT4 #(
    .INIT(16'h0080)) 
    \j_i_reg_141[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_7_i_fu_182_p2),
        .I3(ap_block_pp0_stage0_subdone),
        .O(j_i_reg_1410));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_i_reg_141[10]_i_3 
       (.I0(j_i_reg_141_reg__0[8]),
        .I1(j_i_reg_141_reg__0[6]),
        .I2(\j_i_reg_141[10]_i_4_n_0 ),
        .I3(j_i_reg_141_reg__0[7]),
        .I4(j_i_reg_141_reg__0[9]),
        .I5(j_i_reg_141_reg__0[10]),
        .O(j_fu_187_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_i_reg_141[10]_i_4 
       (.I0(j_i_reg_141_reg__0[5]),
        .I1(j_i_reg_141_reg__0[3]),
        .I2(j_i_reg_141_reg__0[1]),
        .I3(j_i_reg_141_reg__0[0]),
        .I4(j_i_reg_141_reg__0[2]),
        .I5(j_i_reg_141_reg__0[4]),
        .O(\j_i_reg_141[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_i_reg_141[1]_i_1 
       (.I0(j_i_reg_141_reg__0[0]),
        .I1(j_i_reg_141_reg__0[1]),
        .O(j_fu_187_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_i_reg_141[2]_i_1 
       (.I0(j_i_reg_141_reg__0[0]),
        .I1(j_i_reg_141_reg__0[1]),
        .I2(j_i_reg_141_reg__0[2]),
        .O(j_fu_187_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_i_reg_141[3]_i_1 
       (.I0(j_i_reg_141_reg__0[1]),
        .I1(j_i_reg_141_reg__0[0]),
        .I2(j_i_reg_141_reg__0[2]),
        .I3(j_i_reg_141_reg__0[3]),
        .O(j_fu_187_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_i_reg_141[4]_i_1 
       (.I0(j_i_reg_141_reg__0[2]),
        .I1(j_i_reg_141_reg__0[0]),
        .I2(j_i_reg_141_reg__0[1]),
        .I3(j_i_reg_141_reg__0[3]),
        .I4(j_i_reg_141_reg__0[4]),
        .O(j_fu_187_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_i_reg_141[5]_i_1 
       (.I0(j_i_reg_141_reg__0[3]),
        .I1(j_i_reg_141_reg__0[1]),
        .I2(j_i_reg_141_reg__0[0]),
        .I3(j_i_reg_141_reg__0[2]),
        .I4(j_i_reg_141_reg__0[4]),
        .I5(j_i_reg_141_reg__0[5]),
        .O(j_fu_187_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_i_reg_141[6]_i_1 
       (.I0(\j_i_reg_141[10]_i_4_n_0 ),
        .I1(j_i_reg_141_reg__0[6]),
        .O(j_fu_187_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_i_reg_141[7]_i_1 
       (.I0(\j_i_reg_141[10]_i_4_n_0 ),
        .I1(j_i_reg_141_reg__0[6]),
        .I2(j_i_reg_141_reg__0[7]),
        .O(j_fu_187_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_i_reg_141[8]_i_1 
       (.I0(j_i_reg_141_reg__0[6]),
        .I1(\j_i_reg_141[10]_i_4_n_0 ),
        .I2(j_i_reg_141_reg__0[7]),
        .I3(j_i_reg_141_reg__0[8]),
        .O(j_fu_187_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_i_reg_141[9]_i_1 
       (.I0(j_i_reg_141_reg__0[7]),
        .I1(\j_i_reg_141[10]_i_4_n_0 ),
        .I2(j_i_reg_141_reg__0[6]),
        .I3(j_i_reg_141_reg__0[8]),
        .I4(j_i_reg_141_reg__0[9]),
        .O(j_fu_187_p2[9]));
  FDRE \j_i_reg_141_reg[0] 
       (.C(ap_clk),
        .CE(j_i_reg_1410),
        .D(\j_i_reg_141[0]_i_1_n_0 ),
        .Q(j_i_reg_141_reg__0[0]),
        .R(j_i_reg_141));
  FDRE \j_i_reg_141_reg[10] 
       (.C(ap_clk),
        .CE(j_i_reg_1410),
        .D(j_fu_187_p2[10]),
        .Q(j_i_reg_141_reg__0[10]),
        .R(j_i_reg_141));
  FDRE \j_i_reg_141_reg[1] 
       (.C(ap_clk),
        .CE(j_i_reg_1410),
        .D(j_fu_187_p2[1]),
        .Q(j_i_reg_141_reg__0[1]),
        .R(j_i_reg_141));
  FDRE \j_i_reg_141_reg[2] 
       (.C(ap_clk),
        .CE(j_i_reg_1410),
        .D(j_fu_187_p2[2]),
        .Q(j_i_reg_141_reg__0[2]),
        .R(j_i_reg_141));
  FDRE \j_i_reg_141_reg[3] 
       (.C(ap_clk),
        .CE(j_i_reg_1410),
        .D(j_fu_187_p2[3]),
        .Q(j_i_reg_141_reg__0[3]),
        .R(j_i_reg_141));
  FDRE \j_i_reg_141_reg[4] 
       (.C(ap_clk),
        .CE(j_i_reg_1410),
        .D(j_fu_187_p2[4]),
        .Q(j_i_reg_141_reg__0[4]),
        .R(j_i_reg_141));
  FDRE \j_i_reg_141_reg[5] 
       (.C(ap_clk),
        .CE(j_i_reg_1410),
        .D(j_fu_187_p2[5]),
        .Q(j_i_reg_141_reg__0[5]),
        .R(j_i_reg_141));
  FDRE \j_i_reg_141_reg[6] 
       (.C(ap_clk),
        .CE(j_i_reg_1410),
        .D(j_fu_187_p2[6]),
        .Q(j_i_reg_141_reg__0[6]),
        .R(j_i_reg_141));
  FDRE \j_i_reg_141_reg[7] 
       (.C(ap_clk),
        .CE(j_i_reg_1410),
        .D(j_fu_187_p2[7]),
        .Q(j_i_reg_141_reg__0[7]),
        .R(j_i_reg_141));
  FDRE \j_i_reg_141_reg[8] 
       (.C(ap_clk),
        .CE(j_i_reg_1410),
        .D(j_fu_187_p2[8]),
        .Q(j_i_reg_141_reg__0[8]),
        .R(j_i_reg_141));
  FDRE \j_i_reg_141_reg[9] 
       (.C(ap_clk),
        .CE(j_i_reg_1410),
        .D(j_fu_187_p2[9]),
        .Q(j_i_reg_141_reg__0[9]),
        .R(j_i_reg_141));
  LUT3 #(
    .INIT(8'hDF)) 
    \mOutPtr[1]_i_2__5 
       (.I0(xfMat2AXIvideo57_U0_ap_start),
        .I1(CO),
        .I2(i_reg_2330),
        .O(\mOutPtr_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_x_TDATA[0]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[0]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_x_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_x_TDATA[1]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[1]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_x_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_x_TDATA[2]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[2]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_x_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_x_TDATA[3]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[3]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_x_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_x_TDATA[4]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[4]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_x_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_x_TDATA[5]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[5]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_x_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_x_TDATA[6]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[6]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_x_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_dst_x_TDATA[7]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[7]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(p_dst_x_TDATA[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_dst_x_TLAST[0]_INST_0 
       (.I0(AXI_video_strm_V_last_V_1_payload_B),
        .I1(AXI_video_strm_V_last_V_1_sel),
        .I2(AXI_video_strm_V_last_V_1_payload_A),
        .O(p_dst_x_TLAST));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_dst_x_TUSER[0]_INST_0 
       (.I0(AXI_video_strm_V_user_V_1_payload_B),
        .I1(AXI_video_strm_V_user_V_1_sel),
        .I2(AXI_video_strm_V_user_V_1_payload_A),
        .O(p_dst_x_TUSER));
  FDRE \rows_reg_214_reg[0] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [0]),
        .Q(rows_reg_214[0]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[10] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [10]),
        .Q(rows_reg_214[10]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[11] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [11]),
        .Q(rows_reg_214[11]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[12] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [12]),
        .Q(rows_reg_214[12]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[13] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [13]),
        .Q(rows_reg_214[13]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[14] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [14]),
        .Q(rows_reg_214[14]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[15] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [15]),
        .Q(rows_reg_214[15]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[16] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [16]),
        .Q(rows_reg_214[16]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[17] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [17]),
        .Q(rows_reg_214[17]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[18] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [18]),
        .Q(rows_reg_214[18]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[19] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [19]),
        .Q(rows_reg_214[19]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[1] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [1]),
        .Q(rows_reg_214[1]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[20] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [20]),
        .Q(rows_reg_214[20]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[21] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [21]),
        .Q(rows_reg_214[21]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[22] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [22]),
        .Q(rows_reg_214[22]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[23] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [23]),
        .Q(rows_reg_214[23]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[24] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [24]),
        .Q(rows_reg_214[24]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[25] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [25]),
        .Q(rows_reg_214[25]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[26] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [26]),
        .Q(rows_reg_214[26]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[27] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [27]),
        .Q(rows_reg_214[27]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[28] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [28]),
        .Q(rows_reg_214[28]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[29] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [29]),
        .Q(rows_reg_214[29]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[2] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [2]),
        .Q(rows_reg_214[2]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[30] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [30]),
        .Q(rows_reg_214[30]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[31] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [31]),
        .Q(rows_reg_214[31]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[3] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [3]),
        .Q(rows_reg_214[3]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[4] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [4]),
        .Q(rows_reg_214[4]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[5] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [5]),
        .Q(rows_reg_214[5]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[6] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [6]),
        .Q(rows_reg_214[6]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[7] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [7]),
        .Q(rows_reg_214[7]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[8] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [8]),
        .Q(rows_reg_214[8]),
        .R(1'b0));
  FDRE \rows_reg_214_reg[9] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(\SRL_SIG_reg[1][31] [9]),
        .Q(rows_reg_214[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[0]_i_1 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [0]),
        .I3(\SRL_SIG_reg[1][31]_0 [0]),
        .O(tmp_3_i_fu_152_p2[0]));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[12]_i_6 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [12]),
        .I3(\SRL_SIG_reg[1][31]_0 [12]),
        .O(\tmp_3_i_reg_224[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[12]_i_7 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [11]),
        .I3(\SRL_SIG_reg[1][31]_0 [11]),
        .O(\tmp_3_i_reg_224[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[12]_i_8 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [10]),
        .I3(\SRL_SIG_reg[1][31]_0 [10]),
        .O(\tmp_3_i_reg_224[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[12]_i_9 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [9]),
        .I3(\SRL_SIG_reg[1][31]_0 [9]),
        .O(\tmp_3_i_reg_224[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[16]_i_6 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [16]),
        .I3(\SRL_SIG_reg[1][31]_0 [16]),
        .O(\tmp_3_i_reg_224[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[16]_i_7 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [15]),
        .I3(\SRL_SIG_reg[1][31]_0 [15]),
        .O(\tmp_3_i_reg_224[16]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[16]_i_8 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [14]),
        .I3(\SRL_SIG_reg[1][31]_0 [14]),
        .O(\tmp_3_i_reg_224[16]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[16]_i_9 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [13]),
        .I3(\SRL_SIG_reg[1][31]_0 [13]),
        .O(\tmp_3_i_reg_224[16]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[20]_i_6 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [20]),
        .I3(\SRL_SIG_reg[1][31]_0 [20]),
        .O(\tmp_3_i_reg_224[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[20]_i_7 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [19]),
        .I3(\SRL_SIG_reg[1][31]_0 [19]),
        .O(\tmp_3_i_reg_224[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[20]_i_8 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [18]),
        .I3(\SRL_SIG_reg[1][31]_0 [18]),
        .O(\tmp_3_i_reg_224[20]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[20]_i_9 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [17]),
        .I3(\SRL_SIG_reg[1][31]_0 [17]),
        .O(\tmp_3_i_reg_224[20]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[24]_i_6 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [24]),
        .I3(\SRL_SIG_reg[1][31]_0 [24]),
        .O(\tmp_3_i_reg_224[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[24]_i_7 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [23]),
        .I3(\SRL_SIG_reg[1][31]_0 [23]),
        .O(\tmp_3_i_reg_224[24]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[24]_i_8 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [22]),
        .I3(\SRL_SIG_reg[1][31]_0 [22]),
        .O(\tmp_3_i_reg_224[24]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[24]_i_9 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [21]),
        .I3(\SRL_SIG_reg[1][31]_0 [21]),
        .O(\tmp_3_i_reg_224[24]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[28]_i_6 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [28]),
        .I3(\SRL_SIG_reg[1][31]_0 [28]),
        .O(\tmp_3_i_reg_224[28]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[28]_i_7 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [27]),
        .I3(\SRL_SIG_reg[1][31]_0 [27]),
        .O(\tmp_3_i_reg_224[28]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[28]_i_8 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [26]),
        .I3(\SRL_SIG_reg[1][31]_0 [26]),
        .O(\tmp_3_i_reg_224[28]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[28]_i_9 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [25]),
        .I3(\SRL_SIG_reg[1][31]_0 [25]),
        .O(\tmp_3_i_reg_224[28]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[31]_i_4 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [31]),
        .I3(\SRL_SIG_reg[1][31]_0 [31]),
        .O(\tmp_3_i_reg_224[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[31]_i_5 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [30]),
        .I3(\SRL_SIG_reg[1][31]_0 [30]),
        .O(\tmp_3_i_reg_224[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[31]_i_6 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [29]),
        .I3(\SRL_SIG_reg[1][31]_0 [29]),
        .O(\tmp_3_i_reg_224[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[4]_i_6 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [4]),
        .I3(\SRL_SIG_reg[1][31]_0 [4]),
        .O(\tmp_3_i_reg_224[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[4]_i_7 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [3]),
        .I3(\SRL_SIG_reg[1][31]_0 [3]),
        .O(\tmp_3_i_reg_224[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[4]_i_8 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [2]),
        .I3(\SRL_SIG_reg[1][31]_0 [2]),
        .O(\tmp_3_i_reg_224[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[4]_i_9 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [1]),
        .I3(\SRL_SIG_reg[1][31]_0 [1]),
        .O(\tmp_3_i_reg_224[4]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[8]_i_6 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [8]),
        .I3(\SRL_SIG_reg[1][31]_0 [8]),
        .O(\tmp_3_i_reg_224[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[8]_i_7 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [7]),
        .I3(\SRL_SIG_reg[1][31]_0 [7]),
        .O(\tmp_3_i_reg_224[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[8]_i_8 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [6]),
        .I3(\SRL_SIG_reg[1][31]_0 [6]),
        .O(\tmp_3_i_reg_224[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \tmp_3_i_reg_224[8]_i_9 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[0] ),
        .I2(\SRL_SIG_reg[0][31] [5]),
        .I3(\SRL_SIG_reg[1][31]_0 [5]),
        .O(\tmp_3_i_reg_224[8]_i_9_n_0 ));
  FDRE \tmp_3_i_reg_224_reg[0] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[0]),
        .Q(tmp_3_i_reg_224[0]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[10] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[10]),
        .Q(tmp_3_i_reg_224[10]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[11] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[11]),
        .Q(tmp_3_i_reg_224[11]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[12] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[12]),
        .Q(tmp_3_i_reg_224[12]),
        .R(1'b0));
  CARRY4 \tmp_3_i_reg_224_reg[12]_i_1 
       (.CI(\tmp_3_i_reg_224_reg[8]_i_1_n_0 ),
        .CO({\tmp_3_i_reg_224_reg[12]_i_1_n_0 ,\tmp_3_i_reg_224_reg[12]_i_1_n_1 ,\tmp_3_i_reg_224_reg[12]_i_1_n_2 ,\tmp_3_i_reg_224_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(img_cols_dout[11:8]),
        .O(tmp_3_i_fu_152_p2[12:9]),
        .S({\tmp_3_i_reg_224[12]_i_6_n_0 ,\tmp_3_i_reg_224[12]_i_7_n_0 ,\tmp_3_i_reg_224[12]_i_8_n_0 ,\tmp_3_i_reg_224[12]_i_9_n_0 }));
  FDRE \tmp_3_i_reg_224_reg[13] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[13]),
        .Q(tmp_3_i_reg_224[13]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[14] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[14]),
        .Q(tmp_3_i_reg_224[14]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[15] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[15]),
        .Q(tmp_3_i_reg_224[15]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[16] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[16]),
        .Q(tmp_3_i_reg_224[16]),
        .R(1'b0));
  CARRY4 \tmp_3_i_reg_224_reg[16]_i_1 
       (.CI(\tmp_3_i_reg_224_reg[12]_i_1_n_0 ),
        .CO({\tmp_3_i_reg_224_reg[16]_i_1_n_0 ,\tmp_3_i_reg_224_reg[16]_i_1_n_1 ,\tmp_3_i_reg_224_reg[16]_i_1_n_2 ,\tmp_3_i_reg_224_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(img_cols_dout[15:12]),
        .O(tmp_3_i_fu_152_p2[16:13]),
        .S({\tmp_3_i_reg_224[16]_i_6_n_0 ,\tmp_3_i_reg_224[16]_i_7_n_0 ,\tmp_3_i_reg_224[16]_i_8_n_0 ,\tmp_3_i_reg_224[16]_i_9_n_0 }));
  FDRE \tmp_3_i_reg_224_reg[17] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[17]),
        .Q(tmp_3_i_reg_224[17]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[18] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[18]),
        .Q(tmp_3_i_reg_224[18]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[19] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[19]),
        .Q(tmp_3_i_reg_224[19]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[1] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[1]),
        .Q(tmp_3_i_reg_224[1]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[20] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[20]),
        .Q(tmp_3_i_reg_224[20]),
        .R(1'b0));
  CARRY4 \tmp_3_i_reg_224_reg[20]_i_1 
       (.CI(\tmp_3_i_reg_224_reg[16]_i_1_n_0 ),
        .CO({\tmp_3_i_reg_224_reg[20]_i_1_n_0 ,\tmp_3_i_reg_224_reg[20]_i_1_n_1 ,\tmp_3_i_reg_224_reg[20]_i_1_n_2 ,\tmp_3_i_reg_224_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(img_cols_dout[19:16]),
        .O(tmp_3_i_fu_152_p2[20:17]),
        .S({\tmp_3_i_reg_224[20]_i_6_n_0 ,\tmp_3_i_reg_224[20]_i_7_n_0 ,\tmp_3_i_reg_224[20]_i_8_n_0 ,\tmp_3_i_reg_224[20]_i_9_n_0 }));
  FDRE \tmp_3_i_reg_224_reg[21] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[21]),
        .Q(tmp_3_i_reg_224[21]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[22] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[22]),
        .Q(tmp_3_i_reg_224[22]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[23] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[23]),
        .Q(tmp_3_i_reg_224[23]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[24] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[24]),
        .Q(tmp_3_i_reg_224[24]),
        .R(1'b0));
  CARRY4 \tmp_3_i_reg_224_reg[24]_i_1 
       (.CI(\tmp_3_i_reg_224_reg[20]_i_1_n_0 ),
        .CO({\tmp_3_i_reg_224_reg[24]_i_1_n_0 ,\tmp_3_i_reg_224_reg[24]_i_1_n_1 ,\tmp_3_i_reg_224_reg[24]_i_1_n_2 ,\tmp_3_i_reg_224_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(img_cols_dout[23:20]),
        .O(tmp_3_i_fu_152_p2[24:21]),
        .S({\tmp_3_i_reg_224[24]_i_6_n_0 ,\tmp_3_i_reg_224[24]_i_7_n_0 ,\tmp_3_i_reg_224[24]_i_8_n_0 ,\tmp_3_i_reg_224[24]_i_9_n_0 }));
  FDRE \tmp_3_i_reg_224_reg[25] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[25]),
        .Q(tmp_3_i_reg_224[25]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[26] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[26]),
        .Q(tmp_3_i_reg_224[26]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[27] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[27]),
        .Q(tmp_3_i_reg_224[27]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[28] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[28]),
        .Q(tmp_3_i_reg_224[28]),
        .R(1'b0));
  CARRY4 \tmp_3_i_reg_224_reg[28]_i_1 
       (.CI(\tmp_3_i_reg_224_reg[24]_i_1_n_0 ),
        .CO({\tmp_3_i_reg_224_reg[28]_i_1_n_0 ,\tmp_3_i_reg_224_reg[28]_i_1_n_1 ,\tmp_3_i_reg_224_reg[28]_i_1_n_2 ,\tmp_3_i_reg_224_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(img_cols_dout[27:24]),
        .O(tmp_3_i_fu_152_p2[28:25]),
        .S({\tmp_3_i_reg_224[28]_i_6_n_0 ,\tmp_3_i_reg_224[28]_i_7_n_0 ,\tmp_3_i_reg_224[28]_i_8_n_0 ,\tmp_3_i_reg_224[28]_i_9_n_0 }));
  FDRE \tmp_3_i_reg_224_reg[29] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[29]),
        .Q(tmp_3_i_reg_224[29]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[2] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[2]),
        .Q(tmp_3_i_reg_224[2]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[30] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[30]),
        .Q(tmp_3_i_reg_224[30]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[31] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[31]),
        .Q(tmp_3_i_reg_224[31]),
        .R(1'b0));
  CARRY4 \tmp_3_i_reg_224_reg[31]_i_1 
       (.CI(\tmp_3_i_reg_224_reg[28]_i_1_n_0 ),
        .CO({\NLW_tmp_3_i_reg_224_reg[31]_i_1_CO_UNCONNECTED [3:2],\tmp_3_i_reg_224_reg[31]_i_1_n_2 ,\tmp_3_i_reg_224_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,img_cols_dout[29:28]}),
        .O({\NLW_tmp_3_i_reg_224_reg[31]_i_1_O_UNCONNECTED [3],tmp_3_i_fu_152_p2[31:29]}),
        .S({1'b0,\tmp_3_i_reg_224[31]_i_4_n_0 ,\tmp_3_i_reg_224[31]_i_5_n_0 ,\tmp_3_i_reg_224[31]_i_6_n_0 }));
  FDRE \tmp_3_i_reg_224_reg[3] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[3]),
        .Q(tmp_3_i_reg_224[3]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[4] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[4]),
        .Q(tmp_3_i_reg_224[4]),
        .R(1'b0));
  CARRY4 \tmp_3_i_reg_224_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_3_i_reg_224_reg[4]_i_1_n_0 ,\tmp_3_i_reg_224_reg[4]_i_1_n_1 ,\tmp_3_i_reg_224_reg[4]_i_1_n_2 ,\tmp_3_i_reg_224_reg[4]_i_1_n_3 }),
        .CYINIT(D[0]),
        .DI(img_cols_dout[3:0]),
        .O(tmp_3_i_fu_152_p2[4:1]),
        .S({\tmp_3_i_reg_224[4]_i_6_n_0 ,\tmp_3_i_reg_224[4]_i_7_n_0 ,\tmp_3_i_reg_224[4]_i_8_n_0 ,\tmp_3_i_reg_224[4]_i_9_n_0 }));
  FDRE \tmp_3_i_reg_224_reg[5] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[5]),
        .Q(tmp_3_i_reg_224[5]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[6] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[6]),
        .Q(tmp_3_i_reg_224[6]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[7] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[7]),
        .Q(tmp_3_i_reg_224[7]),
        .R(1'b0));
  FDRE \tmp_3_i_reg_224_reg[8] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[8]),
        .Q(tmp_3_i_reg_224[8]),
        .R(1'b0));
  CARRY4 \tmp_3_i_reg_224_reg[8]_i_1 
       (.CI(\tmp_3_i_reg_224_reg[4]_i_1_n_0 ),
        .CO({\tmp_3_i_reg_224_reg[8]_i_1_n_0 ,\tmp_3_i_reg_224_reg[8]_i_1_n_1 ,\tmp_3_i_reg_224_reg[8]_i_1_n_2 ,\tmp_3_i_reg_224_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(img_cols_dout[7:4]),
        .O(tmp_3_i_fu_152_p2[8:5]),
        .S({\tmp_3_i_reg_224[8]_i_6_n_0 ,\tmp_3_i_reg_224[8]_i_7_n_0 ,\tmp_3_i_reg_224[8]_i_8_n_0 ,\tmp_3_i_reg_224[8]_i_9_n_0 }));
  FDRE \tmp_3_i_reg_224_reg[9] 
       (.C(ap_clk),
        .CE(xfMat2AXIvideo57_U0_img_cols_read),
        .D(tmp_3_i_fu_152_p2[9]),
        .Q(tmp_3_i_reg_224[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_7_i_reg_238[0]_i_1 
       (.I0(tmp_7_i_fu_182_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(tmp_7_i_reg_238),
        .O(\tmp_7_i_reg_238[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_7_i_reg_238_pp0_iter1_reg[0]_i_1 
       (.I0(tmp_7_i_reg_238),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(tmp_7_i_reg_238_pp0_iter1_reg),
        .O(\tmp_7_i_reg_238_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \tmp_7_i_reg_238_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_7_i_reg_238_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(tmp_7_i_reg_238_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_7_i_reg_238_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_7_i_reg_238[0]_i_1_n_0 ),
        .Q(tmp_7_i_reg_238),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    \tmp_user_V_fu_78[0]_i_1 
       (.I0(tmp_user_V_fu_78),
        .I1(xfMat2AXIvideo57_U0_img_cols_read),
        .I2(xfMat2AXIvideo57_U0_img_data_V_read),
        .O(\tmp_user_V_fu_78[0]_i_1_n_0 ));
  FDRE \tmp_user_V_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_fu_78[0]_i_1_n_0 ),
        .Q(tmp_user_V_fu_78),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
