$date
	Fri Apr 09 14:45:50 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench_ripple $end
$var wire 2 ! out [1:0] $end
$var reg 1 " clk $end
$var reg 1 # rstn $end
$scope module r0 $end
$var wire 1 " clk $end
$var wire 1 # rstn $end
$var wire 1 $ qn1 $end
$var wire 1 % qn0 $end
$var wire 1 & q1 $end
$var wire 1 ' q0 $end
$var wire 2 ( out [1:0] $end
$scope module dff0 $end
$var wire 1 " clk $end
$var wire 1 % d $end
$var wire 1 % qn $end
$var wire 1 # rstn $end
$var reg 1 ' q $end
$upscope $end
$scope module dff1 $end
$var wire 1 ' clk $end
$var wire 1 $ d $end
$var wire 1 $ qn $end
$var wire 1 # rstn $end
$var reg 1 & q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 (
0'
0&
1%
1$
0#
0"
b11 !
$end
#5
1#
1"
#10
0"
#15
0$
1&
b0 !
b0 (
0%
1'
1"
#20
0"
#25
b1 !
b1 (
1%
0'
1"
#30
0"
#35
1$
0&
b10 !
b10 (
0%
1'
1"
#40
0"
#45
b11 !
b11 (
1%
0'
1"
#50
0"
#55
0$
1&
b0 !
b0 (
0%
1'
1"
#60
0"
#65
b1 !
b1 (
1%
0'
1"
#70
0"
#75
1$
0&
b10 !
b10 (
0%
1'
1"
#80
0"
#85
b11 !
b11 (
1%
0'
1"
#90
0"
#95
0$
1&
b0 !
b0 (
0%
1'
1"
#100
0"
#105
b1 !
b1 (
1%
0'
1"
#110
0"
#115
1$
0&
b10 !
b10 (
0%
1'
1"
#120
0"
#125
b11 !
b11 (
1%
0'
1"
#130
0"
#135
0$
1&
b0 !
b0 (
0%
1'
1"
#140
0"
#145
b1 !
b1 (
1%
0'
1"
#150
0"
#155
1$
0&
b10 !
b10 (
0%
1'
1"
#160
0"
#165
b11 !
b11 (
1%
0'
1"
#170
0"
#175
0$
1&
b0 !
b0 (
0%
1'
1"
