#This file lists all libraries in the project.

#Syntax:
#
#    library.create('LIBRARY')
#
# where LIBRARY is the name of a VHDL/Verilog library that must be placed in a folder of the same name under src/design

#Syntax:
#
#    testbench.create('TESTBENCH')
#
# where TESTBENCH is the name of a testbench that must be placed in a folder of the same name under src/testbench