Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 10.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p013.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2011.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v10.13-s272_1 (32bit) 04/18/2012 16:36 (Linux 2.6)
@(#)CDS: NanoRoute v10.13-s027 NR120403-1008/10_10_USR3-UB (database version 2.30, 132.4.1) {superthreading v1.16}
@(#)CDS: CeltIC v10.13-s063_1 (32bit) 02/29/2012 09:38:16 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 10.13-s008 (32bit) 04/18/2012 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 10.13-s018_1 (32bit) Feb 28 2012 22:08:25 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v10.13-s225
--- Starting "Encounter v10.13-s272_1" on Fri Jan  6 17:28:56 2017 (mem=46.1M) ---
--- Running on eda25 (x86_64 w/Linux 3.12.21-gentoo-r1) ---
This version was compiled on Wed Apr 18 16:36:14 PDT 2012.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> win
*** Memory pool thread-safe mode activated.
<CMD> loadConfig CHIP.conf 0
Reading config file - CHIP.conf
**WARN: (ENCSYT-709):	The next major release of EDI (11.1) will use the
Multi-Mode/Multi-Corner (MMMC) architecture exclusively for configuration and
control of some software features. The current configuration will continue to
work in this release. But for compatibility with the future releases you
should migrate your design to an MMMC style configuration. You can refer to
the What's New document for this release for additional information on the
11.1 migration to MMMC. In addition, you can run loadConfig with the
-showEolWarnings option to identify specific command and configuration
options that will no longer be supported.
<CMD> create_rc_corner -name RC_corner -cap_table {library/tsmc013.capTbl} -preRoute_res {1.0} -preRoute_cap {1.0} -preRoute_clkres {0.0} -preRoute_clkcap {0.0} -postRoute_res {1.0} -postRoute_cap {1.0} -postRoute_xcap {1.0} -postRoute_clkres {0.0} -postRoute_clkcap {0.0} -qx_tech_file {library/tsmc13_8lm.cl/icecaps_8lm.tch}
<CMD> create_library_set -name lib_max -timing {library/lib/slow.lib library/lib/RF2SH64x16_slow_syn.lib library/lib/tpz013g3wc.lib} -si {library/celtic/slow.cdB}
<CMD> create_library_set -name lib_min -timing {library/lib/fast.lib library/lib/RF2SH64x16_fast@0C_syn.lib library/lib/tpz013g3lt.lib} -si {library/celtic/fast.cdB}
<CMD> create_constraint_mode -name func_mode -sdc_files {LZSS_DC.sdc}
<CMD> create_constraint_mode -name scan_mode -sdc_files {CHIP_scan_ideal.sdc}
<CMD> create_delay_corner -name Delay_Corner_max -library_set {lib_max} -rc_corner {RC_corner}
<CMD> create_delay_corner -name Delay_Corner_min -library_set {lib_min} -rc_corner {RC_corner}
<CMD> create_analysis_view -name av_func_mode_max -constraint_mode {func_mode} -delay_corner {Delay_Corner_max}
<CMD> create_analysis_view -name av_func_mode_min -constraint_mode {func_mode} -delay_corner {Delay_Corner_min}
<CMD> create_analysis_view -name av_scan_mode_max -constraint_mode {scan_mode} -delay_corner {Delay_Corner_max}
<CMD> create_analysis_view -name av_scan_mode_min -constraint_mode {scan_mode} -delay_corner {Delay_Corner_min}
<CMD> set_analysis_view -setup {av_func_mode_max av_scan_mode_max} -hold {av_func_mode_min av_scan_mode_min}
<CMD> commitConfig

Loading Lef file library/lef/tsmc13fsg_8lm_cic.lef...
Set DBUPerIGU to M2 pitch 920.

Loading Lef file library/lef/tpz013g3_8lm_cic.lef...

Loading Lef file library/lef/RF2SH64x16.vclef...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file library/lef/RF2SH64x16.vclef at line 12.

Loading Lef file library/lef/antenna_8.lef...
**WARN: (ENCLF-119):	the layer 'METAL1' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL2' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL3' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL4' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL5' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL6' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL7' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL8' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA12' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA23' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA34' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA45' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA56' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA67' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA78' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-44):	Macro 'PDC0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDC0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDC0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDC1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDS0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDS0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDS0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDS1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRC0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRC0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRC0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRC1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRS0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRS0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRS0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRS1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PVDD1CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PVSS1CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PVSS3CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PXOE1CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (EMS-62):	Message <ENCLF-44> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the set_message_limit <number> command.
The message limit can be removed by using the unset_message_limit command.
Note that setting a very large number using the set_message_limit command
or removing the message limit using the unset_message_limit command can
significantly increase the log file size.
To suppress a message, use suppress_message command.
**WARN: (ENCLF-200):	Pin 'AA[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AA[1]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AA[2]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AA[3]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AA[4]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AA[5]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[1]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[2]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[3]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[4]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[5]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'CENA' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'CENB' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'CLKA' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'CLKB' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'DB[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'DB[10]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'DB[11]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'DB[12]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (EMS-62):	Message <ENCLF-200> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the set_message_limit <number> command.
The message limit can be removed by using the unset_message_limit command.
Note that setting a very large number using the set_message_limit command
or removing the message limit using the unset_message_limit command can
significantly increase the log file size.
To suppress a message, use suppress_message command.

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Fri Jan  6 17:29:16 2017
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM3 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM4 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM5 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM6 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM7 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM8 GENERATE
viaInitial ends at Fri Jan  6 17:29:16 2017
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'LZSS_syn.v'

*** Memory Usage v#1 (Current mem = 234.277M, initial mem = 46.102M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=234.3M) ***
Set top cell to CHIP.
Reading common timing library 'library/lib/slow.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
No function defined for cell 'HOLDX1'. The cell will only be used for analysis.
 read 527 cells in library 'slow' 
Reading common timing library 'library/lib/RF2SH64x16_slow_syn.lib' ...
 read 1 cells in library 'USERLIB' 
Reading common timing library 'library/lib/tpz013g3wc.lib' ...
No function defined for cell 'PVSS3DGZ'. The cell will only be used for analysis.
No function defined for cell 'PVSS2DGZ'. The cell will only be used for analysis.
No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis.
No function defined for cell 'PVDD2POC'. The cell will only be used for analysis.
No function defined for cell 'PVDD2DGZ'. The cell will only be used for analysis.
No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis.
 read 124 cells in library 'tpz013g3wc' 
*** End library_loading (cpu=0.02min, mem=7.9M, fe_cpu=0.14min, fe_mem=242.2M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell CHIP ...
*** Netlist is unique.
** info: there are 677 modules.
** info: there are 31424 stdCell insts.
** info: there are 62 Pad insts.

*** Memory Usage v#1 (Current mem = 259.676M, initial mem = 46.102M) ***
CTE reading timing constraint file 'LZSS_DC.sdc' ...
**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Encounter setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File LZSS_DC.sdc, Line 22).

INFO (CTE): read_dc_script finished with  1 WARNING
*** Read timing constraints (cpu=0:00:00.1 mem=270.5M) ***
Total number of combinational cells: 362
Total number of sequential cells: 154
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 CLKBUFX2 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
Total number of unusable inverters: 3
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Reading IO assignment file "CHIP.ioc" ...
Adjusting Core to Left to: 0.1000.
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
Reading Capacitance Table File library/tsmc013.capTbl ...
Cap Table was created using Encounter 04.20-s274_1.
Process name: t013s8ml_fsg.
DC Corner Delay_Corner_max, is equivalent to Delay_Corner_max.

DC Corner Delay_Corner_min, is equivalent to Delay_Corner_min.

Mem message Memory info before deleting aae data base  (MEM=262.4M)
Mem message Memory info after deleting aae data base  (MEM=262.4M)
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File library/tsmc013.capTbl ...
Cap Table was created using Encounter 04.20-s274_1.
Process name: t013s8ml_fsg.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 Analysis View: av_func_mode_max
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'library/tsmc13_8lm.cl/icecaps_8lm.tch'
 Analysis View: av_scan_mode_max
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'library/tsmc13_8lm.cl/icecaps_8lm.tch'
 Analysis View: av_func_mode_min
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'library/tsmc13_8lm.cl/icecaps_8lm.tch'
 Analysis View: av_scan_mode_min
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'library/tsmc13_8lm.cl/icecaps_8lm.tch'
*Info: initialize multi-corner CTS.
Reading lib_min timing library '/net/home/ywtseng/cvsd/final/library/lib/fast.lib' ...
No function defined for cell 'HOLDX1'. The cell will only be used for analysis.
 read 527 cells in library 'fast' 
Reading lib_min timing library '/net/home/ywtseng/cvsd/final/library/lib/RF2SH64x16_fast@0C_syn.lib' ...
 read 1 cells in library 'USERLIB' 
Reading lib_min timing library '/net/home/ywtseng/cvsd/final/library/lib/tpz013g3lt.lib' ...
No function defined for cell 'PVSS3DGZ'. The cell will only be used for analysis.
No function defined for cell 'PVSS2DGZ'. The cell will only be used for analysis.
No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis.
No function defined for cell 'PVDD2POC'. The cell will only be used for analysis.
No function defined for cell 'PVDD2DGZ'. The cell will only be used for analysis.
No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis.
 read 124 cells in library 'tpz013g3lt' 
CTE reading timing constraint file 'LZSS_DC.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File LZSS_DC.sdc, Line 22).

INFO (CTE): read_dc_script finished with  1 WARNING
CTE reading timing constraint file 'CHIP_scan_ideal.sdc' ...
CHIP
**WARN: (TCLCMD-513):	No matching object found for 'CLK' (File CHIP_scan_ideal.sdc, Line 4).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'CLK' (File CHIP_scan_ideal.sdc, Line 4).

**ERROR: (TCLCMD-1109):	Could not find source for create_clock command (File CHIP_scan_ideal.sdc, Line 4).

**WARN: (TCLCMD-513):	No matching object found for 'CLK1' (File CHIP_scan_ideal.sdc, Line 5).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'CLK1' (File CHIP_scan_ideal.sdc, Line 5).

**ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, or pins' that match '' (File CHIP_scan_ideal.sdc, Line 5).

**WARN: (TCLCMD-513):	No matching object found for 'CLK' (File CHIP_scan_ideal.sdc, Line 7).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'CLK' (File CHIP_scan_ideal.sdc, Line 7).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'CLK1' (File CHIP_scan_ideal.sdc, Line 7).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'CLK1' (File CHIP_scan_ideal.sdc, Line 8).

INFO (CTE): read_dc_script finished with  3 WARNING and 7 ERROR
Total number of combinational cells: 362
Total number of sequential cells: 154
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 CLKBUFX2 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
Total number of unusable inverters: 3
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> fit
<CMD> setDrawView fplan
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> globalNetConnect VDD -type tiehi -inst *
<CMD> globalNetConnect VSS -type tielo -inst *
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site TSM13SITE -r 1 0.8 80 80 80 80
Adjusting Core to Left to: 80.1400. Core to Bottom to: 80.3600.
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setPlaceMode -fp true
**WARN: (ENCSP-509):	Option -timingDriven is set to false when -fp is true 
<CMD> placeDesign -noPrePlaceOpt
*** Starting placeDesign default flow ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#1 (mem=305.8M)" ...
Options: clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=fp 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=31424 #block=0 (0 floating + 0 preplaced) #ioInst=74 #net=33127 #term=117341 #term/net=3.54, #fixedIo=74, #floatIo=0, #fixedPin=62, #floatPin=0
stdCell: 31424 single + 0 double + 0 multi
Total standard cell length = 98.9304 (mm), area = 0.3651 (mm^2)
Average module density = 0.800.
Density for the design = 0.800.
       = stdcell_area 215066 (365053 um^2) / alloc_area 268827 (456307 um^2).
Pin Density = 0.546.
            = total # of pins 117341 / total Instance area 215066.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 7.328e+04 (3.75e+04 3.58e+04)
              Est.  stn bbox = 7.328e+04 (3.75e+04 3.58e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 324.1M
Iteration  2: Total net bbox = 7.328e+04 (3.75e+04 3.58e+04)
              Est.  stn bbox = 7.328e+04 (3.75e+04 3.58e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 324.1M
Iteration  3: Total net bbox = 8.014e+04 (4.05e+04 3.96e+04)
              Est.  stn bbox = 8.014e+04 (4.05e+04 3.96e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 324.3M
Iteration  4: Total net bbox = 1.147e+06 (5.33e+05 6.14e+05)
              Est.  stn bbox = 1.147e+06 (5.33e+05 6.14e+05)
              cpu = 0:00:06.8 real = 0:00:07.0 mem = 324.3M
Iteration  5: Total net bbox = 1.286e+06 (6.20e+05 6.65e+05)
              Est.  stn bbox = 1.286e+06 (6.20e+05 6.65e+05)
              cpu = 0:00:08.8 real = 0:00:09.0 mem = 324.3M
Iteration  6: Total net bbox = 1.439e+06 (7.05e+05 7.34e+05)
              Est.  stn bbox = 1.439e+06 (7.05e+05 7.34e+05)
              cpu = 0:00:03.5 real = 0:00:03.0 mem = 325.5M
Iteration  7: Total net bbox = 1.448e+06 (7.10e+05 7.38e+05)
              Est.  stn bbox = 2.071e+06 (1.02e+06 1.05e+06)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 319.0M
Iteration  8: Total net bbox = 1.448e+06 (7.10e+05 7.38e+05)
              Est.  stn bbox = 2.071e+06 (1.02e+06 1.05e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 319.0M
Iteration  9: Total net bbox = 1.454e+06 (7.15e+05 7.39e+05)
              Est.  stn bbox = 2.091e+06 (1.03e+06 1.06e+06)
              cpu = 0:00:02.7 real = 0:00:02.0 mem = 319.1M
Iteration 10: Total net bbox = 1.454e+06 (7.15e+05 7.39e+05)
              Est.  stn bbox = 2.091e+06 (1.03e+06 1.06e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 319.1M
Iteration 11: Total net bbox = 1.442e+06 (7.11e+05 7.31e+05)
              Est.  stn bbox = 2.082e+06 (1.03e+06 1.05e+06)
              cpu = 0:00:04.3 real = 0:00:05.0 mem = 319.7M
Iteration 12: Total net bbox = 1.442e+06 (7.11e+05 7.31e+05)
              Est.  stn bbox = 2.082e+06 (1.03e+06 1.05e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 319.7M
Iteration 13: Total net bbox = 1.568e+06 (8.31e+05 7.37e+05)
              Est.  stn bbox = 2.213e+06 (1.15e+06 1.06e+06)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 319.7M
*** cost = 1.568e+06 (8.31e+05 7.37e+05) (cpu for global=0:00:28.4) real=0:00:28.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:27.6 real: 0:00:27.0
Total net length = 1.568e+06 (8.309e+05 7.374e+05) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:28.7, real=0:00:28.0, mem=319.7M) ***
default core: bins with density >  0.75 = 72.6 % ( 262 / 361 )
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:29, real = 0: 0:29, mem = 318.9M **
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -prePlace -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_prePlace -outDir timingReports
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The variable rdaUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command setUseDefaultDelayLimit.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation.  You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound'.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.895  | -0.895  |  2.628  |  6.364  |  1.788  |   N/A   |
|           TNS (ns):| -0.955  | -0.955  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    2    |    2    |    0    |    0    |    0    |   N/A   |
|          All Paths:|  4326   |  2149   |  2225   |   26    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 80.002%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir timingReports
Total CPU time: 11.09 sec
Total Real time: 11.0 sec
Total Memory Usage: 330.386719 Mbytes
<CMD> setPlaceMode -fp false
<CMD> placeDesign -inPlaceOpt -noPrePlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
*** Starting placeDesign concurrent flow ***
*** Starting "NanoPlace(TM) placement v#1 (mem=330.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:07.6 mem=339.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:08.0 mem=347.5M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
CHIP
#std cell=31424 #block=0 (0 floating + 0 preplaced) #ioInst=74 #net=33127 #term=117341 #term/net=3.54, #fixedIo=74, #floatIo=0, #fixedPin=62, #floatPin=0
stdCell: 31424 single + 0 double + 0 multi
Total standard cell length = 98.9304 (mm), area = 0.3651 (mm^2)
Average module density = 0.800.
Density for the design = 0.800.
       = stdcell_area 215066 (365053 um^2) / alloc_area 268827 (456307 um^2).
Pin Density = 0.546.
            = total # of pins 117341 / total Instance area 215066.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 7.328e+04 (3.75e+04 3.58e+04)
              Est.  stn bbox = 7.328e+04 (3.75e+04 3.58e+04)
              cpu = 0:00:01.2 real = 0:00:02.0 mem = 385.2M
Iteration  2: Total net bbox = 7.328e+04 (3.75e+04 3.58e+04)
              Est.  stn bbox = 7.328e+04 (3.75e+04 3.58e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 385.2M
Iteration  3: Total net bbox = 7.986e+04 (4.04e+04 3.95e+04)
              Est.  stn bbox = 7.986e+04 (4.04e+04 3.95e+04)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 385.5M
Iteration  4: Total net bbox = 1.174e+06 (5.45e+05 6.29e+05)
              Est.  stn bbox = 1.174e+06 (5.45e+05 6.29e+05)
              cpu = 0:00:10.3 real = 0:00:10.0 mem = 385.5M
Iteration  5: Total net bbox = 1.346e+06 (6.49e+05 6.96e+05)
              Est.  stn bbox = 1.346e+06 (6.49e+05 6.96e+05)
              cpu = 0:00:07.4 real = 0:00:07.0 mem = 385.5M
Iteration  6: Total net bbox = 1.464e+06 (7.02e+05 7.62e+05)
              Est.  stn bbox = 1.464e+06 (7.02e+05 7.62e+05)
              cpu = 0:00:03.8 real = 0:00:04.0 mem = 385.3M
Iteration  7: Total net bbox = 1.473e+06 (7.07e+05 7.66e+05)
              Est.  stn bbox = 2.106e+06 (1.02e+06 1.09e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 376.4M
Iteration  8: Total net bbox = 1.479e+06 (7.10e+05 7.69e+05)
              Est.  stn bbox = 2.112e+06 (1.02e+06 1.09e+06)
              cpu = 0:00:16.3 real = 0:00:16.0 mem = 372.5M
Iteration  9: Total net bbox = 1.479e+06 (7.16e+05 7.63e+05)
              Est.  stn bbox = 2.114e+06 (1.03e+06 1.09e+06)
              cpu = 0:00:06.0 real = 0:00:07.0 mem = 372.5M
Iteration 10: Total net bbox = 1.495e+06 (7.22e+05 7.73e+05)
              Est.  stn bbox = 2.130e+06 (1.03e+06 1.10e+06)
              cpu = 0:00:16.1 real = 0:00:16.0 mem = 372.7M
Iteration 11: Total net bbox = 1.471e+06 (7.14e+05 7.57e+05)
              Est.  stn bbox = 2.107e+06 (1.03e+06 1.08e+06)
              cpu = 0:00:04.9 real = 0:00:05.0 mem = 373.1M
Iteration 12: Total net bbox = 1.483e+06 (7.18e+05 7.65e+05)
              Est.  stn bbox = 2.119e+06 (1.03e+06 1.09e+06)
              cpu = 0:00:16.1 real = 0:00:16.0 mem = 373.9M
Iteration 13: Total net bbox = 1.515e+06 (7.35e+05 7.80e+05)
              Est.  stn bbox = 2.147e+06 (1.05e+06 1.10e+06)
              cpu = 0:00:15.6 real = 0:00:15.0 mem = 379.3M
Iteration 14: Total net bbox = 1.558e+06 (7.73e+05 7.84e+05)
              Est.  stn bbox = 2.191e+06 (1.09e+06 1.10e+06)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 379.3M
*** cost = 1.558e+06 (7.73e+05 7.84e+05) (cpu for global=0:01:41) real=0:01:42***
Info: 1 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:49.2 real: 0:00:48.0
CHIP
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:03.2, Real Time = 0:00:03.0
move report: preRPlace moves 12920 insts, mean move: 1.02 um, max move: 9.66 um
	max move on inst (LZSS/data_queue_reg_6__0_): (326.60, 927.83) --> (336.26, 927.83)
Placement tweakage begins.
wire length = 1.559e+06 = 7.736e+05 H + 7.854e+05 V
wire length = 1.486e+06 = 7.076e+05 H + 7.781e+05 V
Placement tweakage ends.
move report: tweak moves 16899 insts, mean move: 6.05 um, max move: 66.82 um
	max move on inst (LZSS/U43345): (672.98, 595.73) --> (695.52, 551.45)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 22769 insts, mean move: 4.75 um, max move: 65.90 um
	max move on inst (LZSS/U43345): (673.90, 595.73) --> (695.52, 551.45)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        65.90 um
  inst (LZSS/U43345) with max move: (673.9, 595.73) -> (695.52, 551.45)
  mean    (X+Y) =         4.75 um
Total instances flipped for WireLenOpt: 632
Total instances flipped, including legalization: 6005
Total instances moved : 22769
*** cpu=0:00:07.6   mem=364.6M  mem(used)=0.0M***
Total net length = 1.487e+06 (7.076e+05 7.790e+05) (ext = 0.000e+00)
*** End of Placement (cpu=0:02:10, real=0:02:10, mem=364.6M) ***
default core: bins with density >  0.75 = 84.5 % ( 305 / 361 )
*** Free Virtual Timing Model ...(mem=364.6M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
Connected to eda25 60665 0
*** Finished dispatch of slaves (cpu=0:00:01.0) (real=0:00:06.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 364.6M **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** Starting trialRoute (mem=364.6M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	there are 62 nets connecting a pad term to a fterm without geometry and these nets will not be routed.  Type 'set trPrintIgnoredPadNets <limit>'  to see these nets.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 62
routingBox: (460 410) (2655580 2654750)
coreBox:    (652280 652720) (2003790 2003260)
Number of multi-gpin terms=6283, multi-gpins=13781, moved blk term=30/30

Phase 1a route (0:00:00.4 364.6M):
Est net length = 2.084e+06um = 1.007e+06H + 1.077e+06V
Usage: (18.8%H 20.1%V) = (1.109e+06um 1.452e+06um) = (480235 393562)
Obstruct: 145728 = 72864 (41.7%H) + 72864 (41.7%V)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Phase 1b route (0:00:00.2 364.6M):
Usage: (18.7%H 20.1%V) = (1.107e+06um 1.452e+06um) = (479288 393557)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.2 364.6M):
Usage: (18.7%H 20.1%V) = (1.105e+06um 1.452e+06um) = (478271 393513)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.2 364.6M):
Usage: (18.7%H 20.1%V) = (1.105e+06um 1.452e+06um) = (478274 393512)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 364.6M):
Usage: (18.7%H 20.1%V) = (1.105e+06um 1.452e+06um) = (478274 393512)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (18.7%H 20.1%V) = (1.105e+06um 1.452e+06um) = (478274 393512)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.00%
  1:	0	 0.00%	8	 0.01%
  2:	0	 0.00%	117	 0.11%
  3:	800	 0.79%	1323	 1.30%
  4:	11	 0.01%	1439	 1.41%
  5:	37	 0.04%	2438	 2.39%
  6:	982	 0.96%	3889	 3.82%
  7:	118	 0.12%	5378	 5.28%
  8:	251	 0.25%	6270	 6.16%
  9:	865	 0.85%	7016	 6.89%
 10:	757	 0.74%	7750	 7.61%
 11:	1092	 1.07%	6199	 6.09%
 12:	2117	 2.08%	4883	 4.80%
 13:	2239	 2.20%	5520	 5.42%
 14:	3120	 3.06%	2609	 2.56%
 15:	4349	 4.27%	1732	 1.70%
 16:	4610	 4.53%	2210	 2.17%
 17:	5160	 5.07%	23515	23.10%
 18:	5864	 5.76%	10	 0.01%
 19:	5233	 5.14%	86	 0.08%
 20:	64192	63.06%	19404	19.06%

Global route (cpu=1.1s real=1.0s 364.6M)
Phase 1l route (0:00:01.6 364.6M):


*** After '-updateRemainTrks' operation: 

Usage: (19.9%H 21.7%V) = (1.176e+06um 1.570e+06um) = (509217 425531)
Overflow: 10 = 0 (0.00% H) + 10 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	9	 0.01%
--------------------------------------
  0:	0	 0.00%	35	 0.03%
  1:	3	 0.00%	150	 0.15%
  2:	19	 0.02%	552	 0.54%
  3:	796	 0.78%	2305	 2.26%
  4:	39	 0.04%	2409	 2.37%
  5:	87	 0.09%	3422	 3.36%
  6:	1030	 1.01%	4739	 4.66%
  7:	225	 0.22%	5552	 5.45%
  8:	398	 0.39%	5925	 5.82%
  9:	1055	 1.04%	6433	 6.32%
 10:	1044	 1.03%	6830	 6.71%
 11:	1498	 1.47%	5309	 5.22%
 12:	2565	 2.52%	4143	 4.07%
 13:	2707	 2.66%	4910	 4.82%
 14:	3505	 3.44%	2361	 2.32%
 15:	4712	 4.63%	1562	 1.53%
 16:	4820	 4.73%	2162	 2.12%
 17:	5080	 4.99%	23490	23.08%
 18:	5655	 5.56%	10	 0.01%
 19:	4898	 4.81%	85	 0.08%
 20:	61661	60.57%	19403	19.06%



*** Completed Phase 1 route (0:00:02.9 364.6M) ***


Total length: 2.147e+06um, number of vias: 291557
M1(H) length: 3.140e+02um, number of vias: 117155
M2(V) length: 3.196e+05um, number of vias: 103303
M3(H) length: 4.944e+05um, number of vias: 40717
M4(V) length: 4.459e+05um, number of vias: 17901
M5(H) length: 4.100e+05um, number of vias: 10005
M6(V) length: 3.580e+05um, number of vias: 2125
M7(H) length: 1.095e+05um, number of vias: 351
M8(V) length: 9.415e+03um
*** Completed Phase 2 route (0:00:05.5 366.8M) ***

*** Finished all Phases (cpu=0:00:08.9 mem=366.8M) ***
Peak Memory Usage was 368.6M 
*** Finished trialRoute (cpu=0:00:09.4 mem=366.8M) ***

Extraction called for design 'CHIP' of instances=31498 and nets=33129 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 366.809M)
*** Starting optimizing excluded clock nets MEM= 366.8M) ***
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.3, MEM = 387.2M, InitMEM = 387.2M)
Start delay calculation (mem=387.164M)...
Delay calculation completed. (cpu=0:00:05.6 real=0:00:06.0 mem=391.691M 0)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 391.7M, InitMEM = 391.7M)
Start delay calculation (mem=391.691M)...
Delay calculation completed. (cpu=0:00:00.9 real=0:00:01.0 mem=391.699M 0)
*** CDM Built up (cpu=0:00:07.5  real=0:00:08.0  mem= 391.7M) ***
*info: Excluded clock net clk_i is dontTouch 
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:10.0  MEM= 391.6M) ***
Info: 2 don't touch nets excluded from IPO operation.
Info: 62 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:03:58 mem=401.9M) ***
*** Finished delays update (0:04:11 mem=397.3M) ***
**optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 397.3M **
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 2 don't touch nets excluded from IPO operation.
Info: 62 io nets excluded
Info: 2 clock nets excluded from IPO operation.
** Density before transform = 80.002% **

*** starting 1-st resizing pass: 29159 instances 
*** starting 2-nd resizing pass: 28843 instances 
*** starting 3-rd resizing pass: 4621 instances 
*** starting 4-th resizing pass: 952 instances 
*** starting 5-th resizing pass: 140 instances 
*** starting 6-th resizing pass: 22 instances 
*** starting 7-th resizing pass: 7 instances 


** Summary: Buffer Deletion = 133 Declone = 183 Downsize = 738 Upsize = 0 **
** Density Change = 1.376% **
** Density after transform = 78.625% **
*** Finish transform (0:00:20.7) ***
*** Starting sequential cell resizing ***
density before resizing = 78.625%
*summary:      0 instances changed cell type
density after resizing = 78.625%
*** Finish sequential cell resizing (cpu=0:00:01.6 mem=401.3M) ***
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Re-routed 0 nets
Extraction called for design 'CHIP' of instances=31182 and nets=32813 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 399.234M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 391.5M, InitMEM = 391.5M)
Start delay calculation (mem=391.547M)...
Delay calculation completed. (cpu=0:00:06.4 real=0:00:06.0 mem=393.207M 0)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 393.2M, InitMEM = 393.2M)
Start delay calculation (mem=393.207M)...
Delay calculation completed. (cpu=0:00:01.5 real=0:00:01.0 mem=393.207M 0)
*** CDM Built up (cpu=0:00:10.9  real=0:00:11.0  mem= 393.2M) ***
**optDesign ... cpu = 0:01:17, real = 0:01:17, mem = 398.8M **
*info: Start fixing DRV (Mem = 398.92M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*info: This drv fixing iteration uses only regular buffers .....
*** Starting dpFixDRCViolation (398.9M)
*info: 2 don't touch nets excluded
*info: 62 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=398.9M) ***
*info: There are 16 candidate Buffer cells
*info: There are 18 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.786253
Start fixing design rules ... (0:00:01.4 402.9M)
Done fixing design rule (0:00:24.9 405.3M)

Summary:
48 buffers added on 43 nets (with 414 drivers resized)

Density after buffering = 0.789720
*** Completed dpFixDRCViolation (0:00:25.2 405.1M)

Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Re-routed 490 nets
Extraction called for design 'CHIP' of instances=31230 and nets=32861 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 405.145M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.3, MEM = 397.7M, InitMEM = 397.7M)
Start delay calculation (mem=397.742M)...
Delay calculation completed. (cpu=0:00:06.2 real=0:00:06.0 mem=397.742M 0)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 397.7M, InitMEM = 397.7M)
Start delay calculation (mem=397.742M)...
Delay calculation completed. (cpu=0:00:01.3 real=0:00:02.0 mem=397.742M 0)
*** CDM Built up (cpu=0:00:10.4  real=0:00:11.0  mem= 397.7M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    224
*info:   Prev Max tran violations:   1527
*info:
*info: Completed fixing DRV (CPU Time = 0:00:40, Mem = 400.28M).
**optDesign ... cpu = 0:01:58, real = 0:01:58, mem = 400.3M **
*** Starting optFanout (400.3M)
*info: 2 don't touch nets excluded
*info: 62 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=400.3M) ***
Start fixing timing ... (0:00:00.4 402.9M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:58.6 408.0M)

Summary:
1253 buffers added on 626 nets (with 682 drivers resized)

23 nets rebuffered with 23 inst removed and 154 inst added
Density after buffering = 0.843483
*** Completed optFanout (0:00:58.8 407.5M)

Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Re-routed 0 nets
Extraction called for design 'CHIP' of instances=32460 and nets=34091 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 407.480M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 402.8M, InitMEM = 402.8M)
Start delay calculation (mem=402.781M)...
Delay calculation completed. (cpu=0:00:06.1 real=0:00:06.0 mem=402.781M 0)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 402.8M, InitMEM = 402.8M)
Start delay calculation (mem=402.781M)...
Delay calculation completed. (cpu=0:00:01.7 real=0:00:02.0 mem=402.781M 0)
*** CDM Built up (cpu=0:00:10.4  real=0:00:11.0  mem= 402.8M) ***
**optDesign ... cpu = 0:03:09, real = 0:03:10, mem = 402.8M **
*** Timing NOT met, worst failing slack is -4.234
*** Check timing (0:00:00.1)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 2 don't touch nets excluded from IPO operation.
Info: 62 io nets excluded
Info: 2 clock nets excluded from IPO operation.
** Density before transform = 84.348% **

*** starting 1-st resizing pass: 30246 instances 
*** starting 2-nd resizing pass: 29536 instances 
*** starting 3-rd resizing pass: 17430 instances 
*** starting 4-th resizing pass: 11252 instances 
*** starting 5-th resizing pass: 3346 instances 
*** starting 6-th resizing pass: 356 instances 


** Summary: Buffer Deletion = 187 Declone = 523 Downsize = 1548 Upsize = 3820 **
** Density Change = 0.160% **
** Density after transform = 84.188% **
*** Finish transform (0:01:20) ***
*** Starting sequential cell resizing ***
density before resizing = 84.188%
*summary:    400 instances changed cell type
*info: stop 'seqResize' prematurely due to density 0.853 > 0.853
density after resizing = 85.326%
*** Finish sequential cell resizing (cpu=0:00:05.5 mem=407.1M) ***
density before resizing = 85.326%
* summary of transition time violation fixes:
*summary:    117 instances changed cell type
density after resizing = 85.373%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
*** Starting trialRoute (mem=406.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 65
routingBox: (460 410) (2655580 2654750)
coreBox:    (652280 652720) (2003790 2003260)
Number of multi-gpin terms=7761, multi-gpins=17170, moved blk term=30/30

Phase 1a route (0:00:00.6 411.5M):
Est net length = 2.098e+06um = 1.011e+06H + 1.087e+06V
Usage: (18.8%H 20.2%V) = (1.113e+06um 1.465e+06um) = (481783 397011)
Obstruct: 145728 = 72864 (41.7%H) + 72864 (41.7%V)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1b route (0:00:00.5 411.5M):
Usage: (18.8%H 20.2%V) = (1.110e+06um 1.464e+06um) = (480843 397003)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.4 411.5M):
Usage: (18.8%H 20.2%V) = (1.108e+06um 1.464e+06um) = (479909 396945)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.4 411.5M):
Usage: (18.8%H 20.2%V) = (1.108e+06um 1.464e+06um) = (479912 396945)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.3 411.5M):
Usage: (18.8%H 20.2%V) = (1.108e+06um 1.464e+06um) = (479912 396945)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (18.8%H 20.2%V) = (1.108e+06um 1.464e+06um) = (479912 396945)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.00%
  1:	0	 0.00%	9	 0.01%
  2:	0	 0.00%	110	 0.11%
  3:	800	 0.79%	1373	 1.35%
  4:	15	 0.01%	1568	 1.54%
  5:	36	 0.04%	2554	 2.51%
  6:	983	 0.97%	4106	 4.03%
  7:	140	 0.14%	5460	 5.36%
  8:	269	 0.26%	6196	 6.09%
  9:	825	 0.81%	7127	 7.00%
 10:	711	 0.70%	7596	 7.46%
 11:	1131	 1.11%	6029	 5.92%
 12:	2135	 2.10%	4716	 4.63%
 13:	2356	 2.31%	5329	 5.23%
 14:	3051	 3.00%	2670	 2.62%
 15:	4311	 4.23%	1689	 1.66%
 16:	4756	 4.67%	2206	 2.17%
 17:	5260	 5.17%	23546	23.13%
 18:	5840	 5.74%	24	 0.02%
 19:	5191	 5.10%	84	 0.08%
 20:	63987	62.86%	19404	19.06%

Global route (cpu=2.2s real=2.0s 411.5M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:03.8 406.8M):


*** After '-updateRemainTrks' operation: 

Usage: (20.0%H 21.9%V) = (1.182e+06um 1.585e+06um) = (511836 429573)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	11	 0.01%
--------------------------------------
  0:	0	 0.00%	51	 0.05%
  1:	1	 0.00%	196	 0.19%
  2:	17	 0.02%	656	 0.64%
  3:	807	 0.79%	2375	 2.33%
  4:	48	 0.05%	2568	 2.52%
  5:	80	 0.08%	3490	 3.43%
  6:	1064	 1.05%	4807	 4.72%
  7:	242	 0.24%	5605	 5.51%
  8:	408	 0.40%	5909	 5.80%
  9:	1082	 1.06%	6356	 6.24%
 10:	1038	 1.02%	6780	 6.66%
 11:	1536	 1.51%	5117	 5.03%
 12:	2573	 2.53%	3938	 3.87%
 13:	2816	 2.77%	4798	 4.71%
 14:	3416	 3.36%	2402	 2.36%
 15:	4650	 4.57%	1550	 1.52%
 16:	4984	 4.90%	2152	 2.11%
 17:	5154	 5.06%	23531	23.12%
 18:	5539	 5.44%	16	 0.02%
 19:	4868	 4.78%	83	 0.08%
 20:	61474	60.39%	19404	19.06%



*** Completed Phase 1 route (0:00:06.6 406.8M) ***


Total length: 2.164e+06um, number of vias: 294032
M1(H) length: 3.646e+02um, number of vias: 117579
M2(V) length: 3.174e+05um, number of vias: 103467
M3(H) length: 4.980e+05um, number of vias: 41509
M4(V) length: 4.447e+05um, number of vias: 18443
M5(H) length: 4.055e+05um, number of vias: 10373
M6(V) length: 3.703e+05um, number of vias: 2249
M7(H) length: 1.149e+05um, number of vias: 412
M8(V) length: 1.257e+04um
*** Completed Phase 2 route (0:00:03.5 406.8M) ***

*** Finished all Phases (cpu=0:00:10.3 mem=406.8M) ***
Peak Memory Usage was 411.5M 
*** Finished trialRoute (cpu=0:00:10.6 mem=406.8M) ***

Extraction called for design 'CHIP' of instances=31750 and nets=33381 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 406.848M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 406.8M, InitMEM = 406.8M)
Start delay calculation (mem=406.848M)...
Delay calculation completed. (cpu=0:00:06.7 real=0:00:06.0 mem=406.707M 0)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 406.7M, InitMEM = 406.7M)
Start delay calculation (mem=406.707M)...
Delay calculation completed. (cpu=0:00:01.6 real=0:00:02.0 mem=406.707M 0)
*** CDM Built up (cpu=0:00:08.8  real=0:00:09.0  mem= 406.7M) ***
**optDesign ... cpu = 0:05:04, real = 0:05:05, mem = 406.7M **
*info: Start fixing DRV (Mem = 406.71M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*info: This drv fixing iteration uses only regular buffers .....
*** Starting dpFixDRCViolation (406.7M)
*info: 2 don't touch nets excluded
*info: 62 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=406.7M) ***
Start fixing design rules ... (0:00:00.8 406.7M)
Done fixing design rule (0:00:03.7 406.7M)

Summary:
0 buffer added on 0 net (with 70 drivers resized)

Density after buffering = 0.853954
*** Completed dpFixDRCViolation (0:00:04.0 406.7M)

Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Re-routed 78 nets
Extraction called for design 'CHIP' of instances=31750 and nets=33381 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 406.699M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 406.7M, InitMEM = 406.7M)
Start delay calculation (mem=406.699M)...
Delay calculation completed. (cpu=0:00:06.8 real=0:00:07.0 mem=406.699M 0)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 406.7M, InitMEM = 406.7M)
Start delay calculation (mem=406.699M)...
Delay calculation completed. (cpu=0:00:01.5 real=0:00:01.0 mem=406.699M 0)
*** CDM Built up (cpu=0:00:09.9  real=0:00:10.0  mem= 406.7M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1
*info:   Prev Max tran violations:   2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:19, Mem = 406.70M).
**optDesign ... cpu = 0:05:24, real = 0:05:25, mem = 406.7M **
*** Timing NOT met, worst failing slack is -2.700
*** Check timing (0:00:00.1)
Started binary server on port 56373
*** Starting optCritPath ***
*info: 2 don't touch nets excluded
*info: 62 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
Density : 0.8540
Max route overflow : 0.0001
Current slack : -2.700 ns, density : 0.8540  End_Point: LZSS/codeword_reg_3_/D
Current slack : -2.694 ns, density : 0.8540  Worst_View: av_func_mode_max  End_Point: LZSS/codeword_reg_3_/D
Current slack : -2.492 ns, density : 0.8539  End_Point: LZSS/codeword_reg_3_/D
Current slack : -2.467 ns, density : 0.8536  Worst_View: av_func_mode_max  End_Point: LZSS/codeword_reg_3_/D
Current slack : -2.261 ns, density : 0.8536  Worst_View: av_func_mode_max  End_Point: LZSS/codeword_reg_3_/D
Current slack : -2.261 ns, density : 0.8536  End_Point: LZSS/codeword_reg_3_/D
Current slack : -2.261 ns, density : 0.8536  Worst_View: av_func_mode_max  End_Point: LZSS/codeword_reg_3_/D
Current slack : -2.255 ns, density : 0.8536  End_Point: LZSS/codeword_reg_3_/D
Current slack : -2.255 ns, density : 0.8533  Worst_View: av_func_mode_max  End_Point: LZSS/codeword_reg_3_/D
Current slack : -2.249 ns, density : 0.8533  Worst_View: av_func_mode_max  End_Point: LZSS/codeword_reg_3_/D
Current slack : -2.249 ns, density : 0.8533  Worst_View: av_func_mode_max  End_Point: LZSS/codeword_reg_3_/D
Current slack : -2.249 ns, density : 0.8533  Worst_View: av_func_mode_max  End_Point: LZSS/codeword_reg_3_/D
Peforming hill climbing technique
Current slack : -0.297 ns, density : 0.8573  Worst_View: av_func_mode_max  End_Point: LZSS/dict_reg_183__2_/D
Current slack : -0.297 ns, density : 0.8573  Worst_View: av_func_mode_max  End_Point: LZSS/dict_reg_183__2_/D
Current slack : 0.096 ns, density : 0.8581  Worst_View: av_func_mode_max  End_Point: LZSS/dict_reg_212__0_/D
Current slack : 0.096 ns, density : 0.8581  Worst_View: av_func_mode_max  End_Point: LZSS/dict_reg_212__0_/D
Current slack : 0.109 ns, density : 0.8582  Worst_View: av_func_mode_max  End_Point: LZSS/codeword_reg_4_/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:00:59.4 mem=417.1M) ***
*** Finished delays update (0:01:08 mem=417.1M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:01:09 mem=417.1M) ***
*** Finished delays update (0:01:22 mem=417.1M) ***
** Core optimization cpu=0:01:06 real=0:01:45 (1414 evaluations)
*** Done optCritPath (cpu=0:02:29 real=0:02:21 mem=417.14M) ***
**optDesign ... cpu = 0:07:53, real = 0:07:46, mem = 415.1M **
*** Starting trialRoute (mem=415.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 66
routingBox: (460 410) (2655580 2654750)
coreBox:    (652280 652720) (2003790 2003260)
Number of multi-gpin terms=7717, multi-gpins=17158, moved blk term=30/30

Phase 1a route (0:00:00.6 422.5M):
Est net length = 2.120e+06um = 1.020e+06H + 1.100e+06V
Usage: (19.0%H 20.5%V) = (1.123e+06um 1.482e+06um) = (486291 401622)
Obstruct: 145728 = 72864 (41.7%H) + 72864 (41.7%V)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1b route (0:00:00.4 423.0M):
Usage: (19.0%H 20.5%V) = (1.121e+06um 1.482e+06um) = (485334 401616)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.3 423.0M):
Usage: (18.9%H 20.5%V) = (1.119e+06um 1.481e+06um) = (484344 401558)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.3 423.0M):
Usage: (18.9%H 20.5%V) = (1.119e+06um 1.481e+06um) = (484347 401556)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.2 423.5M):
Usage: (18.9%H 20.5%V) = (1.119e+06um 1.481e+06um) = (484347 401556)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (18.9%H 20.5%V) = (1.119e+06um 1.481e+06um) = (484347 401556)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	2	 0.00%
  1:	0	 0.00%	22	 0.02%
  2:	0	 0.00%	139	 0.14%
  3:	800	 0.79%	1451	 1.43%
  4:	19	 0.02%	1807	 1.78%
  5:	29	 0.03%	2725	 2.68%
  6:	985	 0.97%	4288	 4.21%
  7:	124	 0.12%	5410	 5.31%
  8:	286	 0.28%	6234	 6.12%
  9:	884	 0.87%	6921	 6.80%
 10:	728	 0.72%	7467	 7.34%
 11:	1216	 1.19%	5888	 5.78%
 12:	2281	 2.24%	4746	 4.66%
 13:	2435	 2.39%	5189	 5.10%
 14:	3306	 3.25%	2577	 2.53%
 15:	4325	 4.25%	1647	 1.62%
 16:	4574	 4.49%	2232	 2.19%
 17:	5250	 5.16%	23546	23.13%
 18:	5808	 5.71%	14	 0.01%
 19:	5114	 5.02%	88	 0.09%
 20:	63633	62.51%	19404	19.06%

Global route (cpu=1.9s real=2.0s 423.0M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:02.3 418.3M):


*** After '-updateRemainTrks' operation: 

Usage: (20.3%H 22.2%V) = (1.196e+06um 1.607e+06um) = (517810 435619)
Overflow: 31 = 0 (0.00% H) + 31 (0.03% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	3	 0.00%
 -1:	0	 0.00%	25	 0.02%
--------------------------------------
  0:	0	 0.00%	85	 0.08%
  1:	4	 0.00%	288	 0.28%
  2:	15	 0.01%	740	 0.73%
  3:	808	 0.79%	2545	 2.50%
  4:	47	 0.05%	2777	 2.73%
  5:	91	 0.09%	3695	 3.63%
  6:	1065	 1.05%	4833	 4.75%
  7:	260	 0.26%	5523	 5.43%
  8:	442	 0.43%	5909	 5.80%
  9:	1157	 1.14%	6125	 6.02%
 10:	1120	 1.10%	6573	 6.46%
 11:	1608	 1.58%	5017	 4.93%
 12:	2757	 2.71%	3958	 3.89%
 13:	2946	 2.89%	4709	 4.63%
 14:	3603	 3.54%	2290	 2.25%
 15:	4730	 4.65%	1490	 1.46%
 16:	4769	 4.68%	2186	 2.15%
 17:	5052	 4.96%	23523	23.11%
 18:	5487	 5.39%	12	 0.01%
 19:	4717	 4.63%	87	 0.09%
 20:	61119	60.04%	19403	19.06%



*** Completed Phase 1 route (0:00:04.8 417.8M) ***


Total length: 2.187e+06um, number of vias: 299054
M1(H) length: 3.787e+02um, number of vias: 118427
M2(V) length: 3.160e+05um, number of vias: 104549
M3(H) length: 4.957e+05um, number of vias: 42880
M4(V) length: 4.469e+05um, number of vias: 19222
M5(H) length: 4.082e+05um, number of vias: 10985
M6(V) length: 3.797e+05um, number of vias: 2470
M7(H) length: 1.242e+05um, number of vias: 521
M8(V) length: 1.635e+04um
*** Completed Phase 2 route (0:00:04.3 415.1M) ***

*** Finished all Phases (cpu=0:00:09.5 mem=415.1M) ***
Peak Memory Usage was 427.0M 
*** Finished trialRoute (cpu=0:00:10.2 mem=415.1M) ***

Extraction called for design 'CHIP' of instances=32074 and nets=33705 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 415.137M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 415.1M, InitMEM = 415.1M)
Start delay calculation (mem=415.137M)...
Delay calculation completed. (cpu=0:00:07.0 real=0:00:07.0 mem=415.137M 0)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 415.1M, InitMEM = 415.1M)
Start delay calculation (mem=415.137M)...
Delay calculation completed. (cpu=0:00:01.1 real=0:00:01.0 mem=415.137M 0)
*** CDM Built up (cpu=0:00:08.9  real=0:00:09.0  mem= 415.1M) ***
**optDesign ... cpu = 0:08:16, real = 0:08:09, mem = 415.1M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v#1 (mem=415.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:08.2 mem=415.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:08.6 mem=415.1M) ***
Options: timingDriven clkGateAware ignoreSpare pinGuide gpeffort=medium 
CHIP
#std cell=32000 #block=0 (0 floating + 0 preplaced) #ioInst=74 #net=33703 #term=118742 #term/net=3.52, #fixedIo=74, #floatIo=0, #fixedPin=62, #floatPin=0
stdCell: 32000 single + 0 double + 0 multi
Total standard cell length = 105.6385 (mm), area = 0.3898 (mm^2)
Average module density = 0.854.
Density for the design = 0.854.
       = stdcell_area 229649 (389806 um^2) / alloc_area 268827 (456307 um^2).
Pin Density = 0.517.
            = total # of pins 118742 / total Instance area 229649.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration 14: Total net bbox = 1.682e+06 (8.02e+05 8.80e+05)
              Est.  stn bbox = 2.320e+06 (1.11e+06 1.21e+06)
              cpu = 0:00:15.2 real = 0:00:15.0 mem = 409.8M
Iteration 15: Total net bbox = 1.595e+06 (7.74e+05 8.21e+05)
              Est.  stn bbox = 2.228e+06 (1.08e+06 1.14e+06)
              cpu = 0:00:04.7 real = 0:00:05.0 mem = 409.8M
Iteration 16: Total net bbox = 1.595e+06 (7.74e+05 8.21e+05)
              Est.  stn bbox = 2.228e+06 (1.08e+06 1.14e+06)
              cpu = 0:00:10.6 real = 0:00:11.0 mem = 409.8M
Iteration 17: Total net bbox = 1.630e+06 (7.91e+05 8.38e+05)
              Est.  stn bbox = 2.260e+06 (1.10e+06 1.16e+06)
              cpu = 0:00:10.7 real = 0:00:10.0 mem = 409.8M
Iteration 18: Total net bbox = 1.670e+06 (8.27e+05 8.43e+05)
              Est.  stn bbox = 2.301e+06 (1.14e+06 1.16e+06)
              cpu = 0:00:02.2 real = 0:00:03.0 mem = 409.8M
*** cost = 1.670e+06 (8.27e+05 8.43e+05) (cpu for global=0:00:43.3) real=0:00:44.0***
Info: 1 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:14.7 real: 0:00:14.0
CHIP
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:10.5, Real Time = 0:00:10.0
move report: preRPlace moves 20234 insts, mean move: 1.18 um, max move: 9.21 um
	max move on inst (LZSS/dict_reg_234__4_): (483.46, 699.05) --> (488.98, 702.74)
Placement tweakage begins.
wire length = 1.674e+06 = 8.290e+05 H + 8.454e+05 V
wire length = 1.604e+06 = 7.638e+05 H + 8.398e+05 V
Placement tweakage ends.
move report: tweak moves 16583 insts, mean move: 5.79 um, max move: 66.26 um
	max move on inst (LZSS/U37257): (716.22, 809.75) --> (775.10, 817.13)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 25877 insts, mean move: 4.11 um, max move: 64.88 um
	max move on inst (LZSS/U37257): (717.60, 809.75) --> (775.10, 817.13)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        64.88 um
  inst (LZSS/U37257) with max move: (717.6, 809.75) -> (775.1, 817.13)
  mean    (X+Y) =         4.11 um
Total instances flipped for WireLenOpt: 632
Total instances flipped, including legalization: 4237
Total instances moved : 25877
*** cpu=0:00:13.6   mem=409.8M  mem(used)=0.0M***
Total net length = 1.605e+06 (7.639e+05 8.409e+05) (ext = 0.000e+00)
*** End of Placement (cpu=0:01:29, real=0:01:30, mem=409.8M) ***
default core: bins with density >  0.75 = 88.9 % ( 321 / 361 )
*** Free Virtual Timing Model ...(mem=409.8M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=409.8M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	there are 62 nets connecting a pad term to a fterm without geometry and these nets will not be routed.  Type 'set trPrintIgnoredPadNets <limit>'  to see these nets.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 62
routingBox: (460 410) (2655580 2654750)
coreBox:    (652280 652720) (2003790 2003260)
Number of multi-gpin terms=7710, multi-gpins=17203, moved blk term=30/30

Phase 1a route (0:00:00.3 417.1M):
Est net length = 2.081e+06um = 1.005e+06H + 1.076e+06V
Usage: (18.8%H 20.1%V) = (1.107e+06um 1.455e+06um) = (479336 394524)
Obstruct: 145728 = 72864 (41.7%H) + 72864 (41.7%V)
Overflow: 77 = 0 (0.00% H) + 77 (0.08% V)

Phase 1b route (0:00:00.2 417.1M):
Usage: (18.7%H 20.1%V) = (1.105e+06um 1.455e+06um) = (478459 394521)
Overflow: 75 = 0 (0.00% H) + 75 (0.07% V)

Phase 1c route (0:00:00.2 417.1M):
Usage: (18.7%H 20.1%V) = (1.103e+06um 1.455e+06um) = (477407 394383)
Overflow: 75 = 0 (0.00% H) + 75 (0.07% V)

Phase 1d route (0:00:00.2 417.1M):
Usage: (18.7%H 20.1%V) = (1.103e+06um 1.455e+06um) = (477408 394382)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 417.1M):
Usage: (18.7%H 20.1%V) = (1.103e+06um 1.455e+06um) = (477408 394382)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (18.7%H 20.1%V) = (1.103e+06um 1.455e+06um) = (477408 394382)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.00%
  1:	0	 0.00%	8	 0.01%
  2:	0	 0.00%	90	 0.09%
  3:	800	 0.79%	1321	 1.30%
  4:	9	 0.01%	1501	 1.47%
  5:	57	 0.06%	2388	 2.35%
  6:	1011	 0.99%	4071	 4.00%
  7:	136	 0.13%	5320	 5.23%
  8:	209	 0.21%	6299	 6.19%
  9:	784	 0.77%	7084	 6.96%
 10:	585	 0.57%	7692	 7.56%
 11:	988	 0.97%	6041	 5.93%
 12:	2058	 2.02%	4970	 4.88%
 13:	2324	 2.28%	5427	 5.33%
 14:	3263	 3.21%	2622	 2.58%
 15:	4362	 4.28%	1715	 1.68%
 16:	4808	 4.72%	2263	 2.22%
 17:	5222	 5.13%	23477	23.06%
 18:	5743	 5.64%	18	 0.02%
 19:	5362	 5.27%	84	 0.08%
 20:	64076	62.94%	19405	19.06%

Global route (cpu=1.0s real=1.0s 417.1M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:02.3 412.4M):


*** After '-updateRemainTrks' operation: 

Usage: (19.9%H 21.8%V) = (1.175e+06um 1.575e+06um) = (508962 426873)
Overflow: 6 = 0 (0.00% H) + 6 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	3	 0.00%
--------------------------------------
  0:	3	 0.00%	34	 0.03%
  1:	6	 0.01%	150	 0.15%
  2:	22	 0.02%	548	 0.54%
  3:	814	 0.80%	2280	 2.24%
  4:	50	 0.05%	2506	 2.46%
  5:	89	 0.09%	3538	 3.48%
  6:	1035	 1.02%	4675	 4.59%
  7:	203	 0.20%	5606	 5.51%
  8:	352	 0.35%	5938	 5.83%
  9:	993	 0.98%	6424	 6.31%
 10:	874	 0.86%	6924	 6.80%
 11:	1397	 1.37%	5084	 4.99%
 12:	2538	 2.49%	4206	 4.13%
 13:	2839	 2.79%	4820	 4.73%
 14:	3637	 3.57%	2335	 2.29%
 15:	4747	 4.66%	1556	 1.53%
 16:	4961	 4.87%	2212	 2.17%
 17:	5230	 5.14%	23455	23.04%
 18:	5537	 5.44%	12	 0.01%
 19:	4956	 4.87%	84	 0.08%
 20:	61514	60.43%	19405	19.06%



*** Completed Phase 1 route (0:00:03.5 412.4M) ***


Total length: 2.145e+06um, number of vias: 294705
M1(H) length: 3.814e+02um, number of vias: 118556
M2(V) length: 3.150e+05um, number of vias: 103598
M3(H) length: 4.940e+05um, number of vias: 41708
M4(V) length: 4.450e+05um, number of vias: 18296
M5(H) length: 4.065e+05um, number of vias: 10095
M6(V) length: 3.631e+05um, number of vias: 2095
M7(H) length: 1.115e+05um, number of vias: 357
M8(V) length: 9.650e+03um
*** Completed Phase 2 route (0:00:05.7 409.8M) ***

*** Finished all Phases (cpu=0:00:09.4 mem=409.8M) ***
Peak Memory Usage was 421.1M 
*** Finished trialRoute (cpu=0:00:09.8 mem=409.8M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 0.005726(V).
Skipped repairing congestion.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0:12:17, real = 0:12:21, mem = 409.8M **
<CMD> refinePlace -checkRoute 0 -honorSoftBlockage 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0 -checkPinLayerForAccess 1
Starting refinePlace ...
  Spread Effort: high, standalone mode.
Finished Phase I. CPU Time = 0:00:02.9, Real Time = 0:00:03.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:03.0   mem=409.8M  mem(used)=0.0M***
Total net length = 1.605e+06 (7.639e+05 8.409e+05) (ext = 0.000e+00)
default core: bins with density >  0.75 = 88.9 % ( 321 / 361 )
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
*** Starting trialRoute (mem=409.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 62
routingBox: (460 410) (2655580 2654750)
coreBox:    (652280 652720) (2003790 2003260)
Number of multi-gpin terms=7710, multi-gpins=17203, moved blk term=30/30

Phase 1a route (0:00:00.3 417.1M):
Est net length = 2.081e+06um = 1.005e+06H + 1.076e+06V
Usage: (18.8%H 20.1%V) = (1.107e+06um 1.455e+06um) = (479336 394524)
Obstruct: 145728 = 72864 (41.7%H) + 72864 (41.7%V)
Overflow: 77 = 0 (0.00% H) + 77 (0.08% V)

Phase 1b route (0:00:00.2 417.1M):
Usage: (18.7%H 20.1%V) = (1.105e+06um 1.455e+06um) = (478459 394521)
Overflow: 75 = 0 (0.00% H) + 75 (0.07% V)

Phase 1c route (0:00:00.2 417.1M):
Usage: (18.7%H 20.1%V) = (1.103e+06um 1.455e+06um) = (477407 394383)
Overflow: 75 = 0 (0.00% H) + 75 (0.07% V)

Phase 1d route (0:00:00.2 417.1M):
Usage: (18.7%H 20.1%V) = (1.103e+06um 1.455e+06um) = (477408 394382)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.2 417.1M):
Usage: (18.7%H 20.1%V) = (1.103e+06um 1.455e+06um) = (477408 394382)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (18.7%H 20.1%V) = (1.103e+06um 1.455e+06um) = (477408 394382)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.00%
  1:	0	 0.00%	8	 0.01%
  2:	0	 0.00%	90	 0.09%
  3:	800	 0.79%	1321	 1.30%
  4:	9	 0.01%	1501	 1.47%
  5:	57	 0.06%	2388	 2.35%
  6:	1011	 0.99%	4071	 4.00%
  7:	136	 0.13%	5320	 5.23%
  8:	209	 0.21%	6299	 6.19%
  9:	784	 0.77%	7084	 6.96%
 10:	585	 0.57%	7692	 7.56%
 11:	988	 0.97%	6041	 5.93%
 12:	2058	 2.02%	4970	 4.88%
 13:	2324	 2.28%	5427	 5.33%
 14:	3263	 3.21%	2622	 2.58%
 15:	4362	 4.28%	1715	 1.68%
 16:	4808	 4.72%	2263	 2.22%
 17:	5222	 5.13%	23477	23.06%
 18:	5743	 5.64%	18	 0.02%
 19:	5362	 5.27%	84	 0.08%
 20:	64076	62.94%	19405	19.06%

Global route (cpu=1.1s real=1.0s 417.1M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:03.6 412.4M):


*** After '-updateRemainTrks' operation: 

Usage: (19.9%H 21.8%V) = (1.175e+06um 1.575e+06um) = (508962 426873)
Overflow: 6 = 0 (0.00% H) + 6 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	3	 0.00%
--------------------------------------
  0:	3	 0.00%	34	 0.03%
  1:	6	 0.01%	150	 0.15%
  2:	22	 0.02%	548	 0.54%
  3:	814	 0.80%	2280	 2.24%
  4:	50	 0.05%	2506	 2.46%
  5:	89	 0.09%	3538	 3.48%
  6:	1035	 1.02%	4675	 4.59%
  7:	203	 0.20%	5606	 5.51%
  8:	352	 0.35%	5938	 5.83%
  9:	993	 0.98%	6424	 6.31%
 10:	874	 0.86%	6924	 6.80%
 11:	1397	 1.37%	5084	 4.99%
 12:	2538	 2.49%	4206	 4.13%
 13:	2839	 2.79%	4820	 4.73%
 14:	3637	 3.57%	2335	 2.29%
 15:	4747	 4.66%	1556	 1.53%
 16:	4961	 4.87%	2212	 2.17%
 17:	5230	 5.14%	23455	23.04%
 18:	5537	 5.44%	12	 0.01%
 19:	4956	 4.87%	84	 0.08%
 20:	61514	60.43%	19405	19.06%



*** Completed Phase 1 route (0:00:05.0 412.4M) ***


Total length: 2.145e+06um, number of vias: 294705
M1(H) length: 3.814e+02um, number of vias: 118556
M2(V) length: 3.150e+05um, number of vias: 103598
M3(H) length: 4.940e+05um, number of vias: 41708
M4(V) length: 4.450e+05um, number of vias: 18296
M5(H) length: 4.065e+05um, number of vias: 10095
M6(V) length: 3.631e+05um, number of vias: 2095
M7(H) length: 1.115e+05um, number of vias: 357
M8(V) length: 9.650e+03um
*** Completed Phase 2 route (0:00:05.8 409.8M) ***

*** Finished all Phases (cpu=0:00:11.2 mem=409.8M) ***
Peak Memory Usage was 421.1M 
*** Finished trialRoute (cpu=0:00:11.6 mem=409.8M) ***

Extraction called for design 'CHIP' of instances=32074 and nets=33705 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 409.762M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.408  |  0.408  |  0.537  |  5.562  |  1.456  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|  4326   |  2149   |  2225   |   26    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (5)       |   -0.089   |      2 (5)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 85.426%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 25.78 sec
Total Real time: 26.0 sec
Total Memory Usage: 409.761719 Mbytes
<CMD> saveDesign placed.enc
Writing Netlist "placed.enc.dat/CHIP.v.gz" ...
Saving configuration ...
Saving preference file placed.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=409.9M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:02.0 mem=409.9M) ***
Writing DEF file 'placed.enc.dat/CHIP.def.gz', current time is Fri Jan  6 17:48:03 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'placed.enc.dat/CHIP.def.gz' is written, current time is Fri Jan  6 17:48:03 2017 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD> refinePlace -checkRoute 0 -honorSoftBlockage 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0 -checkPinLayerForAccess 1
Starting refinePlace ...
  Spread Effort: high, standalone mode.
Finished Phase I. CPU Time = 0:00:03.0, Real Time = 0:00:03.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:03.2   mem=409.9M  mem(used)=0.0M***
Total net length = 1.605e+06 (7.639e+05 8.409e+05) (ext = 0.000e+00)
default core: bins with density >  0.75 = 88.9 % ( 321 / 361 )
<CMD> addRing -use_wire_group_bits 15 -spacing_bottom 0.24 -width_left 2 -width_bottom 2 -width_top 2 -spacing_top 0.24 -layer_bottom METAL7 -center 1 -stacked_via_top_layer METAL8 -width_right 2 -use_wire_group 1 -around core -jog_distance 0.23 -offset_bottom 0.23 -layer_top METAL7 -threshold 0.23 -offset_left 0.23 -spacing_right 0.24 -spacing_left 0.24 -offset_right 0.23 -offset_top 0.23 -layer_right METAL6 -nets {VDD VSS} -stacked_via_bottom_layer METAL1 -layer_left METAL6

The power planner created 120 wires.
*** Ending Ring Generation (totcpu=0:00:00.3, real=0:00:01.0, mem=409.9M) ***
<CMD> sroute -connect { padPin } -layerChangeRange { METAL1 METAL8 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort allGeom } -checkAlignedSecondaryPin 1 -allowJogging 1 -crossoverViaBottomLayer METAL1 -allowLayerChange 1 -targetViaTopLayer METAL8 -crossoverViaTopLayer METAL8 -targetViaBottomLayer METAL1 -nets { VDD VSS }
*** Begin SPECIAL ROUTE on Fri Jan  6 17:50:43 2017 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /net/home/ywtseng/cvsd/final
SPECIAL ROUTE ran on machine: eda25 (Linux 3.12.21-gentoo-r1 Xeon 3.06Ghz)

Begin option processing ...
(from .sroute_20667.conf) srouteConnectPowerBump set to false
(from .sroute_20667.conf) routeSelectNet set to "VDD VSS"
(from .sroute_20667.conf) routeSpecial set to true
(from .sroute_20667.conf) srouteConnectBlockPin set to false
(from .sroute_20667.conf) srouteConnectCorePin set to false
(from .sroute_20667.conf) srouteConnectStripe set to false
(from .sroute_20667.conf) srouteCrossoverViaTopLayer set to 8
(from .sroute_20667.conf) srouteFollowCorePinEnd set to 3
(from .sroute_20667.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_20667.conf) sroutePadPinAllGeoms set to true
(from .sroute_20667.conf) sroutePadPinAllPorts set to true
(from .sroute_20667.conf) sroutePreserveExistingRoutes set to true
(from .sroute_20667.conf) srouteTopLayerLimit set to 8
(from .sroute_20667.conf) srouteTopTargetLayerLimit set to 8
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 656.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 674 macros, 213 used
Read in 278 components
  204 core components: 0 unplaced, 204 placed, 0 fixed
  70 pad components: 0 unplaced, 0 placed, 70 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 62 logical pins
Read in 62 nets
Read in 2 special nets, 2 routed
Read in 412 terminals
2 nets selected.

Begin power routing ...
  Number of IO ports routed: 8
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 675.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 72 via definition ...

sroute post-processing starts at Fri Jan  6 17:50:44 2017
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Fri Jan  6 17:50:44 2017

sroute post-processing starts at Fri Jan  6 17:50:44 2017
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Fri Jan  6 17:50:44 2017
sroute: Total CPU time used = 0:0:1
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 409.89 megs
<CMD> sroute -connect { padPin } -layerChangeRange { METAL1 METAL8 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort allGeom } -checkAlignedSecondaryPin 1 -allowJogging 1 -crossoverViaBottomLayer METAL1 -allowLayerChange 1 -targetViaTopLayer METAL8 -crossoverViaTopLayer METAL8 -targetViaBottomLayer METAL1 -nets { VDD VSS }
*** Begin SPECIAL ROUTE on Fri Jan  6 17:50:48 2017 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /net/home/ywtseng/cvsd/final
SPECIAL ROUTE ran on machine: eda25 (Linux 3.12.21-gentoo-r1 Xeon 3.06Ghz)

Begin option processing ...
(from .sroute_20667.conf) srouteConnectPowerBump set to false
(from .sroute_20667.conf) routeSelectNet set to "VDD VSS"
(from .sroute_20667.conf) routeSpecial set to true
(from .sroute_20667.conf) srouteConnectBlockPin set to false
(from .sroute_20667.conf) srouteConnectCorePin set to false
(from .sroute_20667.conf) srouteConnectStripe set to false
(from .sroute_20667.conf) srouteCrossoverViaTopLayer set to 8
(from .sroute_20667.conf) srouteFollowCorePinEnd set to 3
(from .sroute_20667.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_20667.conf) sroutePadPinAllGeoms set to true
(from .sroute_20667.conf) sroutePadPinAllPorts set to true
(from .sroute_20667.conf) sroutePreserveExistingRoutes set to true
(from .sroute_20667.conf) srouteTopLayerLimit set to 8
(from .sroute_20667.conf) srouteTopTargetLayerLimit set to 8
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 675.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 674 macros, 213 used
Read in 278 components
  204 core components: 0 unplaced, 204 placed, 0 fixed
  70 pad components: 0 unplaced, 0 placed, 70 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 62 logical pins
Read in 62 nets
Read in 2 special nets, 2 routed
Read in 412 terminals
2 nets selected.

Begin power routing ...
  Number of IO ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 675.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 72 via definition ...
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 409.89 megs

*** Memory Usage v#1 (Current mem = 409.887M, initial mem = 46.102M) ***
--- Ending "Encounter" (totcpu=0:14:46, real=0:22:21, mem=409.9M) ---
