--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml CTRL_TOP.twx CTRL_TOP.ncd -o CTRL_TOP.twr CTRL_TOP.pcf
-ucf CTRL_TOP.ucf

Design file:              CTRL_TOP.ncd
Physical constraint file: CTRL_TOP.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_SYS
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
PLUG_IN     |    8.665(R)|      SLOW  |   -2.188(R)|      FAST  |clk               |   0.000|
TXD_HOST    |    0.987(R)|      SLOW  |    0.389(R)|      SLOW  |clk               |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SPI_CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SPI_DATA    |   -0.620(R)|      FAST  |    2.982(R)|      SLOW  |SPI_CLK_BUFGP     |   0.000|
SPI_LE      |    0.563(R)|      FAST  |    2.493(R)|      SLOW  |SPI_CLK_BUFGP     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK_SYS to Pad
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
                   |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination        |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
RX_B1_DSA<0>       |        10.888(R)|      SLOW  |         4.964(R)|      FAST  |clk               |   0.000|
RX_B1_DSA<1>       |        10.898(R)|      SLOW  |         4.974(R)|      FAST  |clk               |   0.000|
RX_B1_DSA<2>       |        12.573(R)|      SLOW  |         5.922(R)|      FAST  |clk               |   0.000|
RX_B1_DSA<3>       |        10.802(R)|      SLOW  |         4.929(R)|      FAST  |clk               |   0.000|
RX_B1_DSA<4>       |        10.457(R)|      SLOW  |         4.731(R)|      FAST  |clk               |   0.000|
RX_B1_DSA<5>       |        11.702(R)|      SLOW  |         5.407(R)|      FAST  |clk               |   0.000|
RX_B1_LE<0>        |        10.039(R)|      SLOW  |         4.501(R)|      FAST  |clk               |   0.000|
RX_B1_LE<1>        |        10.022(R)|      SLOW  |         4.495(R)|      FAST  |clk               |   0.000|
RX_B1_LE<2>        |         9.753(R)|      SLOW  |         4.359(R)|      FAST  |clk               |   0.000|
RX_B1_LE<3>        |         9.753(R)|      SLOW  |         4.359(R)|      FAST  |clk               |   0.000|
RX_B1_LE<4>        |         9.946(R)|      SLOW  |         4.441(R)|      FAST  |clk               |   0.000|
RX_B1_LE<5>        |         9.946(R)|      SLOW  |         4.441(R)|      FAST  |clk               |   0.000|
RX_B1_LE<6>        |         9.915(R)|      SLOW  |         4.425(R)|      FAST  |clk               |   0.000|
RX_B1_LE<7>        |         9.796(R)|      SLOW  |         4.365(R)|      FAST  |clk               |   0.000|
RX_B1_LNA_BYPASS<0>|        10.412(R)|      SLOW  |         4.728(R)|      FAST  |clk               |   0.000|
RX_B1_LNA_BYPASS<1>|        12.561(R)|      SLOW  |         5.974(R)|      FAST  |clk               |   0.000|
RX_B1_LNA_BYPASS<2>|        12.661(R)|      SLOW  |         6.064(R)|      FAST  |clk               |   0.000|
RX_B1_LNA_BYPASS<3>|        10.450(R)|      SLOW  |         4.773(R)|      FAST  |clk               |   0.000|
RX_B1_LNA_BYPASS<4>|        10.488(R)|      SLOW  |         4.809(R)|      FAST  |clk               |   0.000|
RX_B1_LNA_BYPASS<5>|        10.771(R)|      SLOW  |         4.985(R)|      FAST  |clk               |   0.000|
RX_B1_LNA_BYPASS<6>|        11.246(R)|      SLOW  |         5.191(R)|      FAST  |clk               |   0.000|
RX_B1_LNA_BYPASS<7>|        10.320(R)|      SLOW  |         4.681(R)|      FAST  |clk               |   0.000|
RX_B2_DSA<0>       |        14.278(R)|      SLOW  |         6.976(R)|      FAST  |clk               |   0.000|
RX_B2_DSA<1>       |        13.726(R)|      SLOW  |         6.665(R)|      FAST  |clk               |   0.000|
RX_B2_DSA<2>       |        10.758(R)|      SLOW  |         4.907(R)|      FAST  |clk               |   0.000|
RX_B2_DSA<3>       |        10.693(R)|      SLOW  |         4.945(R)|      FAST  |clk               |   0.000|
RX_B2_DSA<4>       |        10.560(R)|      SLOW  |         4.824(R)|      FAST  |clk               |   0.000|
RX_B2_DSA<5>       |        14.387(R)|      SLOW  |         7.014(R)|      FAST  |clk               |   0.000|
RX_B2_LE<0>        |        15.138(R)|      SLOW  |         7.519(R)|      FAST  |clk               |   0.000|
RX_B2_LE<1>        |         9.826(R)|      SLOW  |         4.432(R)|      FAST  |clk               |   0.000|
RX_B2_LE<2>        |         9.643(R)|      SLOW  |         4.335(R)|      FAST  |clk               |   0.000|
RX_B2_LE<3>        |         9.776(R)|      SLOW  |         4.382(R)|      FAST  |clk               |   0.000|
RX_B2_LE<4>        |        10.568(R)|      SLOW  |         4.769(R)|      FAST  |clk               |   0.000|
RX_B2_LE<5>        |        10.275(R)|      SLOW  |         4.569(R)|      FAST  |clk               |   0.000|
RX_B2_LE<6>        |         9.501(R)|      SLOW  |         4.149(R)|      FAST  |clk               |   0.000|
RX_B2_LE<7>        |        12.868(R)|      SLOW  |         6.172(R)|      FAST  |clk               |   0.000|
RX_B2_LNA_BYPASS<0>|        11.679(R)|      SLOW  |         5.431(R)|      FAST  |clk               |   0.000|
RX_B2_LNA_BYPASS<1>|        12.037(R)|      SLOW  |         5.606(R)|      FAST  |clk               |   0.000|
RX_B2_LNA_BYPASS<2>|        11.865(R)|      SLOW  |         5.511(R)|      FAST  |clk               |   0.000|
RX_B2_LNA_BYPASS<3>|        10.905(R)|      SLOW  |         4.989(R)|      FAST  |clk               |   0.000|
RX_B2_LNA_BYPASS<4>|        13.140(R)|      SLOW  |         6.383(R)|      FAST  |clk               |   0.000|
RX_B2_LNA_BYPASS<5>|        11.704(R)|      SLOW  |         5.428(R)|      FAST  |clk               |   0.000|
RX_B2_LNA_BYPASS<6>|        10.536(R)|      SLOW  |         4.803(R)|      FAST  |clk               |   0.000|
RX_B2_LNA_BYPASS<7>|        10.749(R)|      SLOW  |         4.923(R)|      FAST  |clk               |   0.000|
RX_LED             |        12.985(R)|      SLOW  |         5.949(R)|      FAST  |clk               |   0.000|
RX_ON_B1           |        11.418(R)|      SLOW  |         5.214(R)|      FAST  |clk               |   0.000|
RX_ON_B2           |        12.440(R)|      SLOW  |         5.907(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<0>       |        10.126(R)|      SLOW  |         4.528(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<1>       |        10.299(R)|      SLOW  |         4.615(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<2>       |        10.157(R)|      SLOW  |         4.598(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<3>       |         9.830(R)|      SLOW  |         4.357(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<4>       |         9.888(R)|      SLOW  |         4.398(R)|      FAST  |clk               |   0.000|
TX_B1_DSA<5>       |        10.061(R)|      SLOW  |         4.485(R)|      FAST  |clk               |   0.000|
TX_B1_LE<0>        |        12.760(R)|      SLOW  |         6.116(R)|      FAST  |clk               |   0.000|
TX_B1_LE<1>        |        11.623(R)|      SLOW  |         5.379(R)|      FAST  |clk               |   0.000|
TX_B1_LE<2>        |        10.514(R)|      SLOW  |         4.773(R)|      FAST  |clk               |   0.000|
TX_B1_LE<3>        |        10.493(R)|      SLOW  |         4.767(R)|      FAST  |clk               |   0.000|
TX_B1_LE<4>        |         9.792(R)|      SLOW  |         4.368(R)|      FAST  |clk               |   0.000|
TX_B1_LE<5>        |         9.945(R)|      SLOW  |         4.450(R)|      FAST  |clk               |   0.000|
TX_B1_LE<6>        |         9.913(R)|      SLOW  |         4.423(R)|      FAST  |clk               |   0.000|
TX_B1_LE<7>        |         9.794(R)|      SLOW  |         4.363(R)|      FAST  |clk               |   0.000|
TX_B2_DSA<0>       |        11.247(R)|      SLOW  |         5.168(R)|      FAST  |clk               |   0.000|
TX_B2_DSA<1>       |        11.314(R)|      SLOW  |         5.198(R)|      FAST  |clk               |   0.000|
TX_B2_DSA<2>       |        10.362(R)|      SLOW  |         4.686(R)|      FAST  |clk               |   0.000|
TX_B2_DSA<3>       |        10.006(R)|      SLOW  |         4.515(R)|      FAST  |clk               |   0.000|
TX_B2_DSA<4>       |         9.892(R)|      SLOW  |         4.378(R)|      FAST  |clk               |   0.000|
TX_B2_DSA<5>       |        10.075(R)|      SLOW  |         4.475(R)|      FAST  |clk               |   0.000|
TX_B2_LE<0>        |        10.858(R)|      SLOW  |         5.012(R)|      FAST  |clk               |   0.000|
TX_B2_LE<1>        |        10.230(R)|      SLOW  |         4.597(R)|      FAST  |clk               |   0.000|
TX_B2_LE<2>        |         9.740(R)|      SLOW  |         4.346(R)|      FAST  |clk               |   0.000|
TX_B2_LE<3>        |         9.740(R)|      SLOW  |         4.346(R)|      FAST  |clk               |   0.000|
TX_B2_LE<4>        |        10.262(R)|      SLOW  |         4.659(R)|      FAST  |clk               |   0.000|
TX_B2_LE<5>        |        10.191(R)|      SLOW  |         4.583(R)|      FAST  |clk               |   0.000|
TX_B2_LE<6>        |         9.567(R)|      SLOW  |         4.200(R)|      FAST  |clk               |   0.000|
TX_B2_LE<7>        |         9.567(R)|      SLOW  |         4.200(R)|      FAST  |clk               |   0.000|
TX_LED             |        14.199(R)|      SLOW  |         6.622(R)|      FAST  |clk               |   0.000|
TX_ON_B1           |        11.514(R)|      SLOW  |         5.322(R)|      FAST  |clk               |   0.000|
TX_ON_B2           |        14.216(R)|      SLOW  |         6.867(R)|      FAST  |clk               |   0.000|
-------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_SYS
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_SYS        |    8.675|         |         |         |
SPI_CLK        |    6.456|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SPI_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SPI_CLK        |    2.615|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
PLUG_IN        |RX_LED         |   14.691|
PLUG_IN        |RX_ON_B1       |   13.124|
PLUG_IN        |RX_ON_B2       |   14.857|
PLUG_IN        |TX_LED         |   16.484|
PLUG_IN        |TX_ON_B1       |   13.799|
PLUG_IN        |TX_ON_B2       |   16.482|
RX_ON          |RX_LED         |   13.927|
RX_ON          |RX_ON_B1       |   12.360|
RX_ON          |RX_ON_B2       |   13.228|
RX_ON          |TX_LED         |   15.389|
RX_ON          |TX_ON_B1       |   12.704|
RX_ON          |TX_ON_B2       |   14.853|
TX_ON          |RX_LED         |   14.074|
TX_ON          |RX_ON_B1       |   12.507|
TX_ON          |RX_ON_B2       |   13.933|
TX_ON          |TX_LED         |   16.022|
TX_ON          |TX_ON_B1       |   13.337|
TX_ON          |TX_ON_B2       |   15.558|
---------------+---------------+---------+


Analysis completed Sun Mar 30 18:06:46 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4599 MB



