
C:/Users/m250174/Documents/Classes/EC463/EC463-Final/video_in_test.axf:     file format elf32-littlearm


Disassembly of section .vectors:

00000000 <__cs3_interrupt_vector>:
   0:	18 f0 9f e5 18 f0 9f e5 18 f0 9f e5 18 f0 9f e5     ................
  10:	18 f0 9f e5 18 f0 9f e5 18 f0 9f e5 18 f0 9f e5     ................
  20:	40 00 00 00 bc 13 00 00 c0 13 00 00 c4 13 00 00     @...............
  30:	c8 13 00 00 b8 13 00 00 cc 13 00 00 d0 13 00 00     ................

Disassembly of section .text:

00000040 <__cs3_reset>:
      40:	ea000026 	b	e0 <__cs3_start_asm_sim>

00000044 <__cs3_start_c>:
      44:	e59f608c 	ldr	r6, [pc, #140]	; d8 <__cs3_start_c+0x94>
      48:	e3560000 	cmp	r6, #0
      4c:	e92d4080 	push	{r7, lr}
      50:	e2466001 	sub	r6, r6, #1
      54:	0a00001e 	beq	d4 <__cs3_start_c+0x90>
      58:	e59f507c 	ldr	r5, [pc, #124]	; dc <__cs3_start_c+0x98>
      5c:	e3a00000 	mov	r0, #0
      60:	e3a01000 	mov	r1, #0
      64:	e515200c 	ldr	r2, [r5, #-12]
      68:	e515e010 	ldr	lr, [r5, #-16]
      6c:	e5154008 	ldr	r4, [r5, #-8]
      70:	e15e0002 	cmp	lr, r2
      74:	00822004 	addeq	r2, r2, r4
      78:	0a000009 	beq	a4 <__cs3_start_c+0x60>
      7c:	e3540000 	cmp	r4, #0
      80:	0a000007 	beq	a4 <__cs3_start_c+0x60>
      84:	e1a07002 	mov	r7, r2
      88:	e1a0c002 	mov	r12, r2
      8c:	e8be000c 	ldm	lr!, {r2, r3}
      90:	e8ac000c 	stmia	r12!, {r2, r3}
      94:	e067300c 	rsb	r3, r7, r12
      98:	e1540003 	cmp	r4, r3
      9c:	e1a0200c 	mov	r2, r12
      a0:	1afffff9 	bne	8c <__cs3_start_c+0x48>
      a4:	e515e004 	ldr	lr, [r5, #-4]
      a8:	e35e0000 	cmp	lr, #0
      ac:	11a03002 	movne	r3, r2
      b0:	0a000003 	beq	c4 <__cs3_start_c+0x80>
      b4:	e8a30003 	stmia	r3!, {r0, r1}
      b8:	e062c003 	rsb	r12, r2, r3
      bc:	e15e000c 	cmp	lr, r12
      c0:	1afffffb 	bne	b4 <__cs3_start_c+0x70>
      c4:	e2466001 	sub	r6, r6, #1
      c8:	e3760001 	cmn	r6, #1
      cc:	e2855014 	add	r5, r5, #20
      d0:	1affffe3 	bne	64 <__cs3_start_c+0x20>
      d4:	eb00049e 	bl	1354 <__cs3_premain>
      d8:	00000001 	.word	0x00000001
      dc:	00001514 	.word	0x00001514

000000e0 <__cs3_start_asm_sim>:
      e0:	e28f103c 	add	r1, pc, #60	; 0x3c
      e4:	e3a00016 	mov	r0, #22
      e8:	ef123456 	svc	0x00123456
      ec:	e3500000 	cmp	r0, #0
      f0:	ba000008 	blt	118 <__cs3_start_asm_sim+0x38>
      f4:	e59f2028 	ldr	r2, [pc, #40]	; 124 <__cs3_heap_start_ptr>
      f8:	e59fd01c 	ldr	sp, [pc, #28]	; 11c <__cs3_start_asm_sim+0x3c>
      fc:	e5920008 	ldr	r0, [r2, #8]
     100:	e3500000 	cmp	r0, #0
     104:	11a0d000 	movne	sp, r0
     108:	e59f1010 	ldr	r1, [pc, #16]	; 120 <__cs3_start_asm_sim+0x40>
     10c:	e5920004 	ldr	r0, [r2, #4]
     110:	e3500000 	cmp	r0, #0
     114:	15810000 	strne	r0, [r1]
     118:	eaffffc9 	b	44 <__cs3_start_c>
     11c:	3ffffff8 	.word	0x3ffffff8
     120:	00111a70 	.word	0x00111a70

00000124 <__cs3_heap_start_ptr>:
     124:	00113008 	.word	0x00113008

00000128 <_start>:
     128:	e51fd000 	ldr	sp, [pc, #-0]	; 130 <_start+0x8>
     12c:	eaffffc4 	b	44 <__cs3_start_c>
     130:	3ffffff8 	.word	0x3ffffff8

00000134 <deregister_tm_clones>:
     134:	e92d4008 	push	{r3, lr}
     138:	e59f002c 	ldr	r0, [pc, #44]	; 16c <deregister_tm_clones+0x38>
     13c:	e59f302c 	ldr	r3, [pc, #44]	; 170 <deregister_tm_clones+0x3c>
     140:	e0603003 	rsb	r3, r0, r3
     144:	e3530006 	cmp	r3, #6
     148:	8a000001 	bhi	154 <deregister_tm_clones+0x20>
     14c:	e8bd4008 	pop	{r3, lr}
     150:	e12fff1e 	bx	lr
     154:	e59f3018 	ldr	r3, [pc, #24]	; 174 <deregister_tm_clones+0x40>
     158:	e3530000 	cmp	r3, #0
     15c:	0afffffa 	beq	14c <deregister_tm_clones+0x18>
     160:	e1a0e00f 	mov	lr, pc
     164:	e12fff13 	bx	r3
     168:	eafffff7 	b	14c <deregister_tm_clones+0x18>
     16c:	00111a78 	.word	0x00111a78
     170:	00111a7b 	.word	0x00111a7b
     174:	00000000 	.word	0x00000000

00000178 <register_tm_clones>:
     178:	e92d4008 	push	{r3, lr}
     17c:	e59f0034 	ldr	r0, [pc, #52]	; 1b8 <register_tm_clones+0x40>
     180:	e59f3034 	ldr	r3, [pc, #52]	; 1bc <register_tm_clones+0x44>
     184:	e0603003 	rsb	r3, r0, r3
     188:	e1a03143 	asr	r3, r3, #2
     18c:	e0833fa3 	add	r3, r3, r3, lsr #31
     190:	e1b010c3 	asrs	r1, r3, #1
     194:	1a000001 	bne	1a0 <register_tm_clones+0x28>
     198:	e8bd4008 	pop	{r3, lr}
     19c:	e12fff1e 	bx	lr
     1a0:	e59f2018 	ldr	r2, [pc, #24]	; 1c0 <register_tm_clones+0x48>
     1a4:	e3520000 	cmp	r2, #0
     1a8:	0afffffa 	beq	198 <register_tm_clones+0x20>
     1ac:	e1a0e00f 	mov	lr, pc
     1b0:	e12fff12 	bx	r2
     1b4:	eafffff7 	b	198 <register_tm_clones+0x20>
     1b8:	00111a78 	.word	0x00111a78
     1bc:	00111a78 	.word	0x00111a78
     1c0:	00000000 	.word	0x00000000

000001c4 <__do_global_dtors_aux>:
     1c4:	e92d4010 	push	{r4, lr}
     1c8:	e59f402c 	ldr	r4, [pc, #44]	; 1fc <__do_global_dtors_aux+0x38>
     1cc:	e5d43000 	ldrb	r3, [r4]
     1d0:	e3530000 	cmp	r3, #0
     1d4:	1a000006 	bne	1f4 <__do_global_dtors_aux+0x30>
     1d8:	ebffffd5 	bl	134 <deregister_tm_clones>
     1dc:	e59f301c 	ldr	r3, [pc, #28]	; 200 <__do_global_dtors_aux+0x3c>
     1e0:	e3530000 	cmp	r3, #0
     1e4:	159f0018 	ldrne	r0, [pc, #24]	; 204 <__do_global_dtors_aux+0x40>
     1e8:	1320f000 	nopne	{0}
     1ec:	e3a03001 	mov	r3, #1
     1f0:	e5c43000 	strb	r3, [r4]
     1f4:	e8bd4010 	pop	{r4, lr}
     1f8:	e12fff1e 	bx	lr
     1fc:	00111a78 	.word	0x00111a78
     200:	00000000 	.word	0x00000000
     204:	0000145c 	.word	0x0000145c

00000208 <frame_dummy>:
     208:	e92d4008 	push	{r3, lr}
     20c:	e59f3034 	ldr	r3, [pc, #52]	; 248 <frame_dummy+0x40>
     210:	e3530000 	cmp	r3, #0
     214:	159f0030 	ldrne	r0, [pc, #48]	; 24c <frame_dummy+0x44>
     218:	159f1030 	ldrne	r1, [pc, #48]	; 250 <frame_dummy+0x48>
     21c:	1320f000 	nopne	{0}
     220:	e59f002c 	ldr	r0, [pc, #44]	; 254 <frame_dummy+0x4c>
     224:	e5903000 	ldr	r3, [r0]
     228:	e3530000 	cmp	r3, #0
     22c:	0a000003 	beq	240 <frame_dummy+0x38>
     230:	e59f3020 	ldr	r3, [pc, #32]	; 258 <frame_dummy+0x50>
     234:	e3530000 	cmp	r3, #0
     238:	11a0e00f 	movne	lr, pc
     23c:	112fff13 	bxne	r3
     240:	e8bd4008 	pop	{r3, lr}
     244:	eaffffcb 	b	178 <register_tm_clones>
     248:	00000000 	.word	0x00000000
     24c:	0000145c 	.word	0x0000145c
     250:	00111a7c 	.word	0x00111a7c
     254:	00001518 	.word	0x00001518
     258:	00000000 	.word	0x00000000

0000025c <max>:
}


//Return the index of the maximum array value
int max(int* arr, int len)
{
     25c:	e52d4004 	push	{r4}		; (str r4, [sp, #-4]!)
  int max = arr[0],   // max value
     260:	e5904000 	ldr	r4, [r0]
      ret = 0;        // index of max value
  int i;
  for(i = 1; i < len; i++)
     264:	e3510001 	cmp	r1, #1
     268:	da00000a 	ble	298 <max+0x3c>
     26c:	e1a0c000 	mov	r12, r0
     270:	e3a03001 	mov	r3, #1

//Return the index of the maximum array value
int max(int* arr, int len)
{
  int max = arr[0],   // max value
      ret = 0;        // index of max value
     274:	e3a00000 	mov	r0, #0
  int i;
  for(i = 1; i < len; i++)
  {
    if(arr[i] > max)
     278:	e5bc2004 	ldr	r2, [r12, #4]!
     27c:	e1520004 	cmp	r2, r4
     280:	c1a00003 	movgt	r0, r3
    {
      max = arr[i];
     284:	c1a04002 	movgt	r4, r2
int max(int* arr, int len)
{
  int max = arr[0],   // max value
      ret = 0;        // index of max value
  int i;
  for(i = 1; i < len; i++)
     288:	e2833001 	add	r3, r3, #1
     28c:	e1530001 	cmp	r3, r1
     290:	1afffff8 	bne	278 <max+0x1c>
     294:	ea000000 	b	29c <max+0x40>

//Return the index of the maximum array value
int max(int* arr, int len)
{
  int max = arr[0],   // max value
      ret = 0;        // index of max value
     298:	e3a00000 	mov	r0, #0
      max = arr[i];
      ret = i;
    }
  }
  return ret;
}
     29c:	e8bd0010 	ldmfd	sp!, {r4}
     2a0:	e12fff1e 	bx	lr

000002a4 <classify>:
typedef char  (*img_type)[28];

int max(int*, int); //parameters are array of ints and length of array

int classify(img_type image)
{
     2a4:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
     2a8:	e24dd054 	sub	sp, sp, #84	; 0x54
     2ac:	e1a0a000 	mov	r10, r0
  //Create array of 10 potential digits
  int output[10];
  //Initialize weights
  weight weights[10] = {weights0, weights1, weights2, weights3, weights4, weights5, weights6, weights7, weights8, weights9};
     2b0:	e1a0e00d 	mov	lr, sp
     2b4:	e301c460 	movw	r12, #5216	; 0x1460
     2b8:	e340c000 	movt	r12, #0
     2bc:	e8bc000f 	ldm	r12!, {r0, r1, r2, r3}
     2c0:	e8ae000f 	stmia	lr!, {r0, r1, r2, r3}
     2c4:	e8bc000f 	ldm	r12!, {r0, r1, r2, r3}
     2c8:	e8ae000f 	stmia	lr!, {r0, r1, r2, r3}
     2cc:	e89c0003 	ldm	r12, {r0, r1}
     2d0:	e88e0003 	stm	lr, {r0, r1}
     2d4:	e3a09000 	mov	r9, #0
    int sum = 0;
    for(k = 0; k < 28; k++)
    {
      for(j = 0; j < 28; j++)
      {
        sum += weights[i][j][k]*(float)image[j][k];
     2d8:	e1a08009 	mov	r8, r9
     2dc:	ea000018 	b	344 <classify+0xa0>
     2e0:	eb000244 	bl	bf8 <__aeabi_i2f>
     2e4:	e1a0b000 	mov	r11, r0
     2e8:	e7d60004 	ldrb	r0, [r6, r4]
     2ec:	eb00023f 	bl	bf0 <__aeabi_ui2f>
     2f0:	e7951104 	ldr	r1, [r5, r4, lsl #2]
     2f4:	eb000276 	bl	cd4 <__aeabi_fmul>
     2f8:	e1a01000 	mov	r1, r0
     2fc:	e1a0000b 	mov	r0, r11
     300:	eb0001cb 	bl	a34 <__addsf3>
     304:	eb000330 	bl	fcc <__aeabi_f2iz>
     308:	e284401c 	add	r4, r4, #28
  for(i = 0; i < 10; i++)
  {
    int sum = 0;
    for(k = 0; k < 28; k++)
    {
      for(j = 0; j < 28; j++)
     30c:	e3540e31 	cmp	r4, #784	; 0x310
     310:	1afffff2 	bne	2e0 <classify+0x3c>
  int i, j, k;
  //Perform linear classification and populate array
  for(i = 0; i < 10; i++)
  {
    int sum = 0;
    for(k = 0; k < 28; k++)
     314:	e2877001 	add	r7, r7, #1
     318:	e2855004 	add	r5, r5, #4
     31c:	e357001c 	cmp	r7, #28
     320:	0a000002 	beq	330 <classify+0x8c>
typedef char  (*img_type)[28];

int max(int*, int); //parameters are array of ints and length of array

int classify(img_type image)
{
     324:	e1a04008 	mov	r4, r8
typedef float (*weight)[28];
typedef char  (*img_type)[28];

int max(int*, int); //parameters are array of ints and length of array

int classify(img_type image)
     328:	e08a6007 	add	r6, r10, r7
     32c:	eaffffeb 	b	2e0 <classify+0x3c>
      {
        sum += weights[i][j][k]*(float)image[j][k];
        //printf("%d ", (int) image[j][k]);
      }
    }
    output[i] = sum;
     330:	e28d3028 	add	r3, sp, #40	; 0x28
     334:	e7890003 	str	r0, [r9, r3]
     338:	e2899004 	add	r9, r9, #4
  int output[10];
  //Initialize weights
  weight weights[10] = {weights0, weights1, weights2, weights3, weights4, weights5, weights6, weights7, weights8, weights9};
  int i, j, k;
  //Perform linear classification and populate array
  for(i = 0; i < 10; i++)
     33c:	e3590028 	cmp	r9, #40	; 0x28
     340:	0a000003 	beq	354 <classify+0xb0>
     344:	e79d5009 	ldr	r5, [sp, r9]
    int sum = 0;
    for(k = 0; k < 28; k++)
    {
      for(j = 0; j < 28; j++)
      {
        sum += weights[i][j][k]*(float)image[j][k];
     348:	e1a07008 	mov	r7, r8
     34c:	e1a00008 	mov	r0, r8
     350:	eafffff3 	b	324 <classify+0x80>
      }
    }
    output[i] = sum;
  }
  //printf("\n");
  int digit = max(output,10);
     354:	e28d0028 	add	r0, sp, #40	; 0x28
     358:	e3a0100a 	mov	r1, #10
     35c:	ebffffbe 	bl	25c <max>
  return digit;
}
     360:	e28dd054 	add	sp, sp, #84	; 0x54
     364:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, r10, r11, pc}

00000368 <VGA_load_image_sdram>:
}

/***************************************************************
	Function to load and dispaly an image (240x320) on SDRAM
*************************************************************/
void VGA_load_image_sdram(short int image[][320]){
     368:	e92d0030 	push	{r4, r5}
	int offset, row, col;
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = 0; row <= 239; row++){
     36c:	e3a04000 	mov	r4, #0
}

/***************************************************************
	Function to load and dispaly an image (240x320) on SDRAM
*************************************************************/
void VGA_load_image_sdram(short int image[][320]){
     370:	e1a05004 	mov	r5, r4
     374:	ea000008 	b	39c <VGA_load_image_sdram+0x34>
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = 0; row <= 239; row++){
		for (col = 0; col <= 319; col++){
			offset = (row << 9) + col;						// compute offset
			*(pixel_buffer + offset) = (short)(image[row][col]);		// set pixel value
     378:	e19c20b3 	ldrh	r2, [r12, r3]
     37c:	e18120b3 	strh	r2, [r1, r3]
     380:	e2833002 	add	r3, r3, #2
void VGA_load_image_sdram(short int image[][320]){
	int offset, row, col;
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = 0; row <= 239; row++){
		for (col = 0; col <= 319; col++){
     384:	e3530d0a 	cmp	r3, #640	; 0x280
     388:	1afffffa 	bne	378 <VGA_load_image_sdram+0x10>
*************************************************************/
void VGA_load_image_sdram(short int image[][320]){
	int offset, row, col;
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = 0; row <= 239; row++){
     38c:	e2844001 	add	r4, r4, #1
     390:	e2800d0a 	add	r0, r0, #640	; 0x280
     394:	e35400f0 	cmp	r4, #240	; 0xf0
     398:	0a000004 	beq	3b0 <VGA_load_image_sdram+0x48>
		for (col = 0; col <= 319; col++){
			offset = (row << 9) + col;						// compute offset
			*(pixel_buffer + offset) = (short)(image[row][col]);		// set pixel value
     39c:	e1a0c000 	mov	r12, r0
}

/***************************************************************
	Function to load and dispaly an image (240x320) on SDRAM
*************************************************************/
void VGA_load_image_sdram(short int image[][320]){
     3a0:	e1a01504 	lsl	r1, r4, #10
     3a4:	e1a03005 	mov	r3, r5
     3a8:	e2811103 	add	r1, r1, #-1073741824	; 0xc0000000
     3ac:	eafffff1 	b	378 <VGA_load_image_sdram+0x10>
		for (col = 0; col <= 319; col++){
			offset = (row << 9) + col;						// compute offset
			*(pixel_buffer + offset) = (short)(image[row][col]);		// set pixel value
		}
	}
}
     3b0:	e8bd0030 	pop	{r4, r5}
     3b4:	e12fff1e 	bx	lr

000003b8 <VGA_load_number_sdram>:

/***************************************************************
	Function to load and dispaly a number (28x28 box) on SDRAM in the middle of the screen (100,100) to (127,127)
*************************************************************/
void VGA_load_number_sdram(short int image[][28]){
     3b8:	e92d00f0 	push	{r4, r5, r6, r7}
     3bc:	e280c036 	add	r12, r0, #54	; 0x36
	int offset, row, col;
	int i = 0, j = 0;
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = 106; row <= 146; row++){
     3c0:	e3a0606a 	mov	r6, #106	; 0x6a
/***************************************************************
	Function to load and dispaly a number (28x28 box) on SDRAM in the middle of the screen (100,100) to (127,127)
*************************************************************/
void VGA_load_number_sdram(short int image[][28]){
	int offset, row, col;
	int i = 0, j = 0;
     3c4:	e3a05000 	mov	r5, #0
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = 106; row <= 146; row++){
     3c8:	e300747c 	movw	r7, #1148	; 0x47c
     3cc:	ea00000a 	b	3fc <VGA_load_number_sdram+0x44>
}

/***************************************************************
	Function to load and dispaly a number (28x28 box) on SDRAM in the middle of the screen (100,100) to (127,127)
*************************************************************/
void VGA_load_number_sdram(short int image[][28]){
     3d0:	e0842003 	add	r2, r4, r3
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = 106; row <= 146; row++){
		for (col = 146; col <= 173; col++){
			offset = (row << 9) + col;						// compute offset
			*(pixel_buffer + offset) = (short)(image[i][j++]);		// set pixel value
     3d4:	e1f310b2 	ldrh	r1, [r3, #2]!
     3d8:	e1c210b0 	strh	r1, [r2]
	int offset, row, col;
	int i = 0, j = 0;
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = 106; row <= 146; row++){
		for (col = 146; col <= 173; col++){
     3dc:	e153000c 	cmp	r3, r12
     3e0:	1afffffa 	bne	3d0 <VGA_load_number_sdram+0x18>
     3e4:	e285501c 	add	r5, r5, #28
void VGA_load_number_sdram(short int image[][28]){
	int offset, row, col;
	int i = 0, j = 0;
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = 106; row <= 146; row++){
     3e8:	e2866001 	add	r6, r6, #1
     3ec:	e2800038 	add	r0, r0, #56	; 0x38
     3f0:	e28cc070 	add	r12, r12, #112	; 0x70
     3f4:	e1550007 	cmp	r5, r7
     3f8:	0a000006 	beq	418 <VGA_load_number_sdram+0x60>
}

/***************************************************************
	Function to load and dispaly a number (28x28 box) on SDRAM in the middle of the screen (100,100) to (127,127)
*************************************************************/
void VGA_load_number_sdram(short int image[][28]){
     3fc:	e2453001 	sub	r3, r5, #1
     400:	e0803083 	add	r3, r0, r3, lsl #1
     404:	e0604506 	rsb	r4, r0, r6, lsl #10
     408:	e0444085 	sub	r4, r4, r5, lsl #1
     40c:	e2844f49 	add	r4, r4, #292	; 0x124
     410:	e284410b 	add	r4, r4, #-1073741822	; 0xc0000002
     414:	eaffffed 	b	3d0 <VGA_load_number_sdram+0x18>
			offset = (row << 9) + col;						// compute offset
			*(pixel_buffer + offset) = (short)(image[i][j++]);		// set pixel value
		}
		i++;
	}
}
     418:	e8bd00f0 	pop	{r4, r5, r6, r7}
     41c:	e12fff1e 	bx	lr

00000420 <VGA_text>:
void VGA_text(int x, int y, char * text_ptr){
	int offset;
	char * character_buffer = (char *)FPGA_CHAR_BASE;	// VGA character buffer

	/* compute offset and set character */
	offset = (y << 7) + x;
     420:	e0801381 	add	r1, r0, r1, lsl #7
	while (*(text_ptr)){// NULL character = end of array
     424:	e5d23000 	ldrb	r3, [r2]
     428:	e3530000 	cmp	r3, #0
     42c:	012fff1e 	bxeq	lr
/***************************************************************
	Function to draw a a string of text (NULL terminated)
	(x, y): coordinate of first character in the character buffer
	resolution of character buffer = 80x60
*************************************************************/
void VGA_text(int x, int y, char * text_ptr){
     430:	e28114c9 	add	r1, r1, #-922746880	; 0xc9000000
	char * character_buffer = (char *)FPGA_CHAR_BASE;	// VGA character buffer

	/* compute offset and set character */
	offset = (y << 7) + x;
	while (*(text_ptr)){// NULL character = end of array
		*(character_buffer + offset) = *(text_ptr);
     434:	e4c13001 	strb	r3, [r1], #1
	int offset;
	char * character_buffer = (char *)FPGA_CHAR_BASE;	// VGA character buffer

	/* compute offset and set character */
	offset = (y << 7) + x;
	while (*(text_ptr)){// NULL character = end of array
     438:	e5f23001 	ldrb	r3, [r2, #1]!
     43c:	e3530000 	cmp	r3, #0
     440:	1afffffb 	bne	434 <VGA_text+0x14>
     444:	e12fff1e 	bx	lr

00000448 <VGA_load_sdram>:
		++offset;
	}
}

//Draws a colored box from (top_x to bot_x) and (top_y to bot_y)
void VGA_load_sdram(int top_x,int bot_x, int top_y, int bot_y,short color){
     448:	e92d0030 	push	{r4, r5}
     44c:	e1dd50f8 	ldrsh	r5, [sp, #8]
	int offset, row, col;
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = top_x; row <= bot_x; row++){
     450:	e1500001 	cmp	r0, r1
     454:	da000007 	ble	478 <VGA_load_sdram+0x30>
     458:	ea00000d 	b	494 <VGA_load_sdram+0x4c>
		for (col = top_y; col <= bot_y; col++){
			offset = (row << 9) + col;						// compute offset
			*(pixel_buffer + offset) = color;		// set pixel value
     45c:	e0c450b2 	strh	r5, [r4], #2
void VGA_load_sdram(int top_x,int bot_x, int top_y, int bot_y,short color){
	int offset, row, col;
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = top_x; row <= bot_x; row++){
		for (col = top_y; col <= bot_y; col++){
     460:	e28cc001 	add	r12, r12, #1
     464:	e153000c 	cmp	r3, r12
     468:	aafffffb 	bge	45c <VGA_load_sdram+0x14>
//Draws a colored box from (top_x to bot_x) and (top_y to bot_y)
void VGA_load_sdram(int top_x,int bot_x, int top_y, int bot_y,short color){
	int offset, row, col;
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = top_x; row <= bot_x; row++){
     46c:	e2800001 	add	r0, r0, #1
     470:	e1510000 	cmp	r1, r0
     474:	ba000006 	blt	494 <VGA_load_sdram+0x4c>
		for (col = top_y; col <= bot_y; col++){
     478:	e1520003 	cmp	r2, r3
     47c:	cafffffa 	bgt	46c <VGA_load_sdram+0x24>
		++offset;
	}
}

//Draws a colored box from (top_x to bot_x) and (top_y to bot_y)
void VGA_load_sdram(int top_x,int bot_x, int top_y, int bot_y,short color){
     480:	e0824480 	add	r4, r2, r0, lsl #9
     484:	e1a04084 	lsl	r4, r4, #1
     488:	e2844103 	add	r4, r4, #-1073741824	; 0xc0000000
     48c:	e1a0c002 	mov	r12, r2
     490:	eafffff1 	b	45c <VGA_load_sdram+0x14>
		for (col = top_y; col <= bot_y; col++){
			offset = (row << 9) + col;						// compute offset
			*(pixel_buffer + offset) = color;		// set pixel value
		}
	}
}
     494:	e8bd0030 	pop	{r4, r5}
     498:	e12fff1e 	bx	lr

0000049c <VGA_loadInit>:

//Draws a 28x28 array based on the coords given (top_x to top_x+27) and (top_y to top_y+27)
void VGA_loadInit(int top_x,int top_y, short int img[][28]){
     49c:	e92d05f0 	push	{r4, r5, r6, r7, r8, r10}
	int offset, row, col;
	int i = 0, j = 0;
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = top_x; row < top_x+28; row++)
     4a0:	e280301c 	add	r3, r0, #28
     4a4:	e1500003 	cmp	r0, r3
     4a8:	aa00001b 	bge	51c <VGA_loadInit+0x80>
     4ac:	e1a06002 	mov	r6, r2
}

//Draws a 28x28 array based on the coords given (top_x to top_x+27) and (top_y to top_y+27)
void VGA_loadInit(int top_x,int top_y, short int img[][28]){
	int offset, row, col;
	int i = 0, j = 0;
     4b0:	e3a07000 	mov	r7, #0
     4b4:	e1a08007 	mov	r8, r7
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = top_x; row < top_x+28; row++)
	{
		for (col = top_y; col < top_y+28; col++)
     4b8:	e281a01c 	add	r10, r1, #28
     4bc:	ea000009 	b	4e8 <VGA_loadInit+0x4c>
		}
	}
}

//Draws a 28x28 array based on the coords given (top_x to top_x+27) and (top_y to top_y+27)
void VGA_loadInit(int top_x,int top_y, short int img[][28]){
     4c0:	e0842003 	add	r2, r4, r3
	for (row = top_x; row < top_x+28; row++)
	{
		for (col = top_y; col < top_y+28; col++)
		{
			offset = (row << 9) + col;						// compute offset
			*(pixel_buffer + offset) = img[i][j++];		// set pixel value
     4c4:	e1f3c0b2 	ldrh	r12, [r3, #2]!
     4c8:	e1c2c0b0 	strh	r12, [r2]
	int i = 0, j = 0;
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = top_x; row < top_x+28; row++)
	{
		for (col = top_y; col < top_y+28; col++)
     4cc:	e1530005 	cmp	r3, r5
     4d0:	1afffffa 	bne	4c0 <VGA_loadInit+0x24>
     4d4:	e288801c 	add	r8, r8, #28
		{
			offset = (row << 9) + col;						// compute offset
			*(pixel_buffer + offset) = img[i][j++];		// set pixel value
		}
		i++;
     4d8:	e2877001 	add	r7, r7, #1
     4dc:	e2866038 	add	r6, r6, #56	; 0x38
void VGA_loadInit(int top_x,int top_y, short int img[][28]){
	int offset, row, col;
	int i = 0, j = 0;
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = top_x; row < top_x+28; row++)
     4e0:	e357001c 	cmp	r7, #28
     4e4:	0a00000c 	beq	51c <VGA_loadInit+0x80>
		}
	}
}

//Draws a 28x28 array based on the coords given (top_x to top_x+27) and (top_y to top_y+27)
void VGA_loadInit(int top_x,int top_y, short int img[][28]){
     4e8:	e0872000 	add	r2, r7, r0
	int i = 0, j = 0;
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = top_x; row < top_x+28; row++)
	{
		for (col = top_y; col < top_y+28; col++)
     4ec:	e151000a 	cmp	r1, r10
     4f0:	aafffff8 	bge	4d8 <VGA_loadInit+0x3c>
		}
	}
}

//Draws a 28x28 array based on the coords given (top_x to top_x+27) and (top_y to top_y+27)
void VGA_loadInit(int top_x,int top_y, short int img[][28]){
     4f4:	e2483001 	sub	r3, r8, #1
     4f8:	e0863083 	add	r3, r6, r3, lsl #1
     4fc:	e1a04088 	lsl	r4, r8, #1
     500:	e2865036 	add	r5, r6, #54	; 0x36
     504:	e0855004 	add	r5, r5, r4
     508:	e0812482 	add	r2, r1, r2, lsl #9
     50c:	e0662082 	rsb	r2, r6, r2, lsl #1
     510:	e0644002 	rsb	r4, r4, r2
     514:	e284410b 	add	r4, r4, #-1073741822	; 0xc0000002
     518:	eaffffe8 	b	4c0 <VGA_loadInit+0x24>
			offset = (row << 9) + col;						// compute offset
			*(pixel_buffer + offset) = img[i][j++];		// set pixel value
		}
		i++;
	}
}
     51c:	e8bd05f0 	pop	{r4, r5, r6, r7, r8, r10}
     520:	e12fff1e 	bx	lr

00000524 <VGA_loadImage>:

//Draws a 28x28 array based on the coords given (top_x to top_x+27) and (top_y to top_y+27)
void VGA_loadImage(int top_x,int top_y, short int img[][28]){
     524:	e92d05f0 	push	{r4, r5, r6, r7, r8, r10}
	int offset, row, col;
	int i = 0, j = 0;
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = top_x; row < top_x+28; row++)
     528:	e280301c 	add	r3, r0, #28
     52c:	e1500003 	cmp	r0, r3
     530:	aa00001b 	bge	5a4 <VGA_loadImage+0x80>
     534:	e1a06002 	mov	r6, r2
}

//Draws a 28x28 array based on the coords given (top_x to top_x+27) and (top_y to top_y+27)
void VGA_loadImage(int top_x,int top_y, short int img[][28]){
	int offset, row, col;
	int i = 0, j = 0;
     538:	e3a07000 	mov	r7, #0
     53c:	e1a08007 	mov	r8, r7
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = top_x; row < top_x+28; row++)
	{
		for (col = top_y; col < top_y+28; col++)
     540:	e281a01c 	add	r10, r1, #28
     544:	ea000009 	b	570 <VGA_loadImage+0x4c>
		i++;
	}
}

//Draws a 28x28 array based on the coords given (top_x to top_x+27) and (top_y to top_y+27)
void VGA_loadImage(int top_x,int top_y, short int img[][28]){
     548:	e0842003 	add	r2, r4, r3
	for (row = top_x; row < top_x+28; row++)
	{
		for (col = top_y; col < top_y+28; col++)
		{
			offset = (row << 9) + col;						// compute offset
			*(pixel_buffer + offset) = img[i][j++];		// set pixel value
     54c:	e1f3c0b2 	ldrh	r12, [r3, #2]!
     550:	e1c2c0b0 	strh	r12, [r2]
	int i = 0, j = 0;
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = top_x; row < top_x+28; row++)
	{
		for (col = top_y; col < top_y+28; col++)
     554:	e1530005 	cmp	r3, r5
     558:	1afffffa 	bne	548 <VGA_loadImage+0x24>
     55c:	e288801c 	add	r8, r8, #28
		{
			offset = (row << 9) + col;						// compute offset
			*(pixel_buffer + offset) = img[i][j++];		// set pixel value
		}
		i++;
     560:	e2877001 	add	r7, r7, #1
     564:	e2866038 	add	r6, r6, #56	; 0x38
void VGA_loadImage(int top_x,int top_y, short int img[][28]){
	int offset, row, col;
	int i = 0, j = 0;
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = top_x; row < top_x+28; row++)
     568:	e357001c 	cmp	r7, #28
     56c:	0a00000c 	beq	5a4 <VGA_loadImage+0x80>
		i++;
	}
}

//Draws a 28x28 array based on the coords given (top_x to top_x+27) and (top_y to top_y+27)
void VGA_loadImage(int top_x,int top_y, short int img[][28]){
     570:	e0872000 	add	r2, r7, r0
	int i = 0, j = 0;
	volatile short * pixel_buffer = (short *)SDRAM_BASE;	//  SRAM buffer
	/* assume that the box coordinates are valid */
	for (row = top_x; row < top_x+28; row++)
	{
		for (col = top_y; col < top_y+28; col++)
     574:	e151000a 	cmp	r1, r10
     578:	aafffff8 	bge	560 <VGA_loadImage+0x3c>
		i++;
	}
}

//Draws a 28x28 array based on the coords given (top_x to top_x+27) and (top_y to top_y+27)
void VGA_loadImage(int top_x,int top_y, short int img[][28]){
     57c:	e2483001 	sub	r3, r8, #1
     580:	e0863083 	add	r3, r6, r3, lsl #1
     584:	e1a04088 	lsl	r4, r8, #1
     588:	e2865036 	add	r5, r6, #54	; 0x36
     58c:	e0855004 	add	r5, r5, r4
     590:	e0812482 	add	r2, r1, r2, lsl #9
     594:	e0662082 	rsb	r2, r6, r2, lsl #1
     598:	e0644002 	rsb	r4, r4, r2
     59c:	e284410b 	add	r4, r4, #-1073741822	; 0xc0000002
     5a0:	eaffffe8 	b	548 <VGA_loadImage+0x24>
			offset = (row << 9) + col;						// compute offset
			*(pixel_buffer + offset) = img[i][j++];		// set pixel value
		}
		i++;
	}
}
     5a4:	e8bd05f0 	pop	{r4, r5, r6, r7, r8, r10}
     5a8:	e12fff1e 	bx	lr

000005ac <VGA_box>:

void VGA_box(int x1, int y1, int x2, int y2, short pixel_color){
     5ac:	e92d0030 	push	{r4, r5}
     5b0:	e1dd50f8 	ldrsh	r5, [sp, #8]
    int offset, row, col;
    short *pixel_buffer = (short *)FPGA_ONCHIP_BASE; // pixel buffer
    /* assume that the box coordinates are valid */
    for (row = y1; row <= y2; row++){
     5b4:	e1510003 	cmp	r1, r3
     5b8:	da000007 	ble	5dc <VGA_box+0x30>
     5bc:	ea00000d 	b	5f8 <VGA_box+0x4c>
        for (col = x1; col <= x2; col++){
            offset = (row << 9) + col;
            *(pixel_buffer + offset) = (short)pixel_color;
     5c0:	e1e450b2 	strh	r5, [r4, #2]!
void VGA_box(int x1, int y1, int x2, int y2, short pixel_color){
    int offset, row, col;
    short *pixel_buffer = (short *)FPGA_ONCHIP_BASE; // pixel buffer
    /* assume that the box coordinates are valid */
    for (row = y1; row <= y2; row++){
        for (col = x1; col <= x2; col++){
     5c4:	e28cc001 	add	r12, r12, #1
     5c8:	e152000c 	cmp	r2, r12
     5cc:	aafffffb 	bge	5c0 <VGA_box+0x14>

void VGA_box(int x1, int y1, int x2, int y2, short pixel_color){
    int offset, row, col;
    short *pixel_buffer = (short *)FPGA_ONCHIP_BASE; // pixel buffer
    /* assume that the box coordinates are valid */
    for (row = y1; row <= y2; row++){
     5d0:	e2811001 	add	r1, r1, #1
     5d4:	e1530001 	cmp	r3, r1
     5d8:	ba000006 	blt	5f8 <VGA_box+0x4c>
        for (col = x1; col <= x2; col++){
     5dc:	e1500002 	cmp	r0, r2
     5e0:	cafffffa 	bgt	5d0 <VGA_box+0x24>
		}
		i++;
	}
}

void VGA_box(int x1, int y1, int x2, int y2, short pixel_color){
     5e4:	e0804481 	add	r4, r0, r1, lsl #9
     5e8:	e1a04084 	lsl	r4, r4, #1
     5ec:	e244438e 	sub	r4, r4, #939524098	; 0x38000002
     5f0:	e1a0c000 	mov	r12, r0
     5f4:	eafffff1 	b	5c0 <VGA_box+0x14>
        for (col = x1; col <= x2; col++){
            offset = (row << 9) + col;
            *(pixel_buffer + offset) = (short)pixel_color;
        }
    }
}
     5f8:	e8bd0030 	pop	{r4, r5}
     5fc:	e12fff1e 	bx	lr

00000600 <VGA_outline_x>:
void VGA_outline_x(int x1, int y1, short pixel_color){
    int offset, row, col;
    short *pixel_buffer = (short *)FPGA_ONCHIP_BASE; // pixel buffer
    /* assume that the box coordinates are valid */
	col = y1;
	for (row = x1; row <= x1+29; row++){
     600:	e280c01d 	add	r12, r0, #29
     604:	e150000c 	cmp	r0, r12
     608:	c12fff1e 	bxgt	lr
		offset = (row << 9) + col;
		*(pixel_buffer + offset) = (short)pixel_color;
     60c:	e0813480 	add	r3, r1, r0, lsl #9
     610:	e1a03083 	lsl	r3, r3, #1
     614:	e2833332 	add	r3, r3, #-939524096	; 0xc8000000
     618:	e1c320b0 	strh	r2, [r3]
void VGA_outline_x(int x1, int y1, short pixel_color){
    int offset, row, col;
    short *pixel_buffer = (short *)FPGA_ONCHIP_BASE; // pixel buffer
    /* assume that the box coordinates are valid */
	col = y1;
	for (row = x1; row <= x1+29; row++){
     61c:	e2800001 	add	r0, r0, #1
     620:	e150000c 	cmp	r0, r12
     624:	dafffff8 	ble	60c <VGA_outline_x+0xc>
     628:	e12fff1e 	bx	lr

0000062c <VGA_outline_y>:
void VGA_outline_y(int x1, int y1, short pixel_color){
    int offset, row, col;
    short *pixel_buffer = (short *)FPGA_ONCHIP_BASE; // pixel buffer
    /* assume that the box coordinates are valid */
	row = x1;
	for (col = y1; col <= y1+29; col++){
     62c:	e281c01d 	add	r12, r1, #29
     630:	e151000c 	cmp	r1, r12
     634:	c12fff1e 	bxgt	lr
	}
}
/*
 * (row, col, color) for a 29 pixel long horizontal line
 */
void VGA_outline_y(int x1, int y1, short pixel_color){
     638:	e0813480 	add	r3, r1, r0, lsl #9
     63c:	e1a03083 	lsl	r3, r3, #1
     640:	e243338e 	sub	r3, r3, #939524098	; 0x38000002
    short *pixel_buffer = (short *)FPGA_ONCHIP_BASE; // pixel buffer
    /* assume that the box coordinates are valid */
	row = x1;
	for (col = y1; col <= y1+29; col++){
		offset = (row << 9) + col;
		*(pixel_buffer + offset) = (short)pixel_color;
     644:	e1e320b2 	strh	r2, [r3, #2]!
void VGA_outline_y(int x1, int y1, short pixel_color){
    int offset, row, col;
    short *pixel_buffer = (short *)FPGA_ONCHIP_BASE; // pixel buffer
    /* assume that the box coordinates are valid */
	row = x1;
	for (col = y1; col <= y1+29; col++){
     648:	e2811001 	add	r1, r1, #1
     64c:	e151000c 	cmp	r1, r12
     650:	dafffffb 	ble	644 <VGA_outline_y+0x18>
     654:	e12fff1e 	bx	lr

00000658 <updateInput>:
	}
}
/**
 * Updates the global var networkInput by pulling a 28x28 box that goes from (106,146) to (133,173) (the center of the box; where the yellow box is drawn)
 */
void updateInput(){
     658:	e92d00f0 	push	{r4, r5, r6, r7}
	int o_set = 0, row, col;
	int i = 0, j = 0;
	volatile short * fpga_chip = (short *) FPGA_ONCHIP_BASE;	//  on-chip buffer
	//106+27, 146+27
	for (row = 106; row <= 133; row++){
     65c:	e3a0406a 	mov	r4, #106	; 0x6a
/**
 * Updates the global var networkInput by pulling a 28x28 box that goes from (106,146) to (133,173) (the center of the box; where the yellow box is drawn)
 */
void updateInput(){
	int o_set = 0, row, col;
	int i = 0, j = 0;
     660:	e3a0c000 	mov	r12, #0
	}
}
/**
 * Updates the global var networkInput by pulling a 28x28 box that goes from (106,146) to (133,173) (the center of the box; where the yellow box is drawn)
 */
void updateInput(){
     664:	e3015a94 	movw	r5, #6804	; 0x1a94
     668:	e3405011 	movt	r5, #17
     66c:	e2857036 	add	r7, r5, #54	; 0x36
     670:	e2656f49 	rsb	r6, r5, #292	; 0x124
     674:	e28663b2 	add	r6, r6, #-939524094	; 0xc8000002
     678:	ea000007 	b	69c <updateInput+0x44>
	volatile short * fpga_chip = (short *) FPGA_ONCHIP_BASE;	//  on-chip buffer
	//106+27, 146+27
	for (row = 106; row <= 133; row++){
		for (col = 146; col <= 173; col++){
			o_set = (row << 9) + col;						// compute offset
			initIMG[i][j++] = *(fpga_chip+o_set);
     67c:	e19120b3 	ldrh	r2, [r1, r3]
     680:	e1e320b2 	strh	r2, [r3, #2]!
	int o_set = 0, row, col;
	int i = 0, j = 0;
	volatile short * fpga_chip = (short *) FPGA_ONCHIP_BASE;	//  on-chip buffer
	//106+27, 146+27
	for (row = 106; row <= 133; row++){
		for (col = 146; col <= 173; col++){
     684:	e1530000 	cmp	r3, r0
     688:	1afffffb 	bne	67c <updateInput+0x24>
     68c:	e28cc01c 	add	r12, r12, #28
void updateInput(){
	int o_set = 0, row, col;
	int i = 0, j = 0;
	volatile short * fpga_chip = (short *) FPGA_ONCHIP_BASE;	//  on-chip buffer
	//106+27, 146+27
	for (row = 106; row <= 133; row++){
     690:	e2844001 	add	r4, r4, #1
     694:	e35c0e31 	cmp	r12, #784	; 0x310
     698:	0a000009 	beq	6c4 <updateInput+0x6c>
	}
}
/**
 * Updates the global var networkInput by pulling a 28x28 box that goes from (106,146) to (133,173) (the center of the box; where the yellow box is drawn)
 */
void updateInput(){
     69c:	e244306a 	sub	r3, r4, #106	; 0x6a
     6a0:	e0633183 	rsb	r3, r3, r3, lsl #3
     6a4:	e08c3103 	add	r3, r12, r3, lsl #2
     6a8:	e0853083 	add	r3, r5, r3, lsl #1
     6ac:	e2433002 	sub	r3, r3, #2
     6b0:	e087010c 	add	r0, r7, r12, lsl #2
     6b4:	e06c1484 	rsb	r1, r12, r4, lsl #9
     6b8:	e06c1001 	rsb	r1, r12, r1
     6bc:	e0861081 	add	r1, r6, r1, lsl #1
     6c0:	eaffffed 	b	67c <updateInput+0x24>
			o_set = (row << 9) + col;						// compute offset
			initIMG[i][j++] = *(fpga_chip+o_set);
		}
		i++;
	}
}
     6c4:	e8bd00f0 	pop	{r4, r5, r6, r7}
     6c8:	e12fff1e 	bx	lr

000006cc <findAverage>:
short findAverage(short img){
    short int red, green, blue, avg;
    red = (img & RED) >> 11;
    green = (img & GREEN) >> 5;
    blue = img & BLUE;
    avg = (red + green + blue) / 3;
     6cc:	e7e425d0 	ubfx	r2, r0, #11, #5
     6d0:	e7e532d0 	ubfx	r3, r0, #5, #6
     6d4:	e0823003 	add	r3, r2, r3
     6d8:	e200001f 	and	r0, r0, #31
     6dc:	e0830000 	add	r0, r3, r0
     6e0:	e3053556 	movw	r3, #21846	; 0x5556
     6e4:	e3453555 	movt	r3, #21845	; 0x5555
    return avg;
}
     6e8:	e0c02093 	smull	r2, r0, r3, r0
     6ec:	e12fff1e 	bx	lr

000006f0 <RAMtoClassifier>:
}

/**
 * Converts the RRRR RGGG GGGB BBBB (16 bit short) into a 8 bit grayscale value (0-255 is the amount of gray present) to pass to the classifier
*/
void RAMtoClassifier(short int ramIMG[][28]){
     6f0:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
     6f4:	e24dd00c 	sub	sp, sp, #12
     6f8:	e58d0004 	str	r0, [sp, #4]
			testThr = (red << 11) | (green << 6) | blue;
			if (gray < 127){
				gray = 0;
				testThr = 0x0000;
			} else {
				gray = 0xFF;
     6fc:	e3a02000 	mov	r2, #0
     700:	e58d2000 	str	r2, [sp]
    int offset, row, col, red, blue, green;
    short gray, testThr;
	//Upscale the value by three to extend the range from (0 to 41) to (0 to 255) (256/42 = 6)
	int scaleVal = 6;
    short *pixel_buffer = (short *)SDRAM_BASE; // pixel buffer
    for (row = 0; row <= 27; row++){
     704:	e1a0b002 	mov	r11, r2
}

/**
 * Converts the RRRR RGGG GGGB BBBB (16 bit short) into a 8 bit grayscale value (0-255 is the amount of gray present) to pass to the classifier
*/
void RAMtoClassifier(short int ramIMG[][28]){
     708:	e1a06002 	mov	r6, r2
			if (gray < 127){
				gray = 0;
				testThr = 0x0000;
			} else {
				gray = 0xFF;
				testThr = 0xFFFF;
     70c:	e30f9fff 	movw	r9, #65535	; 0xffff
			testThr = (red << 11) | (green << 6) | blue;
			if (gray < 127){
				gray = 0;
				testThr = 0x0000;
			} else {
				gray = 0xFF;
     710:	e3a0a0ff 	mov	r10, #255	; 0xff
     714:	ea000013 	b	768 <RAMtoClassifier+0x78>
	int scaleVal = 6;
    short *pixel_buffer = (short *)SDRAM_BASE; // pixel buffer
    for (row = 0; row <= 27; row++){
        for (col = 0; col <= 27; col++){
            offset = (row << 9) + col;
            gray = findAverage(ramIMG[row][col]);
     718:	e19800f4 	ldrsh	r0, [r8, r4]
     71c:	ebffffea 	bl	6cc <findAverage>
			testThr = gray;
            gray = gray*scaleVal;
     720:	e0800080 	add	r0, r0, r0, lsl #1
				red = gray&0x1f;
				green = gray&0x3f;
				blue = gray&0x1f;
			}
			testThr = (red << 11) | (green << 6) | blue;
			if (gray < 127){
     724:	e1a00880 	lsl	r0, r0, #17
     728:	e350087e 	cmp	r0, #8257536	; 0x7e0000
				gray = 0;
				testThr = 0x0000;
     72c:	d1a03006 	movle	r3, r6
				green = gray&0x3f;
				blue = gray&0x1f;
			}
			testThr = (red << 11) | (green << 6) | blue;
			if (gray < 127){
				gray = 0;
     730:	d1a02006 	movle	r2, r6
				testThr = 0x0000;
			} else {
				gray = 0xFF;
				testThr = 0xFFFF;
     734:	c1a03009 	movgt	r3, r9
			testThr = (red << 11) | (green << 6) | blue;
			if (gray < 127){
				gray = 0;
				testThr = 0x0000;
			} else {
				gray = 0xFF;
     738:	c1a0200a 	movgt	r2, r10
				testThr = 0xFFFF;
			}
			networkInput[row][col] = (char) gray;
     73c:	e5e52001 	strb	r2, [r5, #1]!
			testThresh[row][col] = testThr;
     740:	e18730b4 	strh	r3, [r7, r4]
     744:	e2844002 	add	r4, r4, #2
    short gray, testThr;
	//Upscale the value by three to extend the range from (0 to 41) to (0 to 255) (256/42 = 6)
	int scaleVal = 6;
    short *pixel_buffer = (short *)SDRAM_BASE; // pixel buffer
    for (row = 0; row <= 27; row++){
        for (col = 0; col <= 27; col++){
     748:	e3540038 	cmp	r4, #56	; 0x38
     74c:	1afffff1 	bne	718 <RAMtoClassifier+0x28>
    int offset, row, col, red, blue, green;
    short gray, testThr;
	//Upscale the value by three to extend the range from (0 to 41) to (0 to 255) (256/42 = 6)
	int scaleVal = 6;
    short *pixel_buffer = (short *)SDRAM_BASE; // pixel buffer
    for (row = 0; row <= 27; row++){
     750:	e28bb001 	add	r11, r11, #1
     754:	e59d3000 	ldr	r3, [sp]
     758:	e2833038 	add	r3, r3, #56	; 0x38
     75c:	e58d3000 	str	r3, [sp]
     760:	e35b001c 	cmp	r11, #28
     764:	0a00000a 	beq	794 <RAMtoClassifier+0xa4>
}

/**
 * Converts the RRRR RGGG GGGB BBBB (16 bit short) into a 8 bit grayscale value (0-255 is the amount of gray present) to pass to the classifier
*/
void RAMtoClassifier(short int ramIMG[][28]){
     768:	e59d2004 	ldr	r2, [sp, #4]
     76c:	e59d3000 	ldr	r3, [sp]
     770:	e0828003 	add	r8, r2, r3
     774:	e06b518b 	rsb	r5, r11, r11, lsl #3
     778:	e59f201c 	ldr	r2, [pc, #28]	; 79c <RAMtoClassifier+0xac>
     77c:	e0825105 	add	r5, r2, r5, lsl #2
     780:	e2455001 	sub	r5, r5, #1
     784:	e1a04006 	mov	r4, r6
     788:	e2422e62 	sub	r2, r2, #1568	; 0x620
     78c:	e0837002 	add	r7, r3, r2
     790:	eaffffe0 	b	718 <RAMtoClassifier+0x28>
			}
			networkInput[row][col] = (char) gray;
			testThresh[row][col] = testThr;
        }
    }
}
     794:	e28dd00c 	add	sp, sp, #12
     798:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, r10, r11, pc}
     79c:	001126d4 	.word	0x001126d4

000007a0 <displayConversion>:
}

/**
 * Shifts the average value (0 to 41) to the 6 bit Green field (0 to 63)
*/
void displayConversion(){
     7a0:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, r10, lr}
     7a4:	e3a07000 	mov	r7, #0
     7a8:	e1a09007 	mov	r9, r7
     7ac:	e3018a94 	movw	r8, #6804	; 0x1a94
     7b0:	e3408011 	movt	r8, #17
     7b4:	e288aef5 	add	r10, r8, #3920	; 0xf50
     7b8:	ea000009 	b	7e4 <displayConversion+0x44>
    int row, col;
    short gray;
    for (row = 0; row <= 27; row++){
        for (col = 0; col <= 27; col++){
            gray = findAverage(initIMG[row][col]);
     7bc:	e19600f4 	ldrsh	r0, [r6, r4]
     7c0:	ebffffc1 	bl	6cc <findAverage>
            conversion[row][col] = gray << 5;
     7c4:	e1a00280 	lsl	r0, r0, #5
     7c8:	e18500b4 	strh	r0, [r5, r4]
     7cc:	e2844002 	add	r4, r4, #2
*/
void displayConversion(){
    int row, col;
    short gray;
    for (row = 0; row <= 27; row++){
        for (col = 0; col <= 27; col++){
     7d0:	e3540038 	cmp	r4, #56	; 0x38
     7d4:	1afffff8 	bne	7bc <displayConversion+0x1c>
     7d8:	e2877038 	add	r7, r7, #56	; 0x38
 * Shifts the average value (0 to 41) to the 6 bit Green field (0 to 63)
*/
void displayConversion(){
    int row, col;
    short gray;
    for (row = 0; row <= 27; row++){
     7dc:	e3570e62 	cmp	r7, #1568	; 0x620
     7e0:	08bd87f0 	popeq	{r4, r5, r6, r7, r8, r9, r10, pc}
}

/**
 * Shifts the average value (0 to 41) to the 6 bit Green field (0 to 63)
*/
void displayConversion(){
     7e4:	e1a04009 	mov	r4, r9
     7e8:	e0886007 	add	r6, r8, r7
     7ec:	e087500a 	add	r5, r7, r10
     7f0:	eafffff1 	b	7bc <displayConversion+0x1c>

000007f4 <main>:
short initIMG[28][28]; //Holds the value pulled from the yellow box of the ON_CHIP buffer (Where the number will be)
char  networkInput[28][28]; //Converted equiv of initIMG to pass to the classifier
short conversion[28][28]; //Contains the green equivalent of networkInput
short testThresh[28][28]; //Contains a threshold/clamped equivalent of initIMG

int main(void){
     7f4:	e92d45f0 	push	{r4, r5, r6, r7, r8, r10, lr}
     7f8:	e24dd044 	sub	sp, sp, #68	; 0x44
	volatile int * VGA_DMA_CONTROL_ptr  = (int *) PIXEL_BUF_CTRL_BASE;
	volatile int row, col;
	volatile int show_live_video;
	volatile int * LED_ptr = LEDR_BASE;

	char text[] = "EC463 USNA MICROCOMPUTER INTERFACING FINAL PROJECT\0";
     7fc:	e1a0c00d 	mov	r12, sp
     800:	e59fe21c 	ldr	lr, [pc, #540]	; a24 <main+0x230>
     804:	e8be000f 	ldm	lr!, {r0, r1, r2, r3}
     808:	e8ac000f 	stmia	r12!, {r0, r1, r2, r3}
     80c:	e8be000f 	ldm	lr!, {r0, r1, r2, r3}
     810:	e8ac000f 	stmia	r12!, {r0, r1, r2, r3}
     814:	e8be000f 	ldm	lr!, {r0, r1, r2, r3}
     818:	e8ac000f 	stmia	r12!, {r0, r1, r2, r3}
     81c:	e59e3000 	ldr	r3, [lr]
     820:	e58c3000 	str	r3, [r12]
	char text2[] = "EC463 - DIGIT CLASSIFIER\0";
	char text3[] = "                        \0";
	/* Write a text string to VGA */
	VGA_text(20, 1, text);
     824:	e3a00014 	mov	r0, #20
     828:	e3a01001 	mov	r1, #1
     82c:	e1a0200d 	mov	r2, sp
     830:	ebfffefa 	bl	420 <VGA_text>

	//generate a blue screen for SDRAM buffer
	short blue[240][320];
	for (row = 0; row <= 239; row++){
     834:	e3a03000 	mov	r3, #0
     838:	e58d303c 	str	r3, [sp, #60]	; 0x3c
     83c:	e59d303c 	ldr	r3, [sp, #60]	; 0x3c
     840:	e35300ef 	cmp	r3, #239	; 0xef
     844:	ca000013 	bgt	898 <main+0xa4>
		for (col = 0; col <= 319; col++){
     848:	e3a01000 	mov	r1, #0
     84c:	e300213f 	movw	r2, #319	; 0x13f
     850:	e58d1038 	str	r1, [sp, #56]	; 0x38
     854:	e59d3038 	ldr	r3, [sp, #56]	; 0x38
     858:	e1530002 	cmp	r3, r2
     85c:	ca000007 	bgt	880 <main+0x8c>
			blue[row][col] = 0x001F;
     860:	e59d303c 	ldr	r3, [sp, #60]	; 0x3c
     864:	e59d3038 	ldr	r3, [sp, #56]	; 0x38
	VGA_text(20, 1, text);

	//generate a blue screen for SDRAM buffer
	short blue[240][320];
	for (row = 0; row <= 239; row++){
		for (col = 0; col <= 319; col++){
     868:	e59d3038 	ldr	r3, [sp, #56]	; 0x38
     86c:	e2833001 	add	r3, r3, #1
     870:	e58d3038 	str	r3, [sp, #56]	; 0x38
     874:	e59d3038 	ldr	r3, [sp, #56]	; 0x38
     878:	e1530002 	cmp	r3, r2
     87c:	dafffff7 	ble	860 <main+0x6c>
	/* Write a text string to VGA */
	VGA_text(20, 1, text);

	//generate a blue screen for SDRAM buffer
	short blue[240][320];
	for (row = 0; row <= 239; row++){
     880:	e59d303c 	ldr	r3, [sp, #60]	; 0x3c
     884:	e2833001 	add	r3, r3, #1
     888:	e58d303c 	str	r3, [sp, #60]	; 0x3c
     88c:	e59d303c 	ldr	r3, [sp, #60]	; 0x3c
     890:	e35300ef 	cmp	r3, #239	; 0xef
     894:	daffffed 	ble	850 <main+0x5c>
			blue[row][col] = 0x001F;
		}
	}

	// Intialize SDRAM buffer to a blue image
	VGA_load_image_sdram(Initial_Screen);
     898:	e3010520 	movw	r0, #5408	; 0x1520
     89c:	e3400000 	movt	r0, #0
     8a0:	ebfffeb0 	bl	368 <VGA_load_image_sdram>

	// Initialize Video in and VGA interfaces
	*(VIDEO_IN_CONTROL_ptr + 3)  = (1<<2);			// enable live video --> frame = on-chip buffer by default
     8a4:	e3033fff 	movw	r3, #16383	; 0x3fff
     8a8:	e34f3f20 	movt	r3, #65312	; 0xff20
     8ac:	e3a02004 	mov	r2, #4
     8b0:	e5032f93 	str	r2, [r3, #-3987]	; 0xfffff06d
	*(VGA_DMA_CONTROL_ptr + 1) = FPGA_ONCHIP_BASE; 	// live video input will be shown on VGA
     8b4:	e3a02332 	mov	r2, #-939524096	; 0xc8000000
     8b8:	e5032fdb 	str	r2, [r3, #-4059]	; 0xfffff025
	*(VGA_DMA_CONTROL_ptr + 0) = 1;
     8bc:	e3a02001 	mov	r2, #1
     8c0:	e5032fdf 	str	r2, [r3, #-4063]	; 0xfffff021
	show_live_video = 1;
     8c4:	e58d2034 	str	r2, [sp, #52]	; 0x34

	while(1){
		// if KEY(3) is detected, enable or disable (toggle) the video in interface
		if (*(KEY_ptr + 3) & 0x08){					// if KEY(3) is detected
     8c8:	e3a04000 	mov	r4, #0
     8cc:	e34f4f20 	movt	r4, #65312	; 0xff20

			*(VIDEO_IN_CONTROL_ptr + 3)  ^= (1<<2);	// toggle (enable/disable) video_in
     8d0:	e3035fff 	movw	r5, #16383	; 0x3fff
     8d4:	e34f5f20 	movt	r5, #65312	; 0xff20

			//Create an outline around an area when you disable the camera. Used to convert camera into NN input
			//YELLOW in 24 bit RGB is 225, 231, 16 -> weights of 0.87890625,0.90234375,0.0625 -> 28,58,2 -> 0xE742
			VGA_outline_x(105,145,0xe742); //Left side of the square
     8d8:	e30e6742 	movw	r6, #59202	; 0xe742
     8dc:	e34f6fff 	movt	r6, #65535	; 0xffff
     8e0:	e3a07069 	mov	r7, #105	; 0x69
				(*LED_ptr) = 0xff;
				*(VIDEO_IN_CONTROL_ptr + 3)  &= ~(1<<2);	// disable video_in
				*(VGA_DMA_CONTROL_ptr + 1) = (int)SDRAM_BASE;
				updateInput();
				//VGA_load_number_sdram(initIMG);
				VGA_loadInit(0,0,testThresh);
     8e4:	e3018a94 	movw	r8, #6804	; 0x1a94
     8e8:	e3408011 	movt	r8, #17
     8ec:	e288ae62 	add	r10, r8, #1568	; 0x620
	*(VGA_DMA_CONTROL_ptr + 0) = 1;
	show_live_video = 1;

	while(1){
		// if KEY(3) is detected, enable or disable (toggle) the video in interface
		if (*(KEY_ptr + 3) & 0x08){					// if KEY(3) is detected
     8f0:	e594305c 	ldr	r3, [r4, #92]	; 0x5c
     8f4:	e3130008 	tst	r3, #8
     8f8:	0a000015 	beq	954 <main+0x160>

			*(VIDEO_IN_CONTROL_ptr + 3)  ^= (1<<2);	// toggle (enable/disable) video_in
     8fc:	e5153f93 	ldr	r3, [r5, #-3987]	; 0xfffff06d
     900:	e2233004 	eor	r3, r3, #4
     904:	e5053f93 	str	r3, [r5, #-3987]	; 0xfffff06d

			//Create an outline around an area when you disable the camera. Used to convert camera into NN input
			//YELLOW in 24 bit RGB is 225, 231, 16 -> weights of 0.87890625,0.90234375,0.0625 -> 28,58,2 -> 0xE742
			VGA_outline_x(105,145,0xe742); //Left side of the square
     908:	e1a00007 	mov	r0, r7
     90c:	e3a01091 	mov	r1, #145	; 0x91
     910:	e1a02006 	mov	r2, r6
     914:	ebffff39 	bl	600 <VGA_outline_x>
			VGA_outline_y(105,146,0xe742); //Top of the square
     918:	e1a00007 	mov	r0, r7
     91c:	e3a01092 	mov	r1, #146	; 0x92
     920:	e1a02006 	mov	r2, r6
     924:	ebffff40 	bl	62c <VGA_outline_y>
			VGA_outline_y(135,146,0xe742);
     928:	e3a00087 	mov	r0, #135	; 0x87
     92c:	e3a01092 	mov	r1, #146	; 0x92
     930:	e1a02006 	mov	r2, r6
     934:	ebffff3c 	bl	62c <VGA_outline_y>
			VGA_outline_x(106,174,0xe742);
     938:	e3a0006a 	mov	r0, #106	; 0x6a
     93c:	e3a010ae 	mov	r1, #174	; 0xae
     940:	e1a02006 	mov	r2, r6
     944:	ebffff2d 	bl	600 <VGA_outline_x>

			*(KEY_ptr + 3) = (1 << 3); 				// clear flag for KEY(3)
     948:	e3a03008 	mov	r3, #8
     94c:	e584305c 	str	r3, [r4, #92]	; 0x5c
     950:	eaffffe6 	b	8f0 <main+0xfc>
		}

		// if KEY(2) is detected, swap buffers for VGA display
		else if (*(KEY_ptr + 3) & 0x04)	{	// if KEY(2) is detected
     954:	e594305c 	ldr	r3, [r4, #92]	; 0x5c
     958:	e3130004 	tst	r3, #4
     95c:	0affffe3 	beq	8f0 <main+0xfc>

			show_live_video ^= 1;
     960:	e59d3034 	ldr	r3, [sp, #52]	; 0x34
     964:	e2233001 	eor	r3, r3, #1
     968:	e58d3034 	str	r3, [sp, #52]	; 0x34
			if (show_live_video){
     96c:	e59d3034 	ldr	r3, [sp, #52]	; 0x34
     970:	e3530000 	cmp	r3, #0
				*(VGA_DMA_CONTROL_ptr + 1) = (int)FPGA_ONCHIP_BASE;
     974:	13a03332 	movne	r3, #-939524096	; 0xc8000000
     978:	15053fdb 	strne	r3, [r5, #-4059]	; 0xfffff025
     97c:	1a000020 	bne	a04 <main+0x210>
			}
			else{
				(*LED_ptr) = 0xff;
     980:	e3a030ff 	mov	r3, #255	; 0xff
     984:	e5843000 	str	r3, [r4]
				*(VIDEO_IN_CONTROL_ptr + 3)  &= ~(1<<2);	// disable video_in
     988:	e5153f93 	ldr	r3, [r5, #-3987]	; 0xfffff06d
     98c:	e3c33004 	bic	r3, r3, #4
     990:	e5053f93 	str	r3, [r5, #-3987]	; 0xfffff06d
				*(VGA_DMA_CONTROL_ptr + 1) = (int)SDRAM_BASE;
     994:	e3a03103 	mov	r3, #-1073741824	; 0xc0000000
     998:	e5053fdb 	str	r3, [r5, #-4059]	; 0xfffff025
				updateInput();
     99c:	ebffff2d 	bl	658 <updateInput>
				//VGA_load_number_sdram(initIMG);
				VGA_loadInit(0,0,testThresh);
     9a0:	e3a00000 	mov	r0, #0
     9a4:	e1a01000 	mov	r1, r0
     9a8:	e1a0200a 	mov	r2, r10
     9ac:	ebfffeba 	bl	49c <VGA_loadInit>
				VGA_loadInit(117,140,initIMG);
     9b0:	e3a00075 	mov	r0, #117	; 0x75
     9b4:	e3a0108c 	mov	r1, #140	; 0x8c
     9b8:	e1a02008 	mov	r2, r8
     9bc:	ebfffeb6 	bl	49c <VGA_loadInit>
				RAMtoClassifier(initIMG);
     9c0:	e1a00008 	mov	r0, r8
     9c4:	ebffff49 	bl	6f0 <RAMtoClassifier>
				displayConversion();
     9c8:	ebffff74 	bl	7a0 <displayConversion>
				VGA_loadInit(200,200,conversion);
     9cc:	e3a000c8 	mov	r0, #200	; 0xc8
     9d0:	e1a01000 	mov	r1, r0
     9d4:	e2882ef5 	add	r2, r8, #3920	; 0xf50
     9d8:	ebfffeaf 	bl	49c <VGA_loadInit>
				while((*(KEY_ptr + 3) & 0x02)==0){} //KEY(1) not detected
     9dc:	e594305c 	ldr	r3, [r4, #92]	; 0x5c
     9e0:	e3130002 	tst	r3, #2
     9e4:	0afffffc 	beq	9dc <main+0x1e8>
				(*LED_ptr) = (1 << classify(networkInput));
     9e8:	e2880d31 	add	r0, r8, #3136	; 0xc40
     9ec:	ebfffe2c 	bl	2a4 <classify>
     9f0:	e3a03001 	mov	r3, #1
     9f4:	e1a00013 	lsl	r0, r3, r0
     9f8:	e5840000 	str	r0, [r4]
				*(KEY_ptr + 3) = (1 << 1);  // clear flag for KEY(2)
     9fc:	e3a03002 	mov	r3, #2
     a00:	e584305c 	str	r3, [r4, #92]	; 0x5c
			}
			*(VGA_DMA_CONTROL_ptr + 0) = 1;
     a04:	e3a03001 	mov	r3, #1
     a08:	e5053fdf 	str	r3, [r5, #-4063]	; 0xfffff021

			*(VIDEO_IN_CONTROL_ptr + 3) |= (1<<2);	// enable video_in
     a0c:	e5153f93 	ldr	r3, [r5, #-3987]	; 0xfffff06d
     a10:	e3833004 	orr	r3, r3, #4
     a14:	e5053f93 	str	r3, [r5, #-3987]	; 0xfffff06d
			*(KEY_ptr + 3) = (1 << 2);  // clear flag for KEY(2)
     a18:	e3a03004 	mov	r3, #4
     a1c:	e584305c 	str	r3, [r4, #92]	; 0x5c
     a20:	eaffffb2 	b	8f0 <main+0xfc>
     a24:	00001488 	.word	0x00001488

00000a28 <__aeabi_frsub>:
     a28:	e2200102 	eor	r0, r0, #-2147483648	; 0x80000000
     a2c:	ea000000 	b	a34 <__addsf3>

00000a30 <__aeabi_fsub>:
     a30:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000

00000a34 <__addsf3>:
     a34:	e1b02080 	lsls	r2, r0, #1
     a38:	11b03081 	lslsne	r3, r1, #1
     a3c:	11320003 	teqne	r2, r3
     a40:	11f0cc42 	mvnsne	r12, r2, asr #24
     a44:	11f0cc43 	mvnsne	r12, r3, asr #24
     a48:	0a000047 	beq	b6c <__addsf3+0x138>
     a4c:	e1a02c22 	lsr	r2, r2, #24
     a50:	e0723c23 	rsbs	r3, r2, r3, lsr #24
     a54:	c0822003 	addgt	r2, r2, r3
     a58:	c0201001 	eorgt	r1, r0, r1
     a5c:	c0210000 	eorgt	r0, r1, r0
     a60:	c0201001 	eorgt	r1, r0, r1
     a64:	b2633000 	rsblt	r3, r3, #0
     a68:	e3530019 	cmp	r3, #25
     a6c:	812fff1e 	bxhi	lr
     a70:	e3100102 	tst	r0, #-2147483648	; 0x80000000
     a74:	e3800502 	orr	r0, r0, #8388608	; 0x800000
     a78:	e3c004ff 	bic	r0, r0, #-16777216	; 0xff000000
     a7c:	12600000 	rsbne	r0, r0, #0
     a80:	e3110102 	tst	r1, #-2147483648	; 0x80000000
     a84:	e3811502 	orr	r1, r1, #8388608	; 0x800000
     a88:	e3c114ff 	bic	r1, r1, #-16777216	; 0xff000000
     a8c:	12611000 	rsbne	r1, r1, #0
     a90:	e1320003 	teq	r2, r3
     a94:	0a00002e 	beq	b54 <__addsf3+0x120>
     a98:	e2422001 	sub	r2, r2, #1
     a9c:	e0900351 	adds	r0, r0, r1, asr r3
     aa0:	e2633020 	rsb	r3, r3, #32
     aa4:	e1a01311 	lsl	r1, r1, r3
     aa8:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
     aac:	5a000001 	bpl	ab8 <__addsf3+0x84>
     ab0:	e2711000 	rsbs	r1, r1, #0
     ab4:	e2e00000 	rsc	r0, r0, #0
     ab8:	e3500502 	cmp	r0, #8388608	; 0x800000
     abc:	3a00000b 	bcc	af0 <__addsf3+0xbc>
     ac0:	e3500401 	cmp	r0, #16777216	; 0x1000000
     ac4:	3a000004 	bcc	adc <__addsf3+0xa8>
     ac8:	e1b000a0 	lsrs	r0, r0, #1
     acc:	e1a01061 	rrx	r1, r1
     ad0:	e2822001 	add	r2, r2, #1
     ad4:	e35200fe 	cmp	r2, #254	; 0xfe
     ad8:	2a000038 	bcs	bc0 <__addsf3+0x18c>
     adc:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
     ae0:	e0a00b82 	adc	r0, r0, r2, lsl #23
     ae4:	03c00001 	biceq	r0, r0, #1
     ae8:	e1800003 	orr	r0, r0, r3
     aec:	e12fff1e 	bx	lr
     af0:	e1b01081 	lsls	r1, r1, #1
     af4:	e0a00000 	adc	r0, r0, r0
     af8:	e3100502 	tst	r0, #8388608	; 0x800000
     afc:	e2422001 	sub	r2, r2, #1
     b00:	1afffff5 	bne	adc <__addsf3+0xa8>
     b04:	e1b0c620 	lsrs	r12, r0, #12
     b08:	01a00600 	lsleq	r0, r0, #12
     b0c:	0242200c 	subeq	r2, r2, #12
     b10:	e31008ff 	tst	r0, #16711680	; 0xff0000
     b14:	01a00400 	lsleq	r0, r0, #8
     b18:	02422008 	subeq	r2, r2, #8
     b1c:	e310060f 	tst	r0, #15728640	; 0xf00000
     b20:	01a00200 	lsleq	r0, r0, #4
     b24:	02422004 	subeq	r2, r2, #4
     b28:	e3100503 	tst	r0, #12582912	; 0xc00000
     b2c:	01a00100 	lsleq	r0, r0, #2
     b30:	02422002 	subeq	r2, r2, #2
     b34:	e3500502 	cmp	r0, #8388608	; 0x800000
     b38:	31a00080 	lslcc	r0, r0, #1
     b3c:	e2d22000 	sbcs	r2, r2, #0
     b40:	a0800b82 	addge	r0, r0, r2, lsl #23
     b44:	b2622000 	rsblt	r2, r2, #0
     b48:	a1800003 	orrge	r0, r0, r3
     b4c:	b1830230 	orrlt	r0, r3, r0, lsr r2
     b50:	e12fff1e 	bx	lr
     b54:	e3320000 	teq	r2, #0
     b58:	e2211502 	eor	r1, r1, #8388608	; 0x800000
     b5c:	02200502 	eoreq	r0, r0, #8388608	; 0x800000
     b60:	02822001 	addeq	r2, r2, #1
     b64:	12433001 	subne	r3, r3, #1
     b68:	eaffffca 	b	a98 <__addsf3+0x64>
     b6c:	e1a03081 	lsl	r3, r1, #1
     b70:	e1f0cc42 	mvns	r12, r2, asr #24
     b74:	11f0cc43 	mvnsne	r12, r3, asr #24
     b78:	0a000013 	beq	bcc <__addsf3+0x198>
     b7c:	e1320003 	teq	r2, r3
     b80:	0a000002 	beq	b90 <__addsf3+0x15c>
     b84:	e3320000 	teq	r2, #0
     b88:	01a00001 	moveq	r0, r1
     b8c:	e12fff1e 	bx	lr
     b90:	e1300001 	teq	r0, r1
     b94:	13a00000 	movne	r0, #0
     b98:	112fff1e 	bxne	lr
     b9c:	e31204ff 	tst	r2, #-16777216	; 0xff000000
     ba0:	1a000002 	bne	bb0 <__addsf3+0x17c>
     ba4:	e1b00080 	lsls	r0, r0, #1
     ba8:	23800102 	orrcs	r0, r0, #-2147483648	; 0x80000000
     bac:	e12fff1e 	bx	lr
     bb0:	e2922402 	adds	r2, r2, #33554432	; 0x2000000
     bb4:	32800502 	addcc	r0, r0, #8388608	; 0x800000
     bb8:	312fff1e 	bxcc	lr
     bbc:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
     bc0:	e383047f 	orr	r0, r3, #2130706432	; 0x7f000000
     bc4:	e3800502 	orr	r0, r0, #8388608	; 0x800000
     bc8:	e12fff1e 	bx	lr
     bcc:	e1f02c42 	mvns	r2, r2, asr #24
     bd0:	11a00001 	movne	r0, r1
     bd4:	01f03c43 	mvnseq	r3, r3, asr #24
     bd8:	11a01000 	movne	r1, r0
     bdc:	e1b02480 	lsls	r2, r0, #9
     be0:	01b03481 	lslseq	r3, r1, #9
     be4:	01300001 	teqeq	r0, r1
     be8:	13800501 	orrne	r0, r0, #4194304	; 0x400000
     bec:	e12fff1e 	bx	lr

00000bf0 <__aeabi_ui2f>:
     bf0:	e3a03000 	mov	r3, #0
     bf4:	ea000001 	b	c00 <__aeabi_i2f+0x8>

00000bf8 <__aeabi_i2f>:
     bf8:	e2103102 	ands	r3, r0, #-2147483648	; 0x80000000
     bfc:	42600000 	rsbmi	r0, r0, #0
     c00:	e1b0c000 	movs	r12, r0
     c04:	012fff1e 	bxeq	lr
     c08:	e383344b 	orr	r3, r3, #1258291200	; 0x4b000000
     c0c:	e1a01000 	mov	r1, r0
     c10:	e3a00000 	mov	r0, #0
     c14:	ea00000f 	b	c58 <__aeabi_l2f+0x30>

00000c18 <__aeabi_ul2f>:
     c18:	e1902001 	orrs	r2, r0, r1
     c1c:	012fff1e 	bxeq	lr
     c20:	e3a03000 	mov	r3, #0
     c24:	ea000005 	b	c40 <__aeabi_l2f+0x18>

00000c28 <__aeabi_l2f>:
     c28:	e1902001 	orrs	r2, r0, r1
     c2c:	012fff1e 	bxeq	lr
     c30:	e2113102 	ands	r3, r1, #-2147483648	; 0x80000000
     c34:	5a000001 	bpl	c40 <__aeabi_l2f+0x18>
     c38:	e2700000 	rsbs	r0, r0, #0
     c3c:	e2e11000 	rsc	r1, r1, #0
     c40:	e1b0c001 	movs	r12, r1
     c44:	01a0c000 	moveq	r12, r0
     c48:	01a01000 	moveq	r1, r0
     c4c:	03a00000 	moveq	r0, #0
     c50:	e383345b 	orr	r3, r3, #1526726656	; 0x5b000000
     c54:	02433201 	subeq	r3, r3, #268435456	; 0x10000000
     c58:	e2433502 	sub	r3, r3, #8388608	; 0x800000
     c5c:	e3a02017 	mov	r2, #23
     c60:	e35c0801 	cmp	r12, #65536	; 0x10000
     c64:	21a0c82c 	lsrcs	r12, r12, #16
     c68:	22422010 	subcs	r2, r2, #16
     c6c:	e35c0c01 	cmp	r12, #256	; 0x100
     c70:	21a0c42c 	lsrcs	r12, r12, #8
     c74:	22422008 	subcs	r2, r2, #8
     c78:	e35c0010 	cmp	r12, #16
     c7c:	21a0c22c 	lsrcs	r12, r12, #4
     c80:	22422004 	subcs	r2, r2, #4
     c84:	e35c0004 	cmp	r12, #4
     c88:	22422002 	subcs	r2, r2, #2
     c8c:	304220ac 	subcc	r2, r2, r12, lsr #1
     c90:	e05221ac 	subs	r2, r2, r12, lsr #3
     c94:	e0433b82 	sub	r3, r3, r2, lsl #23
     c98:	ba000006 	blt	cb8 <__aeabi_l2f+0x90>
     c9c:	e0833211 	add	r3, r3, r1, lsl r2
     ca0:	e1a0c210 	lsl	r12, r0, r2
     ca4:	e2622020 	rsb	r2, r2, #32
     ca8:	e35c0102 	cmp	r12, #-2147483648	; 0x80000000
     cac:	e0a30230 	adc	r0, r3, r0, lsr r2
     cb0:	03c00001 	biceq	r0, r0, #1
     cb4:	e12fff1e 	bx	lr
     cb8:	e2822020 	add	r2, r2, #32
     cbc:	e1a0c211 	lsl	r12, r1, r2
     cc0:	e2622020 	rsb	r2, r2, #32
     cc4:	e190008c 	orrs	r0, r0, r12, lsl #1
     cc8:	e0a30231 	adc	r0, r3, r1, lsr r2
     ccc:	01c00fac 	biceq	r0, r0, r12, lsr #31
     cd0:	e12fff1e 	bx	lr

00000cd4 <__aeabi_fmul>:
     cd4:	e3a0c0ff 	mov	r12, #255	; 0xff
     cd8:	e01c2ba0 	ands	r2, r12, r0, lsr #23
     cdc:	101c3ba1 	andsne	r3, r12, r1, lsr #23
     ce0:	1132000c 	teqne	r2, r12
     ce4:	1133000c 	teqne	r3, r12
     ce8:	0a00003e 	beq	de8 <__aeabi_fmul+0x114>
     cec:	e0822003 	add	r2, r2, r3
     cf0:	e020c001 	eor	r12, r0, r1
     cf4:	e1b00480 	lsls	r0, r0, #9
     cf8:	11b01481 	lslsne	r1, r1, #9
     cfc:	0a000010 	beq	d44 <__aeabi_fmul+0x70>
     d00:	e3a03302 	mov	r3, #134217728	; 0x8000000
     d04:	e18302a0 	orr	r0, r3, r0, lsr #5
     d08:	e18312a1 	orr	r1, r3, r1, lsr #5
     d0c:	e0813190 	umull	r3, r1, r0, r1
     d10:	e20c0102 	and	r0, r12, #-2147483648	; 0x80000000
     d14:	e3510502 	cmp	r1, #8388608	; 0x800000
     d18:	31a01081 	lslcc	r1, r1, #1
     d1c:	31811fa3 	orrcc	r1, r1, r3, lsr #31
     d20:	31a03083 	lslcc	r3, r3, #1
     d24:	e1800001 	orr	r0, r0, r1
     d28:	e2c2207f 	sbc	r2, r2, #127	; 0x7f
     d2c:	e35200fd 	cmp	r2, #253	; 0xfd
     d30:	8a00000f 	bhi	d74 <__aeabi_fmul+0xa0>
     d34:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
     d38:	e0a00b82 	adc	r0, r0, r2, lsl #23
     d3c:	03c00001 	biceq	r0, r0, #1
     d40:	e12fff1e 	bx	lr
     d44:	e3300000 	teq	r0, #0
     d48:	e20cc102 	and	r12, r12, #-2147483648	; 0x80000000
     d4c:	01a01481 	lsleq	r1, r1, #9
     d50:	e18c04a0 	orr	r0, r12, r0, lsr #9
     d54:	e18004a1 	orr	r0, r0, r1, lsr #9
     d58:	e252207f 	subs	r2, r2, #127	; 0x7f
     d5c:	c27230ff 	rsbsgt	r3, r2, #255	; 0xff
     d60:	c1800b82 	orrgt	r0, r0, r2, lsl #23
     d64:	c12fff1e 	bxgt	lr
     d68:	e3800502 	orr	r0, r0, #8388608	; 0x800000
     d6c:	e3a03000 	mov	r3, #0
     d70:	e2522001 	subs	r2, r2, #1
     d74:	ca000035 	bgt	e50 <__aeabi_fmul+0x17c>
     d78:	e3720019 	cmn	r2, #25
     d7c:	d2000102 	andle	r0, r0, #-2147483648	; 0x80000000
     d80:	d12fff1e 	bxle	lr
     d84:	e2622000 	rsb	r2, r2, #0
     d88:	e1b01080 	lsls	r1, r0, #1
     d8c:	e1a01231 	lsr	r1, r1, r2
     d90:	e2622020 	rsb	r2, r2, #32
     d94:	e1a0c210 	lsl	r12, r0, r2
     d98:	e1b00061 	rrxs	r0, r1
     d9c:	e2a00000 	adc	r0, r0, #0
     da0:	e193308c 	orrs	r3, r3, r12, lsl #1
     da4:	01c00fac 	biceq	r0, r0, r12, lsr #31
     da8:	e12fff1e 	bx	lr
     dac:	e3320000 	teq	r2, #0
     db0:	e200c102 	and	r12, r0, #-2147483648	; 0x80000000
     db4:	01a00080 	lsleq	r0, r0, #1
     db8:	03100502 	tsteq	r0, #8388608	; 0x800000
     dbc:	02422001 	subeq	r2, r2, #1
     dc0:	0afffffb 	beq	db4 <__aeabi_fmul+0xe0>
     dc4:	e180000c 	orr	r0, r0, r12
     dc8:	e3330000 	teq	r3, #0
     dcc:	e201c102 	and	r12, r1, #-2147483648	; 0x80000000
     dd0:	01a01081 	lsleq	r1, r1, #1
     dd4:	03110502 	tsteq	r1, #8388608	; 0x800000
     dd8:	02433001 	subeq	r3, r3, #1
     ddc:	0afffffb 	beq	dd0 <__aeabi_fmul+0xfc>
     de0:	e181100c 	orr	r1, r1, r12
     de4:	eaffffc0 	b	cec <__aeabi_fmul+0x18>
     de8:	e00c3ba1 	and	r3, r12, r1, lsr #23
     dec:	e132000c 	teq	r2, r12
     df0:	1133000c 	teqne	r3, r12
     df4:	0a000005 	beq	e10 <__aeabi_fmul+0x13c>
     df8:	e3d0c102 	bics	r12, r0, #-2147483648	; 0x80000000
     dfc:	13d1c102 	bicsne	r12, r1, #-2147483648	; 0x80000000
     e00:	1affffe9 	bne	dac <__aeabi_fmul+0xd8>
     e04:	e0200001 	eor	r0, r0, r1
     e08:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
     e0c:	e12fff1e 	bx	lr
     e10:	e3300000 	teq	r0, #0
     e14:	13300102 	teqne	r0, #-2147483648	; 0x80000000
     e18:	01a00001 	moveq	r0, r1
     e1c:	13310000 	teqne	r1, #0
     e20:	13310102 	teqne	r1, #-2147483648	; 0x80000000
     e24:	0a00000d 	beq	e60 <__aeabi_fmul+0x18c>
     e28:	e132000c 	teq	r2, r12
     e2c:	1a000001 	bne	e38 <__aeabi_fmul+0x164>
     e30:	e1b02480 	lsls	r2, r0, #9
     e34:	1a000009 	bne	e60 <__aeabi_fmul+0x18c>
     e38:	e133000c 	teq	r3, r12
     e3c:	1a000002 	bne	e4c <__aeabi_fmul+0x178>
     e40:	e1b03481 	lsls	r3, r1, #9
     e44:	11a00001 	movne	r0, r1
     e48:	1a000004 	bne	e60 <__aeabi_fmul+0x18c>
     e4c:	e0200001 	eor	r0, r0, r1
     e50:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
     e54:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
     e58:	e3800502 	orr	r0, r0, #8388608	; 0x800000
     e5c:	e12fff1e 	bx	lr
     e60:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
     e64:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
     e68:	e12fff1e 	bx	lr

00000e6c <__aeabi_fdiv>:
     e6c:	e3a0c0ff 	mov	r12, #255	; 0xff
     e70:	e01c2ba0 	ands	r2, r12, r0, lsr #23
     e74:	101c3ba1 	andsne	r3, r12, r1, lsr #23
     e78:	1132000c 	teqne	r2, r12
     e7c:	1133000c 	teqne	r3, r12
     e80:	0a00003a 	beq	f70 <__aeabi_fdiv+0x104>
     e84:	e0422003 	sub	r2, r2, r3
     e88:	e020c001 	eor	r12, r0, r1
     e8c:	e1b01481 	lsls	r1, r1, #9
     e90:	e1a00480 	lsl	r0, r0, #9
     e94:	0a00001c 	beq	f0c <__aeabi_fdiv+0xa0>
     e98:	e3a03201 	mov	r3, #268435456	; 0x10000000
     e9c:	e1831221 	orr	r1, r3, r1, lsr #4
     ea0:	e1833220 	orr	r3, r3, r0, lsr #4
     ea4:	e20c0102 	and	r0, r12, #-2147483648	; 0x80000000
     ea8:	e1530001 	cmp	r3, r1
     eac:	31a03083 	lslcc	r3, r3, #1
     eb0:	e2a2207d 	adc	r2, r2, #125	; 0x7d
     eb4:	e3a0c502 	mov	r12, #8388608	; 0x800000
     eb8:	e1530001 	cmp	r3, r1
     ebc:	20433001 	subcs	r3, r3, r1
     ec0:	2180000c 	orrcs	r0, r0, r12
     ec4:	e15300a1 	cmp	r3, r1, lsr #1
     ec8:	204330a1 	subcs	r3, r3, r1, lsr #1
     ecc:	218000ac 	orrcs	r0, r0, r12, lsr #1
     ed0:	e1530121 	cmp	r3, r1, lsr #2
     ed4:	20433121 	subcs	r3, r3, r1, lsr #2
     ed8:	2180012c 	orrcs	r0, r0, r12, lsr #2
     edc:	e15301a1 	cmp	r3, r1, lsr #3
     ee0:	204331a1 	subcs	r3, r3, r1, lsr #3
     ee4:	218001ac 	orrcs	r0, r0, r12, lsr #3
     ee8:	e1b03203 	lsls	r3, r3, #4
     eec:	11b0c22c 	lsrsne	r12, r12, #4
     ef0:	1afffff0 	bne	eb8 <__aeabi_fdiv+0x4c>
     ef4:	e35200fd 	cmp	r2, #253	; 0xfd
     ef8:	8affff9d 	bhi	d74 <__aeabi_fmul+0xa0>
     efc:	e1530001 	cmp	r3, r1
     f00:	e0a00b82 	adc	r0, r0, r2, lsl #23
     f04:	03c00001 	biceq	r0, r0, #1
     f08:	e12fff1e 	bx	lr
     f0c:	e20cc102 	and	r12, r12, #-2147483648	; 0x80000000
     f10:	e18c04a0 	orr	r0, r12, r0, lsr #9
     f14:	e292207f 	adds	r2, r2, #127	; 0x7f
     f18:	c27230ff 	rsbsgt	r3, r2, #255	; 0xff
     f1c:	c1800b82 	orrgt	r0, r0, r2, lsl #23
     f20:	c12fff1e 	bxgt	lr
     f24:	e3800502 	orr	r0, r0, #8388608	; 0x800000
     f28:	e3a03000 	mov	r3, #0
     f2c:	e2522001 	subs	r2, r2, #1
     f30:	eaffff8f 	b	d74 <__aeabi_fmul+0xa0>
     f34:	e3320000 	teq	r2, #0
     f38:	e200c102 	and	r12, r0, #-2147483648	; 0x80000000
     f3c:	01a00080 	lsleq	r0, r0, #1
     f40:	03100502 	tsteq	r0, #8388608	; 0x800000
     f44:	02422001 	subeq	r2, r2, #1
     f48:	0afffffb 	beq	f3c <__aeabi_fdiv+0xd0>
     f4c:	e180000c 	orr	r0, r0, r12
     f50:	e3330000 	teq	r3, #0
     f54:	e201c102 	and	r12, r1, #-2147483648	; 0x80000000
     f58:	01a01081 	lsleq	r1, r1, #1
     f5c:	03110502 	tsteq	r1, #8388608	; 0x800000
     f60:	02433001 	subeq	r3, r3, #1
     f64:	0afffffb 	beq	f58 <__aeabi_fdiv+0xec>
     f68:	e181100c 	orr	r1, r1, r12
     f6c:	eaffffc4 	b	e84 <__aeabi_fdiv+0x18>
     f70:	e00c3ba1 	and	r3, r12, r1, lsr #23
     f74:	e132000c 	teq	r2, r12
     f78:	1a000005 	bne	f94 <__aeabi_fdiv+0x128>
     f7c:	e1b02480 	lsls	r2, r0, #9
     f80:	1affffb6 	bne	e60 <__aeabi_fmul+0x18c>
     f84:	e133000c 	teq	r3, r12
     f88:	1affffaf 	bne	e4c <__aeabi_fmul+0x178>
     f8c:	e1a00001 	mov	r0, r1
     f90:	eaffffb2 	b	e60 <__aeabi_fmul+0x18c>
     f94:	e133000c 	teq	r3, r12
     f98:	1a000003 	bne	fac <__aeabi_fdiv+0x140>
     f9c:	e1b03481 	lsls	r3, r1, #9
     fa0:	0affff97 	beq	e04 <__aeabi_fmul+0x130>
     fa4:	e1a00001 	mov	r0, r1
     fa8:	eaffffac 	b	e60 <__aeabi_fmul+0x18c>
     fac:	e3d0c102 	bics	r12, r0, #-2147483648	; 0x80000000
     fb0:	13d1c102 	bicsne	r12, r1, #-2147483648	; 0x80000000
     fb4:	1affffde 	bne	f34 <__aeabi_fdiv+0xc8>
     fb8:	e3d02102 	bics	r2, r0, #-2147483648	; 0x80000000
     fbc:	1affffa2 	bne	e4c <__aeabi_fmul+0x178>
     fc0:	e3d13102 	bics	r3, r1, #-2147483648	; 0x80000000
     fc4:	1affff8e 	bne	e04 <__aeabi_fmul+0x130>
     fc8:	eaffffa4 	b	e60 <__aeabi_fmul+0x18c>

00000fcc <__aeabi_f2iz>:
     fcc:	e1a02080 	lsl	r2, r0, #1
     fd0:	e352047f 	cmp	r2, #2130706432	; 0x7f000000
     fd4:	3a000008 	bcc	ffc <__aeabi_f2iz+0x30>
     fd8:	e3a0309e 	mov	r3, #158	; 0x9e
     fdc:	e0532c22 	subs	r2, r3, r2, lsr #24
     fe0:	9a000007 	bls	1004 <__aeabi_f2iz+0x38>
     fe4:	e1a03400 	lsl	r3, r0, #8
     fe8:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
     fec:	e3100102 	tst	r0, #-2147483648	; 0x80000000
     ff0:	e1a00233 	lsr	r0, r3, r2
     ff4:	12600000 	rsbne	r0, r0, #0
     ff8:	e12fff1e 	bx	lr
     ffc:	e3a00000 	mov	r0, #0
    1000:	e12fff1e 	bx	lr
    1004:	e3720061 	cmn	r2, #97	; 0x61
    1008:	1a000001 	bne	1014 <__aeabi_f2iz+0x48>
    100c:	e1b02480 	lsls	r2, r0, #9
    1010:	1a000002 	bne	1020 <__aeabi_f2iz+0x54>
    1014:	e2100102 	ands	r0, r0, #-2147483648	; 0x80000000
    1018:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
    101c:	e12fff1e 	bx	lr
    1020:	e3a00000 	mov	r0, #0
    1024:	e12fff1e 	bx	lr

00001028 <atexit>:
    1028:	e1a01000 	mov	r1, r0
    102c:	e3a00000 	mov	r0, #0
    1030:	e92d4008 	push	{r3, lr}
    1034:	e1a02000 	mov	r2, r0
    1038:	e1a03000 	mov	r3, r0
    103c:	eb00000e 	bl	107c <__register_exitproc>
    1040:	e8bd4008 	pop	{r3, lr}
    1044:	e12fff1e 	bx	lr

00001048 <exit>:
    1048:	e92d4008 	push	{r3, lr}
    104c:	e3a01000 	mov	r1, #0
    1050:	e1a04000 	mov	r4, r0
    1054:	eb000045 	bl	1170 <__call_exitprocs>
    1058:	e59f3018 	ldr	r3, [pc, #24]	; 1078 <exit+0x30>
    105c:	e5930000 	ldr	r0, [r3]
    1060:	e590303c 	ldr	r3, [r0, #60]	; 0x3c
    1064:	e3530000 	cmp	r3, #0
    1068:	11a0e00f 	movne	lr, pc
    106c:	112fff13 	bxne	r3
    1070:	e1a00004 	mov	r0, r4
    1074:	eb0000c9 	bl	13a0 <_exit>
    1078:	000014bc 	.word	0x000014bc

0000107c <__register_exitproc>:
    107c:	e59fc0e4 	ldr	r12, [pc, #228]	; 1168 <__register_exitproc+0xec>
    1080:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
    1084:	e59c4000 	ldr	r4, [r12]
    1088:	e594c148 	ldr	r12, [r4, #328]	; 0x148
    108c:	e35c0000 	cmp	r12, #0
    1090:	0284cf53 	addeq	r12, r4, #332	; 0x14c
    1094:	e59c5004 	ldr	r5, [r12, #4]
    1098:	0584c148 	streq	r12, [r4, #328]	; 0x148
    109c:	e355001f 	cmp	r5, #31
    10a0:	e24dd010 	sub	sp, sp, #16
    10a4:	e1a06000 	mov	r6, r0
    10a8:	da000015 	ble	1104 <__register_exitproc+0x88>
    10ac:	e59f00b8 	ldr	r0, [pc, #184]	; 116c <__register_exitproc+0xf0>
    10b0:	e3500000 	cmp	r0, #0
    10b4:	1a000001 	bne	10c0 <__register_exitproc+0x44>
    10b8:	e3e00000 	mvn	r0, #0
    10bc:	ea000018 	b	1124 <__register_exitproc+0xa8>
    10c0:	e3a00e19 	mov	r0, #400	; 0x190
    10c4:	e58d100c 	str	r1, [sp, #12]
    10c8:	e58d2008 	str	r2, [sp, #8]
    10cc:	e58d3004 	str	r3, [sp, #4]
    10d0:	e320f000 	nop	{0}
    10d4:	e250c000 	subs	r12, r0, #0
    10d8:	e59d100c 	ldr	r1, [sp, #12]
    10dc:	e59d2008 	ldr	r2, [sp, #8]
    10e0:	e59d3004 	ldr	r3, [sp, #4]
    10e4:	0afffff3 	beq	10b8 <__register_exitproc+0x3c>
    10e8:	e5945148 	ldr	r5, [r4, #328]	; 0x148
    10ec:	e3a00000 	mov	r0, #0
    10f0:	e58c0004 	str	r0, [r12, #4]
    10f4:	e58c5000 	str	r5, [r12]
    10f8:	e584c148 	str	r12, [r4, #328]	; 0x148
    10fc:	e58c0188 	str	r0, [r12, #392]	; 0x188
    1100:	e58c018c 	str	r0, [r12, #396]	; 0x18c
    1104:	e3560000 	cmp	r6, #0
    1108:	e59c4004 	ldr	r4, [r12, #4]
    110c:	1a000007 	bne	1130 <__register_exitproc+0xb4>
    1110:	e2843002 	add	r3, r4, #2
    1114:	e2844001 	add	r4, r4, #1
    1118:	e78c1103 	str	r1, [r12, r3, lsl #2]
    111c:	e58c4004 	str	r4, [r12, #4]
    1120:	e3a00000 	mov	r0, #0
    1124:	e28dd010 	add	sp, sp, #16
    1128:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
    112c:	e12fff1e 	bx	lr
    1130:	e3a00001 	mov	r0, #1
    1134:	e1a00410 	lsl	r0, r0, r4
    1138:	e08c8104 	add	r8, r12, r4, lsl #2
    113c:	e3560002 	cmp	r6, #2
    1140:	e59c7188 	ldr	r7, [r12, #392]	; 0x188
    1144:	e5883108 	str	r3, [r8, #264]	; 0x108
    1148:	059c318c 	ldreq	r3, [r12, #396]	; 0x18c
    114c:	e1877000 	orr	r7, r7, r0
    1150:	01830000 	orreq	r0, r3, r0
    1154:	e1a05008 	mov	r5, r8
    1158:	e5882088 	str	r2, [r8, #136]	; 0x88
    115c:	e58c7188 	str	r7, [r12, #392]	; 0x188
    1160:	058c018c 	streq	r0, [r12, #396]	; 0x18c
    1164:	eaffffe9 	b	1110 <__register_exitproc+0x94>
    1168:	000014bc 	.word	0x000014bc
    116c:	00000000 	.word	0x00000000

00001170 <__call_exitprocs>:
    1170:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
    1174:	e59f3168 	ldr	r3, [pc, #360]	; 12e4 <__call_exitprocs+0x174>
    1178:	e5933000 	ldr	r3, [r3]
    117c:	e24dd014 	sub	sp, sp, #20
    1180:	e58d3004 	str	r3, [sp, #4]
    1184:	e2833f52 	add	r3, r3, #328	; 0x148
    1188:	e58d0008 	str	r0, [sp, #8]
    118c:	e58d300c 	str	r3, [sp, #12]
    1190:	e1a07001 	mov	r7, r1
    1194:	e3a08001 	mov	r8, #1
    1198:	e59d3004 	ldr	r3, [sp, #4]
    119c:	e5936148 	ldr	r6, [r3, #328]	; 0x148
    11a0:	e3560000 	cmp	r6, #0
    11a4:	e59db00c 	ldr	r11, [sp, #12]
    11a8:	0a000033 	beq	127c <__call_exitprocs+0x10c>
    11ac:	e5965004 	ldr	r5, [r6, #4]
    11b0:	e2554001 	subs	r4, r5, #1
    11b4:	5286a088 	addpl	r10, r6, #136	; 0x88
    11b8:	5285501f 	addpl	r5, r5, #31
    11bc:	508a5105 	addpl	r5, r10, r5, lsl #2
    11c0:	5a000007 	bpl	11e4 <__call_exitprocs+0x74>
    11c4:	ea000029 	b	1270 <__call_exitprocs+0x100>
    11c8:	e5953000 	ldr	r3, [r5]
    11cc:	e1530007 	cmp	r3, r7
    11d0:	0a000005 	beq	11ec <__call_exitprocs+0x7c>
    11d4:	e2444001 	sub	r4, r4, #1
    11d8:	e3740001 	cmn	r4, #1
    11dc:	e2455004 	sub	r5, r5, #4
    11e0:	0a000022 	beq	1270 <__call_exitprocs+0x100>
    11e4:	e3570000 	cmp	r7, #0
    11e8:	1afffff6 	bne	11c8 <__call_exitprocs+0x58>
    11ec:	e5963004 	ldr	r3, [r6, #4]
    11f0:	e06a2005 	rsb	r2, r10, r5
    11f4:	e2433001 	sub	r3, r3, #1
    11f8:	e0862002 	add	r2, r6, r2
    11fc:	e1530004 	cmp	r3, r4
    1200:	e5123078 	ldr	r3, [r2, #-120]	; 0xffffff88
    1204:	13a01000 	movne	r1, #0
    1208:	05864004 	streq	r4, [r6, #4]
    120c:	15021078 	strne	r1, [r2, #-120]	; 0xffffff88
    1210:	e3530000 	cmp	r3, #0
    1214:	0affffee 	beq	11d4 <__call_exitprocs+0x64>
    1218:	e1a02418 	lsl	r2, r8, r4
    121c:	e5961188 	ldr	r1, [r6, #392]	; 0x188
    1220:	e1120001 	tst	r2, r1
    1224:	e5969004 	ldr	r9, [r6, #4]
    1228:	0a000016 	beq	1288 <__call_exitprocs+0x118>
    122c:	e596118c 	ldr	r1, [r6, #396]	; 0x18c
    1230:	e1120001 	tst	r2, r1
    1234:	1a000016 	bne	1294 <__call_exitprocs+0x124>
    1238:	e59d0008 	ldr	r0, [sp, #8]
    123c:	e5151080 	ldr	r1, [r5, #-128]	; 0xffffff80
    1240:	e1a0e00f 	mov	lr, pc
    1244:	e12fff13 	bx	r3
    1248:	e5963004 	ldr	r3, [r6, #4]
    124c:	e1530009 	cmp	r3, r9
    1250:	1affffd0 	bne	1198 <__call_exitprocs+0x28>
    1254:	e59b3000 	ldr	r3, [r11]
    1258:	e1530006 	cmp	r3, r6
    125c:	1affffcd 	bne	1198 <__call_exitprocs+0x28>
    1260:	e2444001 	sub	r4, r4, #1
    1264:	e3740001 	cmn	r4, #1
    1268:	e2455004 	sub	r5, r5, #4
    126c:	1affffdc 	bne	11e4 <__call_exitprocs+0x74>
    1270:	e59f1070 	ldr	r1, [pc, #112]	; 12e8 <__call_exitprocs+0x178>
    1274:	e3510000 	cmp	r1, #0
    1278:	1a000009 	bne	12a4 <__call_exitprocs+0x134>
    127c:	e28dd014 	add	sp, sp, #20
    1280:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
    1284:	e12fff1e 	bx	lr
    1288:	e1a0e00f 	mov	lr, pc
    128c:	e12fff13 	bx	r3
    1290:	eaffffec 	b	1248 <__call_exitprocs+0xd8>
    1294:	e5150080 	ldr	r0, [r5, #-128]	; 0xffffff80
    1298:	e1a0e00f 	mov	lr, pc
    129c:	e12fff13 	bx	r3
    12a0:	eaffffe8 	b	1248 <__call_exitprocs+0xd8>
    12a4:	e5963004 	ldr	r3, [r6, #4]
    12a8:	e3530000 	cmp	r3, #0
    12ac:	e5963000 	ldr	r3, [r6]
    12b0:	1a000008 	bne	12d8 <__call_exitprocs+0x168>
    12b4:	e3530000 	cmp	r3, #0
    12b8:	0a000006 	beq	12d8 <__call_exitprocs+0x168>
    12bc:	e1a00006 	mov	r0, r6
    12c0:	e58b3000 	str	r3, [r11]
    12c4:	e320f000 	nop	{0}
    12c8:	e59b6000 	ldr	r6, [r11]
    12cc:	e3560000 	cmp	r6, #0
    12d0:	1affffb5 	bne	11ac <__call_exitprocs+0x3c>
    12d4:	eaffffe8 	b	127c <__call_exitprocs+0x10c>
    12d8:	e1a0b006 	mov	r11, r6
    12dc:	e1a06003 	mov	r6, r3
    12e0:	eafffff9 	b	12cc <__call_exitprocs+0x15c>
    12e4:	000014bc 	.word	0x000014bc
    12e8:	00000000 	.word	0x00000000

000012ec <register_fini>:
    12ec:	e92d4008 	push	{r3, lr}
    12f0:	e59f3010 	ldr	r3, [pc, #16]	; 1308 <register_fini+0x1c>
    12f4:	e3530000 	cmp	r3, #0
    12f8:	159f000c 	ldrne	r0, [pc, #12]	; 130c <register_fini+0x20>
    12fc:	1bffff49 	blne	1028 <atexit>
    1300:	e8bd4008 	pop	{r3, lr}
    1304:	e12fff1e 	bx	lr
    1308:	000014e4 	.word	0x000014e4
    130c:	00001310 	.word	0x00001310

00001310 <__libc_fini_array>:
    1310:	e92d4038 	push	{r3, r4, r5, lr}
    1314:	e59f5030 	ldr	r5, [pc, #48]	; 134c <__libc_fini_array+0x3c>
    1318:	e59f4030 	ldr	r4, [pc, #48]	; 1350 <__libc_fini_array+0x40>
    131c:	e0654004 	rsb	r4, r5, r4
    1320:	e1b04144 	asrs	r4, r4, #2
    1324:	10855104 	addne	r5, r5, r4, lsl #2
    1328:	0a000004 	beq	1340 <__libc_fini_array+0x30>
    132c:	e5353004 	ldr	r3, [r5, #-4]!
    1330:	e1a0e00f 	mov	lr, pc
    1334:	e12fff13 	bx	r3
    1338:	e2544001 	subs	r4, r4, #1
    133c:	1afffffa 	bne	132c <__libc_fini_array+0x1c>
    1340:	eb000067 	bl	14e4 <__libc_fini>
    1344:	e8bd4038 	pop	{r3, r4, r5, lr}
    1348:	e12fff1e 	bx	lr
    134c:	000014fc 	.word	0x000014fc
    1350:	00001500 	.word	0x00001500

00001354 <__cs3_premain>:
    1354:	e92d4008 	push	{r3, lr}
    1358:	eb00001d 	bl	13d4 <__libc_init_array>
    135c:	e59f3030 	ldr	r3, [pc, #48]	; 1394 <__cs3_premain+0x40>
    1360:	e3530000 	cmp	r3, #0
    1364:	15930000 	ldrne	r0, [r3]
    1368:	01a00003 	moveq	r0, r3
    136c:	e59f3024 	ldr	r3, [pc, #36]	; 1398 <__cs3_premain+0x44>
    1370:	e3530000 	cmp	r3, #0
    1374:	15931000 	ldrne	r1, [r3]
    1378:	01a01003 	moveq	r1, r3
    137c:	e3a02000 	mov	r2, #0
    1380:	ebfffd1b 	bl	7f4 <main>
    1384:	e59f3010 	ldr	r3, [pc, #16]	; 139c <__cs3_premain+0x48>
    1388:	e3530000 	cmp	r3, #0
    138c:	1bffff2d 	blne	1048 <exit>
    1390:	eafffffe 	b	1390 <__cs3_premain+0x3c>
	...
    139c:	00001048 	.word	0x00001048

000013a0 <_exit>:
    13a0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
    13a4:	e3a00018 	mov	r0, #24
    13a8:	e59f1004 	ldr	r1, [pc, #4]	; 13b4 <_exit+0x14>
    13ac:	ef123456 	svc	0x00123456
    13b0:	eafffffe 	b	13b0 <_exit+0x10>
    13b4:	00020026 	.word	0x00020026

000013b8 <__cs3_isr_interrupt>:
    13b8:	eafffffe 	b	13b8 <__cs3_isr_interrupt>

000013bc <__cs3_isr_undef>:
    13bc:	eafffffe 	b	13bc <__cs3_isr_undef>

000013c0 <__cs3_isr_swi>:
    13c0:	eafffffe 	b	13c0 <__cs3_isr_swi>

000013c4 <__cs3_isr_pabort>:
    13c4:	eafffffe 	b	13c4 <__cs3_isr_pabort>

000013c8 <__cs3_isr_dabort>:
    13c8:	eafffffe 	b	13c8 <__cs3_isr_dabort>

000013cc <__cs3_isr_irq>:
    13cc:	eafffffe 	b	13cc <__cs3_isr_irq>

000013d0 <__cs3_isr_fiq>:
    13d0:	eafffffe 	b	13d0 <__cs3_isr_fiq>

000013d4 <__libc_init_array>:
    13d4:	e92d4070 	push	{r4, r5, r6, lr}
    13d8:	e59f506c 	ldr	r5, [pc, #108]	; 144c <__libc_init_array+0x78>
    13dc:	e59f606c 	ldr	r6, [pc, #108]	; 1450 <__libc_init_array+0x7c>
    13e0:	e0656006 	rsb	r6, r5, r6
    13e4:	e1b06146 	asrs	r6, r6, #2
    13e8:	12455004 	subne	r5, r5, #4
    13ec:	13a04000 	movne	r4, #0
    13f0:	0a000005 	beq	140c <__libc_init_array+0x38>
    13f4:	e5b53004 	ldr	r3, [r5, #4]!
    13f8:	e2844001 	add	r4, r4, #1
    13fc:	e1a0e00f 	mov	lr, pc
    1400:	e12fff13 	bx	r3
    1404:	e1560004 	cmp	r6, r4
    1408:	1afffff9 	bne	13f4 <__libc_init_array+0x20>
    140c:	e59f5040 	ldr	r5, [pc, #64]	; 1454 <__libc_init_array+0x80>
    1410:	e59f6040 	ldr	r6, [pc, #64]	; 1458 <__libc_init_array+0x84>
    1414:	e0656006 	rsb	r6, r5, r6
    1418:	eb000029 	bl	14c4 <_init>
    141c:	e1b06146 	asrs	r6, r6, #2
    1420:	12455004 	subne	r5, r5, #4
    1424:	13a04000 	movne	r4, #0
    1428:	0a000005 	beq	1444 <__libc_init_array+0x70>
    142c:	e5b53004 	ldr	r3, [r5, #4]!
    1430:	e2844001 	add	r4, r4, #1
    1434:	e1a0e00f 	mov	lr, pc
    1438:	e12fff13 	bx	r3
    143c:	e1560004 	cmp	r6, r4
    1440:	1afffff9 	bne	142c <__libc_init_array+0x58>
    1444:	e8bd4070 	pop	{r4, r5, r6, lr}
    1448:	e12fff1e 	bx	lr
    144c:	000014dc 	.word	0x000014dc
    1450:	000014dc 	.word	0x000014dc
    1454:	000014dc 	.word	0x000014dc
    1458:	000014e4 	.word	0x000014e4

Disassembly of section .rodata:

00001460 <_global_impure_ptr-0x5c>:
    1460:	00110a00 	.word	0x00110a00
    1464:	0010fdc0 	.word	0x0010fdc0
    1468:	0010f180 	.word	0x0010f180
    146c:	0010e540 	.word	0x0010e540
    1470:	0010d900 	.word	0x0010d900
    1474:	0010ccc0 	.word	0x0010ccc0
    1478:	0010c080 	.word	0x0010c080
    147c:	0010b440 	.word	0x0010b440
    1480:	0010a800 	.word	0x0010a800
    1484:	00109bc0 	.word	0x00109bc0
    1488:	36344345 	.word	0x36344345
    148c:	53552033 	.word	0x53552033
    1490:	4d20414e 	.word	0x4d20414e
    1494:	4f524349 	.word	0x4f524349
    1498:	504d4f43 	.word	0x504d4f43
    149c:	52455455 	.word	0x52455455
    14a0:	544e4920 	.word	0x544e4920
    14a4:	41465245 	.word	0x41465245
    14a8:	474e4943 	.word	0x474e4943
    14ac:	4e494620 	.word	0x4e494620
    14b0:	50204c41 	.word	0x50204c41
    14b4:	454a4f52 	.word	0x454a4f52
    14b8:	00005443 	.word	0x00005443

000014bc <_global_impure_ptr>:
    14bc:	00111648 00000043                       H...C...

000014c4 <_init>:
    14c4:	e1a0c00d 	mov	r12, sp
    14c8:	e92ddff8 	push	{r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, lr, pc}
    14cc:	e24cb004 	sub	r11, r12, #4
    14d0:	e24bd028 	sub	sp, r11, #40	; 0x28
    14d4:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, r10, r11, sp, lr}
    14d8:	e12fff1e 	bx	lr

000014dc <__init_array_start>:
    14dc:	000012ec 	.word	0x000012ec

000014e0 <__frame_dummy_init_array_entry>:
    14e0:	00000208                                ....

000014e4 <__libc_fini>:
    14e4:	e1a0c00d 	mov	r12, sp
    14e8:	e92ddff8 	push	{r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, lr, pc}
    14ec:	e24cb004 	sub	r11, r12, #4
    14f0:	e24bd028 	sub	sp, r11, #40	; 0x28
    14f4:	e89d6ff0 	ldm	sp, {r4, r5, r6, r7, r8, r9, r10, r11, sp, lr}
    14f8:	e12fff1e 	bx	lr

000014fc <__fini_array_start>:
    14fc:	000001c4 	.word	0x000001c4

00001500 <__cs3_regions>:
    1500:	00000000 	.word	0x00000000
    1504:	00000040 	.word	0x00000040
    1508:	00000040 	.word	0x00000040
    150c:	00111a38 	.word	0x00111a38
    1510:	00001590 	.word	0x00001590

00001514 <__cs3_regions_end>:
    1514:	00000000 	.word	0x00000000
