==27586== Cachegrind, a cache and branch-prediction profiler
==27586== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27586== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27586== Command: ./mser .
==27586== 
--27586-- warning: L3 cache found, using its data for the LL simulation.
--27586-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27586-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27586== 
==27586== Process terminating with default action of signal 15 (SIGTERM)
==27586==    at 0x10CB68: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27586==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27586== 
==27586== I   refs:      2,309,264,483
==27586== I1  misses:            1,206
==27586== LLi misses:            1,202
==27586== I1  miss rate:          0.00%
==27586== LLi miss rate:          0.00%
==27586== 
==27586== D   refs:        923,754,088  (624,670,281 rd   + 299,083,807 wr)
==27586== D1  misses:        3,091,957  (  1,760,464 rd   +   1,331,493 wr)
==27586== LLd misses:        1,371,177  (    264,075 rd   +   1,107,102 wr)
==27586== D1  miss rate:           0.3% (        0.3%     +         0.4%  )
==27586== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27586== 
==27586== LL refs:           3,093,163  (  1,761,670 rd   +   1,331,493 wr)
==27586== LL misses:         1,372,379  (    265,277 rd   +   1,107,102 wr)
==27586== LL miss rate:            0.0% (        0.0%     +         0.4%  )
