\hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable}{}\doxysection{AHB2 Peripheral Clock Sleep Enable Disable}
\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable}\index{AHB2 Peripheral Clock Sleep Enable Disable@{AHB2 Peripheral Clock Sleep Enable Disable}}


Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_gaff8820b47bd3764e7cded76b9368460b}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_gaff8820b47bd3764e7cded76b9368460b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga0e718efc965ab07752cd865c3f33551a}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga0e718efc965ab07752cd865c3f33551a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_gac62505cc695d985fcf18ca1fd2f1a421}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_gac62505cc695d985fcf18ca1fd2f1a421}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga5f04963ee5709230888d50574008372f}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga5f04963ee5709230888d50574008372f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIODSMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga18d20464a11db42973a0cc6df21b0e22}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga18d20464a11db42973a0cc6df21b0e22}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOESMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_gac520a0043affccd819818a11b19523a2}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_gac520a0043affccd819818a11b19523a2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOFSMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_gab1d4773e76bae0871b8dace747971fc4}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_gab1d4773e76bae0871b8dace747971fc4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOGSMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga485ced56558657be69e01a48e5d62f6d}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga485ced56558657be69e01a48e5d62f6d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+SRAM2\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_gafe5cf722271537f1990feed19347b050}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_gafe5cf722271537f1990feed19347b050}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CCM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+CCMSRAMSMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga7336fd2924664e2428c5f04a1fa75ce8}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga7336fd2924664e2428c5f04a1fa75ce8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC12\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_gadd251d53dbab95b47da9fd24dcdc0430}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_gadd251d53dbab95b47da9fd24dcdc0430}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC1\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga9d4382be83000dd36b137d85574e6e4d}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga9d4382be83000dd36b137d85574e6e4d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC3\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga03ec704e7309312630b3a572fb6f8856}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga03ec704e7309312630b3a572fb6f8856}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+RNGSMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_gad6753edbd9047eeac39ae4f234642942}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_gad6753edbd9047eeac39ae4f234642942}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga0a20ad851a2ef9e1ccdbf280dcd1dc44}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga0a20ad851a2ef9e1ccdbf280dcd1dc44}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga293f9870ba631d23f8011bad12420f83}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga293f9870ba631d23f8011bad12420f83}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga8520028c77aa2ecdd497c313665fa381}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga8520028c77aa2ecdd497c313665fa381}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIODSMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga2204e5cccaf75bc541f901fd2beb7381}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga2204e5cccaf75bc541f901fd2beb7381}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOESMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga035d018d1c3984de9cc06dcb661fff60}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga035d018d1c3984de9cc06dcb661fff60}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOFSMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga296c8414e577cab553cc903752315a88}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga296c8414e577cab553cc903752315a88}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOGSMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga6313cca024215b6681c273ea588e2ecf}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga6313cca024215b6681c273ea588e2ecf}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+SRAM2\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga5234a3596b31edba49e429c82db3024e}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga5234a3596b31edba49e429c82db3024e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CCM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+CCMSRAMSMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga648fe32985a490feaf13406d49cbb2c3}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga648fe32985a490feaf13406d49cbb2c3}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADC12\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_gadc709172e271af6fcdede83673279969}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_gadc709172e271af6fcdede83673279969}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC1\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga59413fdd423ebe879a670645e1b988c8}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_ga59413fdd423ebe879a670645e1b988c8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+DAC3\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b2___clock___sleep___enable___disable_gae85e4ea41a2b365ee27c459ddcb9a3a1}\label{group___r_c_c___a_h_b2___clock___sleep___enable___disable_gae85e4ea41a2b365ee27c459ddcb9a3a1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$AHB2\+SMENR, RCC\+\_\+\+AHB2\+SMENR\+\_\+\+RNGSMEN)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}
