
ADalwadi_FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005060  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000125c  0800520c  0800520c  0000620c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006468  08006468  0000801c  2**0
                  CONTENTS
  4 .ARM          00000008  08006468  08006468  00007468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006470  08006470  0000801c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006470  08006470  00007470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006474  08006474  00007474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  08006478  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000801c  2**0
                  CONTENTS
 10 .bss          00025a78  2000001c  2000001c  0000801c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20025a94  20025a94  0000801c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000801c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001121f  00000000  00000000  0000804c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000306f  00000000  00000000  0001926b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001150  00000000  00000000  0001c2e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d25  00000000  00000000  0001d430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000272b2  00000000  00000000  0001e155  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015f2f  00000000  00000000  00045407  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2048  00000000  00000000  0005b336  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013d37e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004790  00000000  00000000  0013d3c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000009e  00000000  00000000  00141b54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000001c 	.word	0x2000001c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080051f4 	.word	0x080051f4

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000020 	.word	0x20000020
 80001e8:	080051f4 	.word	0x080051f4

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b96a 	b.w	80004d8 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	460c      	mov	r4, r1
 8000224:	2b00      	cmp	r3, #0
 8000226:	d14e      	bne.n	80002c6 <__udivmoddi4+0xaa>
 8000228:	4694      	mov	ip, r2
 800022a:	458c      	cmp	ip, r1
 800022c:	4686      	mov	lr, r0
 800022e:	fab2 f282 	clz	r2, r2
 8000232:	d962      	bls.n	80002fa <__udivmoddi4+0xde>
 8000234:	b14a      	cbz	r2, 800024a <__udivmoddi4+0x2e>
 8000236:	f1c2 0320 	rsb	r3, r2, #32
 800023a:	4091      	lsls	r1, r2
 800023c:	fa20 f303 	lsr.w	r3, r0, r3
 8000240:	fa0c fc02 	lsl.w	ip, ip, r2
 8000244:	4319      	orrs	r1, r3
 8000246:	fa00 fe02 	lsl.w	lr, r0, r2
 800024a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800024e:	fa1f f68c 	uxth.w	r6, ip
 8000252:	fbb1 f4f7 	udiv	r4, r1, r7
 8000256:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800025a:	fb07 1114 	mls	r1, r7, r4, r1
 800025e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000262:	fb04 f106 	mul.w	r1, r4, r6
 8000266:	4299      	cmp	r1, r3
 8000268:	d90a      	bls.n	8000280 <__udivmoddi4+0x64>
 800026a:	eb1c 0303 	adds.w	r3, ip, r3
 800026e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000272:	f080 8112 	bcs.w	800049a <__udivmoddi4+0x27e>
 8000276:	4299      	cmp	r1, r3
 8000278:	f240 810f 	bls.w	800049a <__udivmoddi4+0x27e>
 800027c:	3c02      	subs	r4, #2
 800027e:	4463      	add	r3, ip
 8000280:	1a59      	subs	r1, r3, r1
 8000282:	fa1f f38e 	uxth.w	r3, lr
 8000286:	fbb1 f0f7 	udiv	r0, r1, r7
 800028a:	fb07 1110 	mls	r1, r7, r0, r1
 800028e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000292:	fb00 f606 	mul.w	r6, r0, r6
 8000296:	429e      	cmp	r6, r3
 8000298:	d90a      	bls.n	80002b0 <__udivmoddi4+0x94>
 800029a:	eb1c 0303 	adds.w	r3, ip, r3
 800029e:	f100 31ff 	add.w	r1, r0, #4294967295
 80002a2:	f080 80fc 	bcs.w	800049e <__udivmoddi4+0x282>
 80002a6:	429e      	cmp	r6, r3
 80002a8:	f240 80f9 	bls.w	800049e <__udivmoddi4+0x282>
 80002ac:	4463      	add	r3, ip
 80002ae:	3802      	subs	r0, #2
 80002b0:	1b9b      	subs	r3, r3, r6
 80002b2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002b6:	2100      	movs	r1, #0
 80002b8:	b11d      	cbz	r5, 80002c2 <__udivmoddi4+0xa6>
 80002ba:	40d3      	lsrs	r3, r2
 80002bc:	2200      	movs	r2, #0
 80002be:	e9c5 3200 	strd	r3, r2, [r5]
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d905      	bls.n	80002d6 <__udivmoddi4+0xba>
 80002ca:	b10d      	cbz	r5, 80002d0 <__udivmoddi4+0xb4>
 80002cc:	e9c5 0100 	strd	r0, r1, [r5]
 80002d0:	2100      	movs	r1, #0
 80002d2:	4608      	mov	r0, r1
 80002d4:	e7f5      	b.n	80002c2 <__udivmoddi4+0xa6>
 80002d6:	fab3 f183 	clz	r1, r3
 80002da:	2900      	cmp	r1, #0
 80002dc:	d146      	bne.n	800036c <__udivmoddi4+0x150>
 80002de:	42a3      	cmp	r3, r4
 80002e0:	d302      	bcc.n	80002e8 <__udivmoddi4+0xcc>
 80002e2:	4290      	cmp	r0, r2
 80002e4:	f0c0 80f0 	bcc.w	80004c8 <__udivmoddi4+0x2ac>
 80002e8:	1a86      	subs	r6, r0, r2
 80002ea:	eb64 0303 	sbc.w	r3, r4, r3
 80002ee:	2001      	movs	r0, #1
 80002f0:	2d00      	cmp	r5, #0
 80002f2:	d0e6      	beq.n	80002c2 <__udivmoddi4+0xa6>
 80002f4:	e9c5 6300 	strd	r6, r3, [r5]
 80002f8:	e7e3      	b.n	80002c2 <__udivmoddi4+0xa6>
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	f040 8090 	bne.w	8000420 <__udivmoddi4+0x204>
 8000300:	eba1 040c 	sub.w	r4, r1, ip
 8000304:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000308:	fa1f f78c 	uxth.w	r7, ip
 800030c:	2101      	movs	r1, #1
 800030e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000312:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000316:	fb08 4416 	mls	r4, r8, r6, r4
 800031a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800031e:	fb07 f006 	mul.w	r0, r7, r6
 8000322:	4298      	cmp	r0, r3
 8000324:	d908      	bls.n	8000338 <__udivmoddi4+0x11c>
 8000326:	eb1c 0303 	adds.w	r3, ip, r3
 800032a:	f106 34ff 	add.w	r4, r6, #4294967295
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x11a>
 8000330:	4298      	cmp	r0, r3
 8000332:	f200 80cd 	bhi.w	80004d0 <__udivmoddi4+0x2b4>
 8000336:	4626      	mov	r6, r4
 8000338:	1a1c      	subs	r4, r3, r0
 800033a:	fa1f f38e 	uxth.w	r3, lr
 800033e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000342:	fb08 4410 	mls	r4, r8, r0, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb00 f707 	mul.w	r7, r0, r7
 800034e:	429f      	cmp	r7, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x148>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f100 34ff 	add.w	r4, r0, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x146>
 800035c:	429f      	cmp	r7, r3
 800035e:	f200 80b0 	bhi.w	80004c2 <__udivmoddi4+0x2a6>
 8000362:	4620      	mov	r0, r4
 8000364:	1bdb      	subs	r3, r3, r7
 8000366:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800036a:	e7a5      	b.n	80002b8 <__udivmoddi4+0x9c>
 800036c:	f1c1 0620 	rsb	r6, r1, #32
 8000370:	408b      	lsls	r3, r1
 8000372:	fa22 f706 	lsr.w	r7, r2, r6
 8000376:	431f      	orrs	r7, r3
 8000378:	fa20 fc06 	lsr.w	ip, r0, r6
 800037c:	fa04 f301 	lsl.w	r3, r4, r1
 8000380:	ea43 030c 	orr.w	r3, r3, ip
 8000384:	40f4      	lsrs	r4, r6
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	0c38      	lsrs	r0, r7, #16
 800038c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000390:	fbb4 fef0 	udiv	lr, r4, r0
 8000394:	fa1f fc87 	uxth.w	ip, r7
 8000398:	fb00 441e 	mls	r4, r0, lr, r4
 800039c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003a0:	fb0e f90c 	mul.w	r9, lr, ip
 80003a4:	45a1      	cmp	r9, r4
 80003a6:	fa02 f201 	lsl.w	r2, r2, r1
 80003aa:	d90a      	bls.n	80003c2 <__udivmoddi4+0x1a6>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003b2:	f080 8084 	bcs.w	80004be <__udivmoddi4+0x2a2>
 80003b6:	45a1      	cmp	r9, r4
 80003b8:	f240 8081 	bls.w	80004be <__udivmoddi4+0x2a2>
 80003bc:	f1ae 0e02 	sub.w	lr, lr, #2
 80003c0:	443c      	add	r4, r7
 80003c2:	eba4 0409 	sub.w	r4, r4, r9
 80003c6:	fa1f f983 	uxth.w	r9, r3
 80003ca:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ce:	fb00 4413 	mls	r4, r0, r3, r4
 80003d2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003d6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003da:	45a4      	cmp	ip, r4
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x1d2>
 80003de:	193c      	adds	r4, r7, r4
 80003e0:	f103 30ff 	add.w	r0, r3, #4294967295
 80003e4:	d267      	bcs.n	80004b6 <__udivmoddi4+0x29a>
 80003e6:	45a4      	cmp	ip, r4
 80003e8:	d965      	bls.n	80004b6 <__udivmoddi4+0x29a>
 80003ea:	3b02      	subs	r3, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003f2:	fba0 9302 	umull	r9, r3, r0, r2
 80003f6:	eba4 040c 	sub.w	r4, r4, ip
 80003fa:	429c      	cmp	r4, r3
 80003fc:	46ce      	mov	lr, r9
 80003fe:	469c      	mov	ip, r3
 8000400:	d351      	bcc.n	80004a6 <__udivmoddi4+0x28a>
 8000402:	d04e      	beq.n	80004a2 <__udivmoddi4+0x286>
 8000404:	b155      	cbz	r5, 800041c <__udivmoddi4+0x200>
 8000406:	ebb8 030e 	subs.w	r3, r8, lr
 800040a:	eb64 040c 	sbc.w	r4, r4, ip
 800040e:	fa04 f606 	lsl.w	r6, r4, r6
 8000412:	40cb      	lsrs	r3, r1
 8000414:	431e      	orrs	r6, r3
 8000416:	40cc      	lsrs	r4, r1
 8000418:	e9c5 6400 	strd	r6, r4, [r5]
 800041c:	2100      	movs	r1, #0
 800041e:	e750      	b.n	80002c2 <__udivmoddi4+0xa6>
 8000420:	f1c2 0320 	rsb	r3, r2, #32
 8000424:	fa20 f103 	lsr.w	r1, r0, r3
 8000428:	fa0c fc02 	lsl.w	ip, ip, r2
 800042c:	fa24 f303 	lsr.w	r3, r4, r3
 8000430:	4094      	lsls	r4, r2
 8000432:	430c      	orrs	r4, r1
 8000434:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000438:	fa00 fe02 	lsl.w	lr, r0, r2
 800043c:	fa1f f78c 	uxth.w	r7, ip
 8000440:	fbb3 f0f8 	udiv	r0, r3, r8
 8000444:	fb08 3110 	mls	r1, r8, r0, r3
 8000448:	0c23      	lsrs	r3, r4, #16
 800044a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044e:	fb00 f107 	mul.w	r1, r0, r7
 8000452:	4299      	cmp	r1, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x24c>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 36ff 	add.w	r6, r0, #4294967295
 800045e:	d22c      	bcs.n	80004ba <__udivmoddi4+0x29e>
 8000460:	4299      	cmp	r1, r3
 8000462:	d92a      	bls.n	80004ba <__udivmoddi4+0x29e>
 8000464:	3802      	subs	r0, #2
 8000466:	4463      	add	r3, ip
 8000468:	1a5b      	subs	r3, r3, r1
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000470:	fb08 3311 	mls	r3, r8, r1, r3
 8000474:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000478:	fb01 f307 	mul.w	r3, r1, r7
 800047c:	42a3      	cmp	r3, r4
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x276>
 8000480:	eb1c 0404 	adds.w	r4, ip, r4
 8000484:	f101 36ff 	add.w	r6, r1, #4294967295
 8000488:	d213      	bcs.n	80004b2 <__udivmoddi4+0x296>
 800048a:	42a3      	cmp	r3, r4
 800048c:	d911      	bls.n	80004b2 <__udivmoddi4+0x296>
 800048e:	3902      	subs	r1, #2
 8000490:	4464      	add	r4, ip
 8000492:	1ae4      	subs	r4, r4, r3
 8000494:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000498:	e739      	b.n	800030e <__udivmoddi4+0xf2>
 800049a:	4604      	mov	r4, r0
 800049c:	e6f0      	b.n	8000280 <__udivmoddi4+0x64>
 800049e:	4608      	mov	r0, r1
 80004a0:	e706      	b.n	80002b0 <__udivmoddi4+0x94>
 80004a2:	45c8      	cmp	r8, r9
 80004a4:	d2ae      	bcs.n	8000404 <__udivmoddi4+0x1e8>
 80004a6:	ebb9 0e02 	subs.w	lr, r9, r2
 80004aa:	eb63 0c07 	sbc.w	ip, r3, r7
 80004ae:	3801      	subs	r0, #1
 80004b0:	e7a8      	b.n	8000404 <__udivmoddi4+0x1e8>
 80004b2:	4631      	mov	r1, r6
 80004b4:	e7ed      	b.n	8000492 <__udivmoddi4+0x276>
 80004b6:	4603      	mov	r3, r0
 80004b8:	e799      	b.n	80003ee <__udivmoddi4+0x1d2>
 80004ba:	4630      	mov	r0, r6
 80004bc:	e7d4      	b.n	8000468 <__udivmoddi4+0x24c>
 80004be:	46d6      	mov	lr, sl
 80004c0:	e77f      	b.n	80003c2 <__udivmoddi4+0x1a6>
 80004c2:	4463      	add	r3, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e74d      	b.n	8000364 <__udivmoddi4+0x148>
 80004c8:	4606      	mov	r6, r0
 80004ca:	4623      	mov	r3, r4
 80004cc:	4608      	mov	r0, r1
 80004ce:	e70f      	b.n	80002f0 <__udivmoddi4+0xd4>
 80004d0:	3e02      	subs	r6, #2
 80004d2:	4463      	add	r3, ip
 80004d4:	e730      	b.n	8000338 <__udivmoddi4+0x11c>
 80004d6:	bf00      	nop

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <ApplicationInit>:
void LCDTouchScreenInterruptGPIOInit(void);
#endif // TOUCH_INTERRUPT_ENABLED
#endif // COMPILE_TOUCH_FUNCTIONS

void ApplicationInit(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
	initialise_monitor_handles(); // Allows printf functionality
 80004e0:	f002 fa44 	bl	800296c <initialise_monitor_handles>
    LTCD__Init();
 80004e4:	f000 fa04 	bl	80008f0 <LTCD__Init>
    LTCD_Layer_Init(0);
 80004e8:	2000      	movs	r0, #0
 80004ea:	f000 f9c1 	bl	8000870 <LTCD_Layer_Init>
    LCD_Clear(0,LCD_COLOR_BLACK);
 80004ee:	2100      	movs	r1, #0
 80004f0:	2000      	movs	r0, #0
 80004f2:	f000 fac7 	bl	8000a84 <LCD_Clear>

    Button_Init_InterruptMode();
 80004f6:	f000 f8c3 	bl	8000680 <Button_Init_InterruptMode>

    Timer6Init();
 80004fa:	f001 fc85 	bl	8001e08 <Timer6Init>
	#if TOUCH_INTERRUPT_ENABLED == 1
	LCDTouchScreenInterruptGPIOInit();
	#endif // TOUCH_INTERRUPT_ENABLED

	#endif // COMPILE_TOUCH_FUNCTIONS
}
 80004fe:	bf00      	nop
 8000500:	bd80      	pop	{r7, pc}
	...

08000504 <LCD_Visual_Demo>:

void LCD_Visual_Demo(void)
{
 8000504:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000506:	b0d3      	sub	sp, #332	@ 0x14c
 8000508:	af28      	add	r7, sp, #160	@ 0xa0
//	visualDemo();


//	DrawStartScreen(board);

	board = InitBoard();
 800050a:	4c15      	ldr	r4, [pc, #84]	@ (8000560 <LCD_Visual_Demo+0x5c>)
 800050c:	463b      	mov	r3, r7
 800050e:	4618      	mov	r0, r3
 8000510:	f001 f9b1 	bl	8001876 <InitBoard>
 8000514:	4620      	mov	r0, r4
 8000516:	463b      	mov	r3, r7
 8000518:	22a8      	movs	r2, #168	@ 0xa8
 800051a:	4619      	mov	r1, r3
 800051c:	f004 fe5c 	bl	80051d8 <memcpy>

	tetrominoe = NewTetrominoe(board);
 8000520:	4e10      	ldr	r6, [pc, #64]	@ (8000564 <LCD_Visual_Demo+0x60>)
 8000522:	463d      	mov	r5, r7
 8000524:	4c0e      	ldr	r4, [pc, #56]	@ (8000560 <LCD_Visual_Demo+0x5c>)
 8000526:	4668      	mov	r0, sp
 8000528:	f104 030c 	add.w	r3, r4, #12
 800052c:	229c      	movs	r2, #156	@ 0x9c
 800052e:	4619      	mov	r1, r3
 8000530:	f004 fe52 	bl	80051d8 <memcpy>
 8000534:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8000538:	4628      	mov	r0, r5
 800053a:	f001 fc32 	bl	8001da2 <NewTetrominoe>
 800053e:	4634      	mov	r4, r6
 8000540:	463d      	mov	r5, r7
 8000542:	6828      	ldr	r0, [r5, #0]
 8000544:	6869      	ldr	r1, [r5, #4]
 8000546:	68aa      	ldr	r2, [r5, #8]
 8000548:	68eb      	ldr	r3, [r5, #12]
 800054a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800054c:	6928      	ldr	r0, [r5, #16]
 800054e:	6969      	ldr	r1, [r5, #20]
 8000550:	c403      	stmia	r4!, {r0, r1}
 8000552:	8b2b      	ldrh	r3, [r5, #24]
 8000554:	8023      	strh	r3, [r4, #0]


//	DrawEndScreen();


}
 8000556:	bf00      	nop
 8000558:	37ac      	adds	r7, #172	@ 0xac
 800055a:	46bd      	mov	sp, r7
 800055c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800055e:	bf00      	nop
 8000560:	20000054 	.word	0x20000054
 8000564:	20000038 	.word	0x20000038

08000568 <EXTI0_IRQHandler>:
}
#endif // TOUCH_INTERRUPT_ENABLED
#endif // COMPILE_TOUCH_FUNCTIONS


void EXTI0_IRQHandler(){
 8000568:	b5f0      	push	{r4, r5, r6, r7, lr}
 800056a:	b0e5      	sub	sp, #404	@ 0x194
 800056c:	af30      	add	r7, sp, #192	@ 0xc0

	HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 800056e:	2006      	movs	r0, #6
 8000570:	f002 fbff 	bl	8002d72 <HAL_NVIC_DisableIRQ>


	tetrominoe = ShiftTetrominoe(tetrominoe, board, DOWN);
 8000574:	4b40      	ldr	r3, [pc, #256]	@ (8000678 <EXTI0_IRQHandler+0x110>)
 8000576:	607b      	str	r3, [r7, #4]
 8000578:	f107 06b0 	add.w	r6, r7, #176	@ 0xb0
 800057c:	4d3e      	ldr	r5, [pc, #248]	@ (8000678 <EXTI0_IRQHandler+0x110>)
 800057e:	2300      	movs	r3, #0
 8000580:	932e      	str	r3, [sp, #184]	@ 0xb8
 8000582:	4a3e      	ldr	r2, [pc, #248]	@ (800067c <EXTI0_IRQHandler+0x114>)
 8000584:	ab04      	add	r3, sp, #16
 8000586:	4611      	mov	r1, r2
 8000588:	22a8      	movs	r2, #168	@ 0xa8
 800058a:	4618      	mov	r0, r3
 800058c:	f004 fe24 	bl	80051d8 <memcpy>
 8000590:	466c      	mov	r4, sp
 8000592:	f105 030c 	add.w	r3, r5, #12
 8000596:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000598:	c407      	stmia	r4!, {r0, r1, r2}
 800059a:	8023      	strh	r3, [r4, #0]
 800059c:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 80005a0:	4630      	mov	r0, r6
 80005a2:	f000 fdfd 	bl	80011a0 <ShiftTetrominoe>
 80005a6:	687c      	ldr	r4, [r7, #4]
 80005a8:	f107 05b0 	add.w	r5, r7, #176	@ 0xb0
 80005ac:	6828      	ldr	r0, [r5, #0]
 80005ae:	6869      	ldr	r1, [r5, #4]
 80005b0:	68aa      	ldr	r2, [r5, #8]
 80005b2:	68eb      	ldr	r3, [r5, #12]
 80005b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005b6:	6928      	ldr	r0, [r5, #16]
 80005b8:	6969      	ldr	r1, [r5, #20]
 80005ba:	c403      	stmia	r4!, {r0, r1}
 80005bc:	8b2b      	ldrh	r3, [r5, #24]
 80005be:	8023      	strh	r3, [r4, #0]


	if(CheckCollision(tetrominoe, board)){
 80005c0:	4c2d      	ldr	r4, [pc, #180]	@ (8000678 <EXTI0_IRQHandler+0x110>)
 80005c2:	4a2e      	ldr	r2, [pc, #184]	@ (800067c <EXTI0_IRQHandler+0x114>)
 80005c4:	ab03      	add	r3, sp, #12
 80005c6:	4611      	mov	r1, r2
 80005c8:	22a8      	movs	r2, #168	@ 0xa8
 80005ca:	4618      	mov	r0, r3
 80005cc:	f004 fe04 	bl	80051d8 <memcpy>
 80005d0:	466b      	mov	r3, sp
 80005d2:	f104 0210 	add.w	r2, r4, #16
 80005d6:	ca07      	ldmia	r2, {r0, r1, r2}
 80005d8:	c303      	stmia	r3!, {r0, r1}
 80005da:	801a      	strh	r2, [r3, #0]
 80005dc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80005e0:	f001 f8f8 	bl	80017d4 <CheckCollision>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d03a      	beq.n	8000660 <EXTI0_IRQHandler+0xf8>

		board = SetTetrominoe(tetrominoe, board);
 80005ea:	4b24      	ldr	r3, [pc, #144]	@ (800067c <EXTI0_IRQHandler+0x114>)
 80005ec:	607b      	str	r3, [r7, #4]
 80005ee:	f107 0608 	add.w	r6, r7, #8
 80005f2:	4d21      	ldr	r5, [pc, #132]	@ (8000678 <EXTI0_IRQHandler+0x110>)
 80005f4:	4a21      	ldr	r2, [pc, #132]	@ (800067c <EXTI0_IRQHandler+0x114>)
 80005f6:	ab04      	add	r3, sp, #16
 80005f8:	4611      	mov	r1, r2
 80005fa:	22a8      	movs	r2, #168	@ 0xa8
 80005fc:	4618      	mov	r0, r3
 80005fe:	f004 fdeb 	bl	80051d8 <memcpy>
 8000602:	466c      	mov	r4, sp
 8000604:	f105 030c 	add.w	r3, r5, #12
 8000608:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800060a:	c407      	stmia	r4!, {r0, r1, r2}
 800060c:	8023      	strh	r3, [r4, #0]
 800060e:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8000612:	4630      	mov	r0, r6
 8000614:	f001 f990 	bl	8001938 <SetTetrominoe>
 8000618:	6878      	ldr	r0, [r7, #4]
 800061a:	f107 0308 	add.w	r3, r7, #8
 800061e:	22a8      	movs	r2, #168	@ 0xa8
 8000620:	4619      	mov	r1, r3
 8000622:	f004 fdd9 	bl	80051d8 <memcpy>

		tetrominoe = NewTetrominoe(board);
 8000626:	4e14      	ldr	r6, [pc, #80]	@ (8000678 <EXTI0_IRQHandler+0x110>)
 8000628:	f107 0508 	add.w	r5, r7, #8
 800062c:	4c13      	ldr	r4, [pc, #76]	@ (800067c <EXTI0_IRQHandler+0x114>)
 800062e:	4668      	mov	r0, sp
 8000630:	f104 030c 	add.w	r3, r4, #12
 8000634:	229c      	movs	r2, #156	@ 0x9c
 8000636:	4619      	mov	r1, r3
 8000638:	f004 fdce 	bl	80051d8 <memcpy>
 800063c:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8000640:	4628      	mov	r0, r5
 8000642:	f001 fbae 	bl	8001da2 <NewTetrominoe>
 8000646:	4634      	mov	r4, r6
 8000648:	f107 0508 	add.w	r5, r7, #8
 800064c:	6828      	ldr	r0, [r5, #0]
 800064e:	6869      	ldr	r1, [r5, #4]
 8000650:	68aa      	ldr	r2, [r5, #8]
 8000652:	68eb      	ldr	r3, [r5, #12]
 8000654:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000656:	6928      	ldr	r0, [r5, #16]
 8000658:	6969      	ldr	r1, [r5, #20]
 800065a:	c403      	stmia	r4!, {r0, r1}
 800065c:	8b2b      	ldrh	r3, [r5, #24]
 800065e:	8023      	strh	r3, [r4, #0]


//	tetrominoe = RotateTetrominoe(tetrominoe, board);


	HAL_EXTI_ClearPending(EXTI_GPIOA, EXTI_TRIGGER_RISING);
 8000660:	2101      	movs	r1, #1
 8000662:	2000      	movs	r0, #0
 8000664:	f002 fba0 	bl	8002da8 <HAL_EXTI_ClearPending>

	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000668:	2006      	movs	r0, #6
 800066a:	f002 fb74 	bl	8002d56 <HAL_NVIC_EnableIRQ>

}
 800066e:	bf00      	nop
 8000670:	37d4      	adds	r7, #212	@ 0xd4
 8000672:	46bd      	mov	sp, r7
 8000674:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000676:	bf00      	nop
 8000678:	20000038 	.word	0x20000038
 800067c:	20000054 	.word	0x20000054

08000680 <Button_Init_InterruptMode>:
	HAL_GPIO_Init(BUTTON_PORT_VALUE, &config);

}


void Button_Init_InterruptMode(){
 8000680:	b580      	push	{r7, lr}
 8000682:	b086      	sub	sp, #24
 8000684:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef config = {0};
 8000686:	1d3b      	adds	r3, r7, #4
 8000688:	2200      	movs	r2, #0
 800068a:	601a      	str	r2, [r3, #0]
 800068c:	605a      	str	r2, [r3, #4]
 800068e:	609a      	str	r2, [r3, #8]
 8000690:	60da      	str	r2, [r3, #12]
 8000692:	611a      	str	r2, [r3, #16]

	config.Pin = BUTTON_PIN_NUMBER;
 8000694:	2301      	movs	r3, #1
 8000696:	607b      	str	r3, [r7, #4]
	config.Mode = GPIO_MODE_IT_RISING;
 8000698:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800069c:	60bb      	str	r3, [r7, #8]
	config.Speed = GPIO_SPEED_FREQ_HIGH;
 800069e:	2302      	movs	r3, #2
 80006a0:	613b      	str	r3, [r7, #16]


	__HAL_RCC_GPIOA_CLK_ENABLE();
 80006a2:	2300      	movs	r3, #0
 80006a4:	603b      	str	r3, [r7, #0]
 80006a6:	4b0c      	ldr	r3, [pc, #48]	@ (80006d8 <Button_Init_InterruptMode+0x58>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006aa:	4a0b      	ldr	r2, [pc, #44]	@ (80006d8 <Button_Init_InterruptMode+0x58>)
 80006ac:	f043 0301 	orr.w	r3, r3, #1
 80006b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006b2:	4b09      	ldr	r3, [pc, #36]	@ (80006d8 <Button_Init_InterruptMode+0x58>)
 80006b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b6:	f003 0301 	and.w	r3, r3, #1
 80006ba:	603b      	str	r3, [r7, #0]
 80006bc:	683b      	ldr	r3, [r7, #0]

	HAL_GPIO_Init(BUTTON_PORT_VALUE, &config);
 80006be:	1d3b      	adds	r3, r7, #4
 80006c0:	4619      	mov	r1, r3
 80006c2:	4806      	ldr	r0, [pc, #24]	@ (80006dc <Button_Init_InterruptMode+0x5c>)
 80006c4:	f002 fb88 	bl	8002dd8 <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80006c8:	2006      	movs	r0, #6
 80006ca:	f002 fb44 	bl	8002d56 <HAL_NVIC_EnableIRQ>

}
 80006ce:	bf00      	nop
 80006d0:	3718      	adds	r7, #24
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	40023800 	.word	0x40023800
 80006dc:	40020000 	.word	0x40020000

080006e0 <LCD_GPIO_Init>:
//Someone from STM said it was "often accessed" a 1-dim array, and not a 2d array. However you still access it like a 2dim array,  using fb[y*W+x] instead of fb[y][x].
uint16_t frameBuffer[LCD_PIXEL_WIDTH*LCD_PIXEL_HEIGHT] = {0};			//16bpp pixel format.


void LCD_GPIO_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b08c      	sub	sp, #48	@ 0x30
 80006e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80006e6:	2300      	movs	r3, #0
 80006e8:	61bb      	str	r3, [r7, #24]
 80006ea:	4b5a      	ldr	r3, [pc, #360]	@ (8000854 <LCD_GPIO_Init+0x174>)
 80006ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006ee:	4a59      	ldr	r2, [pc, #356]	@ (8000854 <LCD_GPIO_Init+0x174>)
 80006f0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80006f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80006f6:	4b57      	ldr	r3, [pc, #348]	@ (8000854 <LCD_GPIO_Init+0x174>)
 80006f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006fa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80006fe:	61bb      	str	r3, [r7, #24]
 8000700:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000702:	2300      	movs	r3, #0
 8000704:	617b      	str	r3, [r7, #20]
 8000706:	4b53      	ldr	r3, [pc, #332]	@ (8000854 <LCD_GPIO_Init+0x174>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070a:	4a52      	ldr	r2, [pc, #328]	@ (8000854 <LCD_GPIO_Init+0x174>)
 800070c:	f043 0301 	orr.w	r3, r3, #1
 8000710:	6313      	str	r3, [r2, #48]	@ 0x30
 8000712:	4b50      	ldr	r3, [pc, #320]	@ (8000854 <LCD_GPIO_Init+0x174>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000716:	f003 0301 	and.w	r3, r3, #1
 800071a:	617b      	str	r3, [r7, #20]
 800071c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	613b      	str	r3, [r7, #16]
 8000722:	4b4c      	ldr	r3, [pc, #304]	@ (8000854 <LCD_GPIO_Init+0x174>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000726:	4a4b      	ldr	r2, [pc, #300]	@ (8000854 <LCD_GPIO_Init+0x174>)
 8000728:	f043 0302 	orr.w	r3, r3, #2
 800072c:	6313      	str	r3, [r2, #48]	@ 0x30
 800072e:	4b49      	ldr	r3, [pc, #292]	@ (8000854 <LCD_GPIO_Init+0x174>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	f003 0302 	and.w	r3, r3, #2
 8000736:	613b      	str	r3, [r7, #16]
 8000738:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800073a:	2300      	movs	r3, #0
 800073c:	60fb      	str	r3, [r7, #12]
 800073e:	4b45      	ldr	r3, [pc, #276]	@ (8000854 <LCD_GPIO_Init+0x174>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000742:	4a44      	ldr	r2, [pc, #272]	@ (8000854 <LCD_GPIO_Init+0x174>)
 8000744:	f043 0304 	orr.w	r3, r3, #4
 8000748:	6313      	str	r3, [r2, #48]	@ 0x30
 800074a:	4b42      	ldr	r3, [pc, #264]	@ (8000854 <LCD_GPIO_Init+0x174>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074e:	f003 0304 	and.w	r3, r3, #4
 8000752:	60fb      	str	r3, [r7, #12]
 8000754:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000756:	2300      	movs	r3, #0
 8000758:	60bb      	str	r3, [r7, #8]
 800075a:	4b3e      	ldr	r3, [pc, #248]	@ (8000854 <LCD_GPIO_Init+0x174>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075e:	4a3d      	ldr	r2, [pc, #244]	@ (8000854 <LCD_GPIO_Init+0x174>)
 8000760:	f043 0308 	orr.w	r3, r3, #8
 8000764:	6313      	str	r3, [r2, #48]	@ 0x30
 8000766:	4b3b      	ldr	r3, [pc, #236]	@ (8000854 <LCD_GPIO_Init+0x174>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076a:	f003 0308 	and.w	r3, r3, #8
 800076e:	60bb      	str	r3, [r7, #8]
 8000770:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000772:	2300      	movs	r3, #0
 8000774:	607b      	str	r3, [r7, #4]
 8000776:	4b37      	ldr	r3, [pc, #220]	@ (8000854 <LCD_GPIO_Init+0x174>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	4a36      	ldr	r2, [pc, #216]	@ (8000854 <LCD_GPIO_Init+0x174>)
 800077c:	f043 0320 	orr.w	r3, r3, #32
 8000780:	6313      	str	r3, [r2, #48]	@ 0x30
 8000782:	4b34      	ldr	r3, [pc, #208]	@ (8000854 <LCD_GPIO_Init+0x174>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000786:	f003 0320 	and.w	r3, r3, #32
 800078a:	607b      	str	r3, [r7, #4]
 800078c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800078e:	2300      	movs	r3, #0
 8000790:	603b      	str	r3, [r7, #0]
 8000792:	4b30      	ldr	r3, [pc, #192]	@ (8000854 <LCD_GPIO_Init+0x174>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000796:	4a2f      	ldr	r2, [pc, #188]	@ (8000854 <LCD_GPIO_Init+0x174>)
 8000798:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800079c:	6313      	str	r3, [r2, #48]	@ 0x30
 800079e:	4b2d      	ldr	r3, [pc, #180]	@ (8000854 <LCD_GPIO_Init+0x174>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80007a6:	603b      	str	r3, [r7, #0]
 80007a8:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 80007aa:	f641 0358 	movw	r3, #6232	@ 0x1858
 80007ae:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 80007b0:	2302      	movs	r3, #2
 80007b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 80007b4:	2300      	movs	r3, #0
 80007b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80007b8:	2302      	movs	r3, #2
 80007ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 80007bc:	230e      	movs	r3, #14
 80007be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 80007c0:	f107 031c 	add.w	r3, r7, #28
 80007c4:	4619      	mov	r1, r3
 80007c6:	4824      	ldr	r0, [pc, #144]	@ (8000858 <LCD_GPIO_Init+0x178>)
 80007c8:	f002 fb06 	bl	8002dd8 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 80007cc:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80007d0:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80007d2:	f107 031c 	add.w	r3, r7, #28
 80007d6:	4619      	mov	r1, r3
 80007d8:	4820      	ldr	r0, [pc, #128]	@ (800085c <LCD_GPIO_Init+0x17c>)
 80007da:	f002 fafd 	bl	8002dd8 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 80007de:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 80007e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 80007e4:	f107 031c 	add.w	r3, r7, #28
 80007e8:	4619      	mov	r1, r3
 80007ea:	481d      	ldr	r0, [pc, #116]	@ (8000860 <LCD_GPIO_Init+0x180>)
 80007ec:	f002 faf4 	bl	8002dd8 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 80007f0:	2348      	movs	r3, #72	@ 0x48
 80007f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80007f4:	f107 031c 	add.w	r3, r7, #28
 80007f8:	4619      	mov	r1, r3
 80007fa:	481a      	ldr	r0, [pc, #104]	@ (8000864 <LCD_GPIO_Init+0x184>)
 80007fc:	f002 faec 	bl	8002dd8 <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8000800:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000804:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8000806:	f107 031c 	add.w	r3, r7, #28
 800080a:	4619      	mov	r1, r3
 800080c:	4816      	ldr	r0, [pc, #88]	@ (8000868 <LCD_GPIO_Init+0x188>)
 800080e:	f002 fae3 	bl	8002dd8 <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8000812:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8000816:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000818:	f107 031c 	add.w	r3, r7, #28
 800081c:	4619      	mov	r1, r3
 800081e:	4813      	ldr	r0, [pc, #76]	@ (800086c <LCD_GPIO_Init+0x18c>)
 8000820:	f002 fada 	bl	8002dd8 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000824:	2303      	movs	r3, #3
 8000826:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8000828:	2309      	movs	r3, #9
 800082a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800082c:	f107 031c 	add.w	r3, r7, #28
 8000830:	4619      	mov	r1, r3
 8000832:	480a      	ldr	r0, [pc, #40]	@ (800085c <LCD_GPIO_Init+0x17c>)
 8000834:	f002 fad0 	bl	8002dd8 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8000838:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800083c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800083e:	f107 031c 	add.w	r3, r7, #28
 8000842:	4619      	mov	r1, r3
 8000844:	4809      	ldr	r0, [pc, #36]	@ (800086c <LCD_GPIO_Init+0x18c>)
 8000846:	f002 fac7 	bl	8002dd8 <HAL_GPIO_Init>
}
 800084a:	bf00      	nop
 800084c:	3730      	adds	r7, #48	@ 0x30
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	40023800 	.word	0x40023800
 8000858:	40020000 	.word	0x40020000
 800085c:	40020400 	.word	0x40020400
 8000860:	40020800 	.word	0x40020800
 8000864:	40020c00 	.word	0x40020c00
 8000868:	40021400 	.word	0x40021400
 800086c:	40021800 	.word	0x40021800

08000870 <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b090      	sub	sp, #64	@ 0x40
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 800087a:	2300      	movs	r3, #0
 800087c:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 800087e:	23f0      	movs	r3, #240	@ 0xf0
 8000880:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 8000882:	2300      	movs	r3, #0
 8000884:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 8000886:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800088a:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 800088c:	2302      	movs	r3, #2
 800088e:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 8000890:	23ff      	movs	r3, #255	@ 0xff
 8000892:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 8000894:	2300      	movs	r3, #0
 8000896:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000898:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800089c:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800089e:	2305      	movs	r3, #5
 80008a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 80008a2:	79fb      	ldrb	r3, [r7, #7]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d101      	bne.n	80008ac <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 80008a8:	4b0f      	ldr	r3, [pc, #60]	@ (80008e8 <LTCD_Layer_Init+0x78>)
 80008aa:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 80008ac:	23f0      	movs	r3, #240	@ 0xf0
 80008ae:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 80008b0:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80008b4:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 80008b6:	2300      	movs	r3, #0
 80008b8:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 80008bc:	2300      	movs	r3, #0
 80008be:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 80008c2:	2300      	movs	r3, #0
 80008c4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 80008c8:	79fa      	ldrb	r2, [r7, #7]
 80008ca:	f107 030c 	add.w	r3, r7, #12
 80008ce:	4619      	mov	r1, r3
 80008d0:	4806      	ldr	r0, [pc, #24]	@ (80008ec <LTCD_Layer_Init+0x7c>)
 80008d2:	f002 fe23 	bl	800351c <HAL_LTDC_ConfigLayer>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 80008dc:	f000 f9a4 	bl	8000c28 <LCD_Error_Handler>
	}
}
 80008e0:	bf00      	nop
 80008e2:	3740      	adds	r7, #64	@ 0x40
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	200001d8 	.word	0x200001d8
 80008ec:	200000fc 	.word	0x200000fc

080008f0 <LTCD__Init>:
{
  LCD_Clear(0,LCD_COLOR_WHITE);
}

void LTCD__Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 80008f4:	4b2a      	ldr	r3, [pc, #168]	@ (80009a0 <LTCD__Init+0xb0>)
 80008f6:	4a2b      	ldr	r2, [pc, #172]	@ (80009a4 <LTCD__Init+0xb4>)
 80008f8:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 80008fa:	4b29      	ldr	r3, [pc, #164]	@ (80009a0 <LTCD__Init+0xb0>)
 80008fc:	2209      	movs	r2, #9
 80008fe:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 8000900:	4b27      	ldr	r3, [pc, #156]	@ (80009a0 <LTCD__Init+0xb0>)
 8000902:	2201      	movs	r2, #1
 8000904:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 8000906:	4b26      	ldr	r3, [pc, #152]	@ (80009a0 <LTCD__Init+0xb0>)
 8000908:	221d      	movs	r2, #29
 800090a:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 800090c:	4b24      	ldr	r3, [pc, #144]	@ (80009a0 <LTCD__Init+0xb0>)
 800090e:	2203      	movs	r2, #3
 8000910:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 8000912:	4b23      	ldr	r3, [pc, #140]	@ (80009a0 <LTCD__Init+0xb0>)
 8000914:	f240 120d 	movw	r2, #269	@ 0x10d
 8000918:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 800091a:	4b21      	ldr	r3, [pc, #132]	@ (80009a0 <LTCD__Init+0xb0>)
 800091c:	f240 1243 	movw	r2, #323	@ 0x143
 8000920:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 8000922:	4b1f      	ldr	r3, [pc, #124]	@ (80009a0 <LTCD__Init+0xb0>)
 8000924:	f240 1217 	movw	r2, #279	@ 0x117
 8000928:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 800092a:	4b1d      	ldr	r3, [pc, #116]	@ (80009a0 <LTCD__Init+0xb0>)
 800092c:	f240 1247 	movw	r2, #327	@ 0x147
 8000930:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 8000932:	4b1b      	ldr	r3, [pc, #108]	@ (80009a0 <LTCD__Init+0xb0>)
 8000934:	2200      	movs	r2, #0
 8000936:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 800093a:	4b19      	ldr	r3, [pc, #100]	@ (80009a0 <LTCD__Init+0xb0>)
 800093c:	2200      	movs	r2, #0
 800093e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 8000942:	4b17      	ldr	r3, [pc, #92]	@ (80009a0 <LTCD__Init+0xb0>)
 8000944:	2200      	movs	r2, #0
 8000946:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800094a:	4b17      	ldr	r3, [pc, #92]	@ (80009a8 <LTCD__Init+0xb8>)
 800094c:	2208      	movs	r2, #8
 800094e:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8000950:	4b15      	ldr	r3, [pc, #84]	@ (80009a8 <LTCD__Init+0xb8>)
 8000952:	22c0      	movs	r2, #192	@ 0xc0
 8000954:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8000956:	4b14      	ldr	r3, [pc, #80]	@ (80009a8 <LTCD__Init+0xb8>)
 8000958:	2204      	movs	r2, #4
 800095a:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 800095c:	4b12      	ldr	r3, [pc, #72]	@ (80009a8 <LTCD__Init+0xb8>)
 800095e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000962:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8000964:	4810      	ldr	r0, [pc, #64]	@ (80009a8 <LTCD__Init+0xb8>)
 8000966:	f003 fc13 	bl	8004190 <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800096a:	4b0d      	ldr	r3, [pc, #52]	@ (80009a0 <LTCD__Init+0xb0>)
 800096c:	2200      	movs	r2, #0
 800096e:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000970:	4b0b      	ldr	r3, [pc, #44]	@ (80009a0 <LTCD__Init+0xb0>)
 8000972:	2200      	movs	r2, #0
 8000974:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000976:	4b0a      	ldr	r3, [pc, #40]	@ (80009a0 <LTCD__Init+0xb0>)
 8000978:	2200      	movs	r2, #0
 800097a:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800097c:	4b08      	ldr	r3, [pc, #32]	@ (80009a0 <LTCD__Init+0xb0>)
 800097e:	2200      	movs	r2, #0
 8000980:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 8000982:	f7ff fead 	bl	80006e0 <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000986:	4806      	ldr	r0, [pc, #24]	@ (80009a0 <LTCD__Init+0xb0>)
 8000988:	f002 fcf8 	bl	800337c <HAL_LTDC_Init>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 8000992:	f000 f949 	bl	8000c28 <LCD_Error_Handler>
	 }

	ili9341_Init();
 8000996:	f001 fa75 	bl	8001e84 <ili9341_Init>
}
 800099a:	bf00      	nop
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	200000fc 	.word	0x200000fc
 80009a4:	40016800 	.word	0x40016800
 80009a8:	200001a4 	.word	0x200001a4

080009ac <LCD_Draw_Pixel>:
 * This is really the only function needed.
 * All drawing consists of is manipulating the array.
 * Adding input sanitation should probably be done.
 */
void LCD_Draw_Pixel(uint16_t x, uint16_t y, uint16_t color)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b083      	sub	sp, #12
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	4603      	mov	r3, r0
 80009b4:	80fb      	strh	r3, [r7, #6]
 80009b6:	460b      	mov	r3, r1
 80009b8:	80bb      	strh	r3, [r7, #4]
 80009ba:	4613      	mov	r3, r2
 80009bc:	807b      	strh	r3, [r7, #2]
	frameBuffer[y*LCD_PIXEL_WIDTH+x] = color;  //You cannot do x*y to set the pixel.
 80009be:	88ba      	ldrh	r2, [r7, #4]
 80009c0:	4613      	mov	r3, r2
 80009c2:	011b      	lsls	r3, r3, #4
 80009c4:	1a9b      	subs	r3, r3, r2
 80009c6:	011b      	lsls	r3, r3, #4
 80009c8:	461a      	mov	r2, r3
 80009ca:	88fb      	ldrh	r3, [r7, #6]
 80009cc:	4413      	add	r3, r2
 80009ce:	4905      	ldr	r1, [pc, #20]	@ (80009e4 <LCD_Draw_Pixel+0x38>)
 80009d0:	887a      	ldrh	r2, [r7, #2]
 80009d2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 80009d6:	bf00      	nop
 80009d8:	370c      	adds	r7, #12
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	200001d8 	.word	0x200001d8

080009e8 <LCD_Draw_Vertical_Line>:
        }
    }
}

void LCD_Draw_Vertical_Line(uint16_t x, uint16_t y, uint16_t len, uint16_t color)
{
 80009e8:	b590      	push	{r4, r7, lr}
 80009ea:	b085      	sub	sp, #20
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	4604      	mov	r4, r0
 80009f0:	4608      	mov	r0, r1
 80009f2:	4611      	mov	r1, r2
 80009f4:	461a      	mov	r2, r3
 80009f6:	4623      	mov	r3, r4
 80009f8:	80fb      	strh	r3, [r7, #6]
 80009fa:	4603      	mov	r3, r0
 80009fc:	80bb      	strh	r3, [r7, #4]
 80009fe:	460b      	mov	r3, r1
 8000a00:	807b      	strh	r3, [r7, #2]
 8000a02:	4613      	mov	r3, r2
 8000a04:	803b      	strh	r3, [r7, #0]
  for (uint16_t i = 0; i < len; i++)
 8000a06:	2300      	movs	r3, #0
 8000a08:	81fb      	strh	r3, [r7, #14]
 8000a0a:	e00b      	b.n	8000a24 <LCD_Draw_Vertical_Line+0x3c>
  {
	  LCD_Draw_Pixel(x, i+y, color);
 8000a0c:	89fa      	ldrh	r2, [r7, #14]
 8000a0e:	88bb      	ldrh	r3, [r7, #4]
 8000a10:	4413      	add	r3, r2
 8000a12:	b299      	uxth	r1, r3
 8000a14:	883a      	ldrh	r2, [r7, #0]
 8000a16:	88fb      	ldrh	r3, [r7, #6]
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f7ff ffc7 	bl	80009ac <LCD_Draw_Pixel>
  for (uint16_t i = 0; i < len; i++)
 8000a1e:	89fb      	ldrh	r3, [r7, #14]
 8000a20:	3301      	adds	r3, #1
 8000a22:	81fb      	strh	r3, [r7, #14]
 8000a24:	89fa      	ldrh	r2, [r7, #14]
 8000a26:	887b      	ldrh	r3, [r7, #2]
 8000a28:	429a      	cmp	r2, r3
 8000a2a:	d3ef      	bcc.n	8000a0c <LCD_Draw_Vertical_Line+0x24>
  }
}
 8000a2c:	bf00      	nop
 8000a2e:	bf00      	nop
 8000a30:	3714      	adds	r7, #20
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd90      	pop	{r4, r7, pc}

08000a36 <LCD_Draw_Horizontal_Line>:

void LCD_Draw_Horizontal_Line(uint16_t x, uint16_t y, uint16_t len, uint16_t color)
{
 8000a36:	b590      	push	{r4, r7, lr}
 8000a38:	b085      	sub	sp, #20
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	4604      	mov	r4, r0
 8000a3e:	4608      	mov	r0, r1
 8000a40:	4611      	mov	r1, r2
 8000a42:	461a      	mov	r2, r3
 8000a44:	4623      	mov	r3, r4
 8000a46:	80fb      	strh	r3, [r7, #6]
 8000a48:	4603      	mov	r3, r0
 8000a4a:	80bb      	strh	r3, [r7, #4]
 8000a4c:	460b      	mov	r3, r1
 8000a4e:	807b      	strh	r3, [r7, #2]
 8000a50:	4613      	mov	r3, r2
 8000a52:	803b      	strh	r3, [r7, #0]
  for (uint16_t i = 0; i < len; i++)
 8000a54:	2300      	movs	r3, #0
 8000a56:	81fb      	strh	r3, [r7, #14]
 8000a58:	e00b      	b.n	8000a72 <LCD_Draw_Horizontal_Line+0x3c>
  {
	  LCD_Draw_Pixel(x+i, y, color);
 8000a5a:	88fa      	ldrh	r2, [r7, #6]
 8000a5c:	89fb      	ldrh	r3, [r7, #14]
 8000a5e:	4413      	add	r3, r2
 8000a60:	b29b      	uxth	r3, r3
 8000a62:	883a      	ldrh	r2, [r7, #0]
 8000a64:	88b9      	ldrh	r1, [r7, #4]
 8000a66:	4618      	mov	r0, r3
 8000a68:	f7ff ffa0 	bl	80009ac <LCD_Draw_Pixel>
  for (uint16_t i = 0; i < len; i++)
 8000a6c:	89fb      	ldrh	r3, [r7, #14]
 8000a6e:	3301      	adds	r3, #1
 8000a70:	81fb      	strh	r3, [r7, #14]
 8000a72:	89fa      	ldrh	r2, [r7, #14]
 8000a74:	887b      	ldrh	r3, [r7, #2]
 8000a76:	429a      	cmp	r2, r3
 8000a78:	d3ef      	bcc.n	8000a5a <LCD_Draw_Horizontal_Line+0x24>
  }
}
 8000a7a:	bf00      	nop
 8000a7c:	bf00      	nop
 8000a7e:	3714      	adds	r7, #20
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd90      	pop	{r4, r7, pc}

08000a84 <LCD_Clear>:

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 8000a84:	b480      	push	{r7}
 8000a86:	b085      	sub	sp, #20
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	460a      	mov	r2, r1
 8000a8e:	71fb      	strb	r3, [r7, #7]
 8000a90:	4613      	mov	r3, r2
 8000a92:	80bb      	strh	r3, [r7, #4]
	if (LayerIndex == 0){
 8000a94:	79fb      	ldrb	r3, [r7, #7]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d10e      	bne.n	8000ab8 <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	60fb      	str	r3, [r7, #12]
 8000a9e:	e007      	b.n	8000ab0 <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 8000aa0:	4908      	ldr	r1, [pc, #32]	@ (8000ac4 <LCD_Clear+0x40>)
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	88ba      	ldrh	r2, [r7, #4]
 8000aa6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	3301      	adds	r3, #1
 8000aae:	60fb      	str	r3, [r7, #12]
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 8000ab6:	d3f3      	bcc.n	8000aa0 <LCD_Clear+0x1c>
		}
	}
  // TODO: Add more Layers if needed
}
 8000ab8:	bf00      	nop
 8000aba:	3714      	adds	r7, #20
 8000abc:	46bd      	mov	sp, r7
 8000abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac2:	4770      	bx	lr
 8000ac4:	200001d8 	.word	0x200001d8

08000ac8 <LCD_SetTextColor>:

//This was taken and adapted from stm32's mcu code
void LCD_SetTextColor(uint16_t Color)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	4603      	mov	r3, r0
 8000ad0:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 8000ad2:	4a04      	ldr	r2, [pc, #16]	@ (8000ae4 <LCD_SetTextColor+0x1c>)
 8000ad4:	88fb      	ldrh	r3, [r7, #6]
 8000ad6:	8013      	strh	r3, [r2, #0]
}
 8000ad8:	bf00      	nop
 8000ada:	370c      	adds	r7, #12
 8000adc:	46bd      	mov	sp, r7
 8000ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae2:	4770      	bx	lr
 8000ae4:	20000000 	.word	0x20000000

08000ae8 <LCD_SetFont>:

//This was taken and adapted from stm32's mcu code
void LCD_SetFont(FONT_t *fonts)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	b083      	sub	sp, #12
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 8000af0:	4a04      	ldr	r2, [pc, #16]	@ (8000b04 <LCD_SetFont+0x1c>)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	6013      	str	r3, [r2, #0]
}
 8000af6:	bf00      	nop
 8000af8:	370c      	adds	r7, #12
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop
 8000b04:	200001d4 	.word	0x200001d4

08000b08 <LCD_Draw_Char>:

//This was taken and adapted from stm32's mcu code
void LCD_Draw_Char(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b084      	sub	sp, #16
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	4603      	mov	r3, r0
 8000b10:	603a      	str	r2, [r7, #0]
 8000b12:	80fb      	strh	r3, [r7, #6]
 8000b14:	460b      	mov	r3, r1
 8000b16:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, counter = 0;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	60fb      	str	r3, [r7, #12]
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	60bb      	str	r3, [r7, #8]
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000b20:	2300      	movs	r3, #0
 8000b22:	60fb      	str	r3, [r7, #12]
 8000b24:	e04c      	b.n	8000bc0 <LCD_Draw_Char+0xb8>
  {
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8000b26:	2300      	movs	r3, #0
 8000b28:	60bb      	str	r3, [r7, #8]
 8000b2a:	e03f      	b.n	8000bac <LCD_Draw_Char+0xa4>
    {
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> counter)) == 0x00) && (LCD_Currentfonts->Width <= 12)) || (((c[index] & (0x1 << counter)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	005b      	lsls	r3, r3, #1
 8000b30:	683a      	ldr	r2, [r7, #0]
 8000b32:	4413      	add	r3, r2
 8000b34:	881b      	ldrh	r3, [r3, #0]
 8000b36:	4619      	mov	r1, r3
 8000b38:	4b27      	ldr	r3, [pc, #156]	@ (8000bd8 <LCD_Draw_Char+0xd0>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	889b      	ldrh	r3, [r3, #4]
 8000b3e:	4a27      	ldr	r2, [pc, #156]	@ (8000bdc <LCD_Draw_Char+0xd4>)
 8000b40:	fba2 2303 	umull	r2, r3, r2, r3
 8000b44:	08db      	lsrs	r3, r3, #3
 8000b46:	b29b      	uxth	r3, r3
 8000b48:	00db      	lsls	r3, r3, #3
 8000b4a:	2280      	movs	r2, #128	@ 0x80
 8000b4c:	409a      	lsls	r2, r3
 8000b4e:	68bb      	ldr	r3, [r7, #8]
 8000b50:	fa42 f303 	asr.w	r3, r2, r3
 8000b54:	400b      	ands	r3, r1
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d104      	bne.n	8000b64 <LCD_Draw_Char+0x5c>
 8000b5a:	4b1f      	ldr	r3, [pc, #124]	@ (8000bd8 <LCD_Draw_Char+0xd0>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	889b      	ldrh	r3, [r3, #4]
 8000b60:	2b0c      	cmp	r3, #12
 8000b62:	d920      	bls.n	8000ba6 <LCD_Draw_Char+0x9e>
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	005b      	lsls	r3, r3, #1
 8000b68:	683a      	ldr	r2, [r7, #0]
 8000b6a:	4413      	add	r3, r2
 8000b6c:	881b      	ldrh	r3, [r3, #0]
 8000b6e:	461a      	mov	r2, r3
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	fa42 f303 	asr.w	r3, r2, r3
 8000b76:	f003 0301 	and.w	r3, r3, #1
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d104      	bne.n	8000b88 <LCD_Draw_Char+0x80>
 8000b7e:	4b16      	ldr	r3, [pc, #88]	@ (8000bd8 <LCD_Draw_Char+0xd0>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	889b      	ldrh	r3, [r3, #4]
 8000b84:	2b0c      	cmp	r3, #12
 8000b86:	d80e      	bhi.n	8000ba6 <LCD_Draw_Char+0x9e>
      {
         //Background If want to overrite text under then add a set color here
      }
      else
      {
    	  LCD_Draw_Pixel(counter + Xpos,index + Ypos,CurrentTextColor);
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	b29a      	uxth	r2, r3
 8000b8c:	88fb      	ldrh	r3, [r7, #6]
 8000b8e:	4413      	add	r3, r2
 8000b90:	b298      	uxth	r0, r3
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	b29a      	uxth	r2, r3
 8000b96:	88bb      	ldrh	r3, [r7, #4]
 8000b98:	4413      	add	r3, r2
 8000b9a:	b29b      	uxth	r3, r3
 8000b9c:	4a10      	ldr	r2, [pc, #64]	@ (8000be0 <LCD_Draw_Char+0xd8>)
 8000b9e:	8812      	ldrh	r2, [r2, #0]
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	f7ff ff03 	bl	80009ac <LCD_Draw_Pixel>
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8000ba6:	68bb      	ldr	r3, [r7, #8]
 8000ba8:	3301      	adds	r3, #1
 8000baa:	60bb      	str	r3, [r7, #8]
 8000bac:	4b0a      	ldr	r3, [pc, #40]	@ (8000bd8 <LCD_Draw_Char+0xd0>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	889b      	ldrh	r3, [r3, #4]
 8000bb2:	461a      	mov	r2, r3
 8000bb4:	68bb      	ldr	r3, [r7, #8]
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	d3b8      	bcc.n	8000b2c <LCD_Draw_Char+0x24>
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	3301      	adds	r3, #1
 8000bbe:	60fb      	str	r3, [r7, #12]
 8000bc0:	4b05      	ldr	r3, [pc, #20]	@ (8000bd8 <LCD_Draw_Char+0xd0>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	88db      	ldrh	r3, [r3, #6]
 8000bc6:	461a      	mov	r2, r3
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d3ab      	bcc.n	8000b26 <LCD_Draw_Char+0x1e>
      }
    }
  }
}
 8000bce:	bf00      	nop
 8000bd0:	bf00      	nop
 8000bd2:	3710      	adds	r7, #16
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	200001d4 	.word	0x200001d4
 8000bdc:	aaaaaaab 	.word	0xaaaaaaab
 8000be0:	20000000 	.word	0x20000000

08000be4 <LCD_DisplayChar>:

//This was taken and adapted from stm32's mcu code
void LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	4603      	mov	r3, r0
 8000bec:	80fb      	strh	r3, [r7, #6]
 8000bee:	460b      	mov	r3, r1
 8000bf0:	80bb      	strh	r3, [r7, #4]
 8000bf2:	4613      	mov	r3, r2
 8000bf4:	70fb      	strb	r3, [r7, #3]
  Ascii -= 32;
 8000bf6:	78fb      	ldrb	r3, [r7, #3]
 8000bf8:	3b20      	subs	r3, #32
 8000bfa:	70fb      	strb	r3, [r7, #3]
  LCD_Draw_Char(Xpos, Ypos, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height]);
 8000bfc:	4b09      	ldr	r3, [pc, #36]	@ (8000c24 <LCD_DisplayChar+0x40>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	681a      	ldr	r2, [r3, #0]
 8000c02:	78fb      	ldrb	r3, [r7, #3]
 8000c04:	4907      	ldr	r1, [pc, #28]	@ (8000c24 <LCD_DisplayChar+0x40>)
 8000c06:	6809      	ldr	r1, [r1, #0]
 8000c08:	88c9      	ldrh	r1, [r1, #6]
 8000c0a:	fb01 f303 	mul.w	r3, r1, r3
 8000c0e:	005b      	lsls	r3, r3, #1
 8000c10:	441a      	add	r2, r3
 8000c12:	88b9      	ldrh	r1, [r7, #4]
 8000c14:	88fb      	ldrh	r3, [r7, #6]
 8000c16:	4618      	mov	r0, r3
 8000c18:	f7ff ff76 	bl	8000b08 <LCD_Draw_Char>
}
 8000c1c:	bf00      	nop
 8000c1e:	3708      	adds	r7, #8
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	200001d4 	.word	0x200001d4

08000c28 <LCD_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void LCD_Error_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c2c:	b672      	cpsid	i
}
 8000c2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c30:	bf00      	nop
 8000c32:	e7fd      	b.n	8000c30 <LCD_Error_Handler+0x8>

08000c34 <RNG_Init>:

uint32_t randNum = 0;



void RNG_Init(){
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0

	__HAL_RCC_RNG_CLK_ENABLE();
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	607b      	str	r3, [r7, #4]
 8000c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8000c74 <RNG_Init+0x40>)
 8000c40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c42:	4a0c      	ldr	r2, [pc, #48]	@ (8000c74 <RNG_Init+0x40>)
 8000c44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c48:	6353      	str	r3, [r2, #52]	@ 0x34
 8000c4a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c74 <RNG_Init+0x40>)
 8000c4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c52:	607b      	str	r3, [r7, #4]
 8000c54:	687b      	ldr	r3, [r7, #4]

	hrng.Instance = RNG;
 8000c56:	4b08      	ldr	r3, [pc, #32]	@ (8000c78 <RNG_Init+0x44>)
 8000c58:	4a08      	ldr	r2, [pc, #32]	@ (8000c7c <RNG_Init+0x48>)
 8000c5a:	601a      	str	r2, [r3, #0]

	while(HAL_RNG_Init(&hrng) != HAL_OK){
 8000c5c:	bf00      	nop
 8000c5e:	4806      	ldr	r0, [pc, #24]	@ (8000c78 <RNG_Init+0x44>)
 8000c60:	f003 fc56 	bl	8004510 <HAL_RNG_Init>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d1f9      	bne.n	8000c5e <RNG_Init+0x2a>
		;
	}

}
 8000c6a:	bf00      	nop
 8000c6c:	bf00      	nop
 8000c6e:	3708      	adds	r7, #8
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	40023800 	.word	0x40023800
 8000c78:	200259d8 	.word	0x200259d8
 8000c7c:	50060800 	.word	0x50060800

08000c80 <RNG_DeInit>:


void RNG_DeInit(){
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0

	while(HAL_RNG_DeInit(&hrng) != HAL_OK){
 8000c84:	bf00      	nop
 8000c86:	4804      	ldr	r0, [pc, #16]	@ (8000c98 <RNG_DeInit+0x18>)
 8000c88:	f003 fc6c 	bl	8004564 <HAL_RNG_DeInit>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d1f9      	bne.n	8000c86 <RNG_DeInit+0x6>
		;
	}

}
 8000c92:	bf00      	nop
 8000c94:	bf00      	nop
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	200259d8 	.word	0x200259d8

08000c9c <RNG_GenRandNum>:


uint32_t RNG_GenRandNum(){
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0

	RNG_Init();
 8000ca2:	f7ff ffc7 	bl	8000c34 <RNG_Init>


	uint32_t rn = (randNum >> SHIFT) + MIN;
 8000ca6:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce0 <RNG_GenRandNum+0x44>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	0f5b      	lsrs	r3, r3, #29
 8000cac:	3302      	adds	r3, #2
 8000cae:	607b      	str	r3, [r7, #4]


	while(rn > MAX){
 8000cb0:	e00c      	b.n	8000ccc <RNG_GenRandNum+0x30>

		while(HAL_RNG_GenerateRandomNumber(&hrng, &randNum) != HAL_OK){;}
 8000cb2:	bf00      	nop
 8000cb4:	490a      	ldr	r1, [pc, #40]	@ (8000ce0 <RNG_GenRandNum+0x44>)
 8000cb6:	480b      	ldr	r0, [pc, #44]	@ (8000ce4 <RNG_GenRandNum+0x48>)
 8000cb8:	f003 fc7e 	bl	80045b8 <HAL_RNG_GenerateRandomNumber>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d1f8      	bne.n	8000cb4 <RNG_GenRandNum+0x18>

		rn = (randNum >> SHIFT) + MIN;
 8000cc2:	4b07      	ldr	r3, [pc, #28]	@ (8000ce0 <RNG_GenRandNum+0x44>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	0f5b      	lsrs	r3, r3, #29
 8000cc8:	3302      	adds	r3, #2
 8000cca:	607b      	str	r3, [r7, #4]
	while(rn > MAX){
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2b08      	cmp	r3, #8
 8000cd0:	d8ef      	bhi.n	8000cb2 <RNG_GenRandNum+0x16>
//		}
//
//	}


	RNG_DeInit();
 8000cd2:	f7ff ffd5 	bl	8000c80 <RNG_DeInit>


	return rn;
 8000cd6:	687b      	ldr	r3, [r7, #4]

}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	3708      	adds	r7, #8
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	200259e8 	.word	0x200259e8
 8000ce4:	200259d8 	.word	0x200259d8

08000ce8 <BuildTetrominoe>:

#include "Tetris_Logic.h"



Tetrominoe BuildTetrominoe(uint8_t c, Board b){
 8000ce8:	b082      	sub	sp, #8
 8000cea:	b5b0      	push	{r4, r5, r7, lr}
 8000cec:	b0e2      	sub	sp, #392	@ 0x188
 8000cee:	af2e      	add	r7, sp, #184	@ 0xb8
 8000cf0:	6078      	str	r0, [r7, #4]
 8000cf2:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 8000cf6:	e880 000c 	stmia.w	r0, {r2, r3}
 8000cfa:	460b      	mov	r3, r1
 8000cfc:	70fb      	strb	r3, [r7, #3]

	Tetrominoe tetrominoe = {0};
 8000cfe:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000d02:	2200      	movs	r2, #0
 8000d04:	601a      	str	r2, [r3, #0]
 8000d06:	605a      	str	r2, [r3, #4]
 8000d08:	609a      	str	r2, [r3, #8]
 8000d0a:	60da      	str	r2, [r3, #12]
 8000d0c:	611a      	str	r2, [r3, #16]
 8000d0e:	615a      	str	r2, [r3, #20]
 8000d10:	831a      	strh	r2, [r3, #24]

	switch(c){
 8000d12:	78fb      	ldrb	r3, [r7, #3]
 8000d14:	3b02      	subs	r3, #2
 8000d16:	2b06      	cmp	r3, #6
 8000d18:	f200 81fc 	bhi.w	8001114 <BuildTetrominoe+0x42c>
 8000d1c:	a201      	add	r2, pc, #4	@ (adr r2, 8000d24 <BuildTetrominoe+0x3c>)
 8000d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d22:	bf00      	nop
 8000d24:	08000d41 	.word	0x08000d41
 8000d28:	08000dc9 	.word	0x08000dc9
 8000d2c:	08000e51 	.word	0x08000e51
 8000d30:	08000ed9 	.word	0x08000ed9
 8000d34:	08000f61 	.word	0x08000f61
 8000d38:	08000fe9 	.word	0x08000fe9
 8000d3c:	08001071 	.word	0x08001071

			case O:

				bool blk0[4][4] = {{X, X, U, U},
 8000d40:	4bd2      	ldr	r3, [pc, #840]	@ (800108c <BuildTetrominoe+0x3a4>)
 8000d42:	f107 046c 	add.w	r4, r7, #108	@ 0x6c
 8000d46:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								   {X, X, U, U},
								   {U, U, U, U},
								   {U, U, U, U}};

				for(int i = 0; i < 3; i++){
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8000d52:	e027      	b.n	8000da4 <BuildTetrominoe+0xbc>
					for(int j = 0; j < 3; j++){
 8000d54:	2300      	movs	r3, #0
 8000d56:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8000d5a:	e01a      	b.n	8000d92 <BuildTetrominoe+0xaa>

						tetrominoe.Structure[i][j] = blk0[i][j];
 8000d5c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000d60:	009b      	lsls	r3, r3, #2
 8000d62:	33d0      	adds	r3, #208	@ 0xd0
 8000d64:	19da      	adds	r2, r3, r7
 8000d66:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8000d6a:	4413      	add	r3, r2
 8000d6c:	3b64      	subs	r3, #100	@ 0x64
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	4619      	mov	r1, r3
 8000d72:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000d76:	009b      	lsls	r3, r3, #2
 8000d78:	33d0      	adds	r3, #208	@ 0xd0
 8000d7a:	19da      	adds	r2, r3, r7
 8000d7c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8000d80:	4413      	add	r3, r2
 8000d82:	3b53      	subs	r3, #83	@ 0x53
 8000d84:	460a      	mov	r2, r1
 8000d86:	701a      	strb	r2, [r3, #0]
					for(int j = 0; j < 3; j++){
 8000d88:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8000d92:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8000d96:	2b02      	cmp	r3, #2
 8000d98:	dde0      	ble.n	8000d5c <BuildTetrominoe+0x74>
				for(int i = 0; i < 3; i++){
 8000d9a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000d9e:	3301      	adds	r3, #1
 8000da0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8000da4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000da8:	2b02      	cmp	r3, #2
 8000daa:	ddd3      	ble.n	8000d54 <BuildTetrominoe+0x6c>

					}
				}


				tetrominoe.Name = O;
 8000dac:	2302      	movs	r3, #2
 8000dae:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
				tetrominoe.Color = LCD_COLOR_YELLOW;
 8000db2:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000db6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
				tetrominoe.Width = 2;
 8000dba:	2302      	movs	r3, #2
 8000dbc:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
				tetrominoe.Height = 2;
 8000dc0:	2302      	movs	r3, #2
 8000dc2:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91

				break;
 8000dc6:	e1a5      	b.n	8001114 <BuildTetrominoe+0x42c>


			case I:

				bool blk1[4][4] = {{X, X, X, X},
 8000dc8:	4bb1      	ldr	r3, [pc, #708]	@ (8001090 <BuildTetrominoe+0x3a8>)
 8000dca:	f107 045c 	add.w	r4, r7, #92	@ 0x5c
 8000dce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000dd0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								   {U, U, U, U},
								   {U, U, U, U},
								   {U, U, U, U}};

				for(int i = 0; i < 4; i++){
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8000dda:	e027      	b.n	8000e2c <BuildTetrominoe+0x144>
					for(int j = 0; j < 4; j++){
 8000ddc:	2300      	movs	r3, #0
 8000dde:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8000de2:	e01a      	b.n	8000e1a <BuildTetrominoe+0x132>

						tetrominoe.Structure[i][j] = blk1[i][j];
 8000de4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000de8:	009b      	lsls	r3, r3, #2
 8000dea:	33d0      	adds	r3, #208	@ 0xd0
 8000dec:	19da      	adds	r2, r3, r7
 8000dee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8000df2:	4413      	add	r3, r2
 8000df4:	3b74      	subs	r3, #116	@ 0x74
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	4619      	mov	r1, r3
 8000dfa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000dfe:	009b      	lsls	r3, r3, #2
 8000e00:	33d0      	adds	r3, #208	@ 0xd0
 8000e02:	19da      	adds	r2, r3, r7
 8000e04:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8000e08:	4413      	add	r3, r2
 8000e0a:	3b53      	subs	r3, #83	@ 0x53
 8000e0c:	460a      	mov	r2, r1
 8000e0e:	701a      	strb	r2, [r3, #0]
					for(int j = 0; j < 4; j++){
 8000e10:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8000e14:	3301      	adds	r3, #1
 8000e16:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8000e1a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8000e1e:	2b03      	cmp	r3, #3
 8000e20:	dde0      	ble.n	8000de4 <BuildTetrominoe+0xfc>
				for(int i = 0; i < 4; i++){
 8000e22:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000e26:	3301      	adds	r3, #1
 8000e28:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8000e2c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000e30:	2b03      	cmp	r3, #3
 8000e32:	ddd3      	ble.n	8000ddc <BuildTetrominoe+0xf4>

					}
				}


				tetrominoe.Name = I;
 8000e34:	2303      	movs	r3, #3
 8000e36:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
				tetrominoe.Color = LCD_COLOR_CYAN;
 8000e3a:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8000e3e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
				tetrominoe.Width = 4;
 8000e42:	2304      	movs	r3, #4
 8000e44:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
				tetrominoe.Height = 1;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91

				break;
 8000e4e:	e161      	b.n	8001114 <BuildTetrominoe+0x42c>


			case S:

				bool blk2[4][4] = {{U, X, X, U},
 8000e50:	4b90      	ldr	r3, [pc, #576]	@ (8001094 <BuildTetrominoe+0x3ac>)
 8000e52:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 8000e56:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e58:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								   {X, X, U, U},
								   {U, U, U, U},
								   {U, U, U, U}};

				for(int i = 0; i < 3; i++){
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8000e62:	e027      	b.n	8000eb4 <BuildTetrominoe+0x1cc>
					for(int j = 0; j < 3; j++){
 8000e64:	2300      	movs	r3, #0
 8000e66:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8000e6a:	e01a      	b.n	8000ea2 <BuildTetrominoe+0x1ba>

						tetrominoe.Structure[i][j] = blk2[i][j];
 8000e6c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8000e70:	009b      	lsls	r3, r3, #2
 8000e72:	33d0      	adds	r3, #208	@ 0xd0
 8000e74:	19da      	adds	r2, r3, r7
 8000e76:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8000e7a:	4413      	add	r3, r2
 8000e7c:	3b84      	subs	r3, #132	@ 0x84
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	4619      	mov	r1, r3
 8000e82:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8000e86:	009b      	lsls	r3, r3, #2
 8000e88:	33d0      	adds	r3, #208	@ 0xd0
 8000e8a:	19da      	adds	r2, r3, r7
 8000e8c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8000e90:	4413      	add	r3, r2
 8000e92:	3b53      	subs	r3, #83	@ 0x53
 8000e94:	460a      	mov	r2, r1
 8000e96:	701a      	strb	r2, [r3, #0]
					for(int j = 0; j < 3; j++){
 8000e98:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8000e9c:	3301      	adds	r3, #1
 8000e9e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8000ea2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8000ea6:	2b02      	cmp	r3, #2
 8000ea8:	dde0      	ble.n	8000e6c <BuildTetrominoe+0x184>
				for(int i = 0; i < 3; i++){
 8000eaa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8000eae:	3301      	adds	r3, #1
 8000eb0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8000eb4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8000eb8:	2b02      	cmp	r3, #2
 8000eba:	ddd3      	ble.n	8000e64 <BuildTetrominoe+0x17c>

					}
				}


				tetrominoe.Name = S;
 8000ebc:	2304      	movs	r3, #4
 8000ebe:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
				tetrominoe.Color = LCD_COLOR_GREEN;
 8000ec2:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000ec6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
				tetrominoe.Width = 3;
 8000eca:	2303      	movs	r3, #3
 8000ecc:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
				tetrominoe.Height = 2;
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91

				break;
 8000ed6:	e11d      	b.n	8001114 <BuildTetrominoe+0x42c>


			case Z:

				bool blk3[4][4] = {{X, X, U, U},
 8000ed8:	4b6f      	ldr	r3, [pc, #444]	@ (8001098 <BuildTetrominoe+0x3b0>)
 8000eda:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000ede:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ee0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								   {U, X, X, U},
								   {U, U, U, U},
								   {U, U, U, U}};

				for(int i = 0; i < 3; i++){
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8000eea:	e027      	b.n	8000f3c <BuildTetrominoe+0x254>
					for(int j = 0; j < 3; j++){
 8000eec:	2300      	movs	r3, #0
 8000eee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000ef2:	e01a      	b.n	8000f2a <BuildTetrominoe+0x242>

						tetrominoe.Structure[i][j] = blk3[i][j];
 8000ef4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000ef8:	009b      	lsls	r3, r3, #2
 8000efa:	33d0      	adds	r3, #208	@ 0xd0
 8000efc:	19da      	adds	r2, r3, r7
 8000efe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000f02:	4413      	add	r3, r2
 8000f04:	3b94      	subs	r3, #148	@ 0x94
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	4619      	mov	r1, r3
 8000f0a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000f0e:	009b      	lsls	r3, r3, #2
 8000f10:	33d0      	adds	r3, #208	@ 0xd0
 8000f12:	19da      	adds	r2, r3, r7
 8000f14:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000f18:	4413      	add	r3, r2
 8000f1a:	3b53      	subs	r3, #83	@ 0x53
 8000f1c:	460a      	mov	r2, r1
 8000f1e:	701a      	strb	r2, [r3, #0]
					for(int j = 0; j < 3; j++){
 8000f20:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000f24:	3301      	adds	r3, #1
 8000f26:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000f2a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000f2e:	2b02      	cmp	r3, #2
 8000f30:	dde0      	ble.n	8000ef4 <BuildTetrominoe+0x20c>
				for(int i = 0; i < 3; i++){
 8000f32:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000f36:	3301      	adds	r3, #1
 8000f38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8000f3c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000f40:	2b02      	cmp	r3, #2
 8000f42:	ddd3      	ble.n	8000eec <BuildTetrominoe+0x204>

					}
				}


				tetrominoe.Name = Z;
 8000f44:	2305      	movs	r3, #5
 8000f46:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
				tetrominoe.Color = LCD_COLOR_RED;
 8000f4a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000f4e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
				tetrominoe.Width = 3;
 8000f52:	2303      	movs	r3, #3
 8000f54:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
				tetrominoe.Height = 2;
 8000f58:	2302      	movs	r3, #2
 8000f5a:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91

				break;
 8000f5e:	e0d9      	b.n	8001114 <BuildTetrominoe+0x42c>


			case J:

				bool blk4[4][4] = {{U, X, U, U},
 8000f60:	4b4e      	ldr	r3, [pc, #312]	@ (800109c <BuildTetrominoe+0x3b4>)
 8000f62:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8000f66:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f68:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								   {U, X, U, U},
								   {X, X, U, U},
								   {U, U, U, U}};

				for(int i = 0; i < 3; i++){
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8000f72:	e027      	b.n	8000fc4 <BuildTetrominoe+0x2dc>
					for(int j = 0; j < 3; j++){
 8000f74:	2300      	movs	r3, #0
 8000f76:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8000f7a:	e01a      	b.n	8000fb2 <BuildTetrominoe+0x2ca>

						tetrominoe.Structure[i][j] = blk4[i][j];
 8000f7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000f80:	009b      	lsls	r3, r3, #2
 8000f82:	33d0      	adds	r3, #208	@ 0xd0
 8000f84:	19da      	adds	r2, r3, r7
 8000f86:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000f8a:	4413      	add	r3, r2
 8000f8c:	3ba4      	subs	r3, #164	@ 0xa4
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	4619      	mov	r1, r3
 8000f92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000f96:	009b      	lsls	r3, r3, #2
 8000f98:	33d0      	adds	r3, #208	@ 0xd0
 8000f9a:	19da      	adds	r2, r3, r7
 8000f9c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000fa0:	4413      	add	r3, r2
 8000fa2:	3b53      	subs	r3, #83	@ 0x53
 8000fa4:	460a      	mov	r2, r1
 8000fa6:	701a      	strb	r2, [r3, #0]
					for(int j = 0; j < 3; j++){
 8000fa8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000fac:	3301      	adds	r3, #1
 8000fae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8000fb2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000fb6:	2b02      	cmp	r3, #2
 8000fb8:	dde0      	ble.n	8000f7c <BuildTetrominoe+0x294>
				for(int i = 0; i < 3; i++){
 8000fba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8000fc4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	ddd3      	ble.n	8000f74 <BuildTetrominoe+0x28c>

					}
				}


				tetrominoe.Name = J;
 8000fcc:	2306      	movs	r3, #6
 8000fce:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
				tetrominoe.Color = LCD_COLOR_ORANGE;
 8000fd2:	f64f 3381 	movw	r3, #64385	@ 0xfb81
 8000fd6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
				tetrominoe.Width = 2;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
				tetrominoe.Height = 3;
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91

				break;
 8000fe6:	e095      	b.n	8001114 <BuildTetrominoe+0x42c>


			case L:

				bool blk5[4][4] = {{U, X, U, U},
 8000fe8:	4b2d      	ldr	r3, [pc, #180]	@ (80010a0 <BuildTetrominoe+0x3b8>)
 8000fea:	f107 041c 	add.w	r4, r7, #28
 8000fee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ff0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								   {U, X, U, U},
								   {U, X, X, U},
								   {U, U, U, U}};

				for(int i = 0; i < 3; i++){
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8000ffa:	e027      	b.n	800104c <BuildTetrominoe+0x364>
					for(int j = 0; j < 3; j++){
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001002:	e01a      	b.n	800103a <BuildTetrominoe+0x352>

						tetrominoe.Structure[i][j] = blk5[i][j];
 8001004:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001008:	009b      	lsls	r3, r3, #2
 800100a:	33d0      	adds	r3, #208	@ 0xd0
 800100c:	19da      	adds	r2, r3, r7
 800100e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001012:	4413      	add	r3, r2
 8001014:	3bb4      	subs	r3, #180	@ 0xb4
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	4619      	mov	r1, r3
 800101a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	33d0      	adds	r3, #208	@ 0xd0
 8001022:	19da      	adds	r2, r3, r7
 8001024:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001028:	4413      	add	r3, r2
 800102a:	3b53      	subs	r3, #83	@ 0x53
 800102c:	460a      	mov	r2, r1
 800102e:	701a      	strb	r2, [r3, #0]
					for(int j = 0; j < 3; j++){
 8001030:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001034:	3301      	adds	r3, #1
 8001036:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800103a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800103e:	2b02      	cmp	r3, #2
 8001040:	dde0      	ble.n	8001004 <BuildTetrominoe+0x31c>
				for(int i = 0; i < 3; i++){
 8001042:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001046:	3301      	adds	r3, #1
 8001048:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800104c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001050:	2b02      	cmp	r3, #2
 8001052:	ddd3      	ble.n	8000ffc <BuildTetrominoe+0x314>

					}
				}


				tetrominoe.Name = L;
 8001054:	2307      	movs	r3, #7
 8001056:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
				tetrominoe.Color = LCD_COLOR_MAGENTA;
 800105a:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 800105e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
				tetrominoe.Width = 2;
 8001062:	2302      	movs	r3, #2
 8001064:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
				tetrominoe.Height = 3;
 8001068:	2303      	movs	r3, #3
 800106a:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91

				break;
 800106e:	e051      	b.n	8001114 <BuildTetrominoe+0x42c>


			case T:

				bool blk6[4][4] = {{U, X, U, U},
 8001070:	4b0c      	ldr	r3, [pc, #48]	@ (80010a4 <BuildTetrominoe+0x3bc>)
 8001072:	f107 040c 	add.w	r4, r7, #12
 8001076:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001078:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								   {X, X, X, U},
								   {U, U, U, U},
								   {U, U, U, U}};

				for(int i = 0; i < 3; i++){
 800107c:	2300      	movs	r3, #0
 800107e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001082:	e035      	b.n	80010f0 <BuildTetrominoe+0x408>
					for(int j = 0; j < 3; j++){
 8001084:	2300      	movs	r3, #0
 8001086:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800108a:	e028      	b.n	80010de <BuildTetrominoe+0x3f6>
 800108c:	0800520c 	.word	0x0800520c
 8001090:	0800521c 	.word	0x0800521c
 8001094:	0800522c 	.word	0x0800522c
 8001098:	0800523c 	.word	0x0800523c
 800109c:	0800524c 	.word	0x0800524c
 80010a0:	0800525c 	.word	0x0800525c
 80010a4:	0800526c 	.word	0x0800526c

						tetrominoe.Structure[i][j] = blk6[i][j];
 80010a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80010ac:	009b      	lsls	r3, r3, #2
 80010ae:	33d0      	adds	r3, #208	@ 0xd0
 80010b0:	19da      	adds	r2, r3, r7
 80010b2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80010b6:	4413      	add	r3, r2
 80010b8:	3bc4      	subs	r3, #196	@ 0xc4
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	4619      	mov	r1, r3
 80010be:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80010c2:	009b      	lsls	r3, r3, #2
 80010c4:	33d0      	adds	r3, #208	@ 0xd0
 80010c6:	19da      	adds	r2, r3, r7
 80010c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80010cc:	4413      	add	r3, r2
 80010ce:	3b53      	subs	r3, #83	@ 0x53
 80010d0:	460a      	mov	r2, r1
 80010d2:	701a      	strb	r2, [r3, #0]
					for(int j = 0; j < 3; j++){
 80010d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80010d8:	3301      	adds	r3, #1
 80010da:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80010de:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80010e2:	2b02      	cmp	r3, #2
 80010e4:	dde0      	ble.n	80010a8 <BuildTetrominoe+0x3c0>
				for(int i = 0; i < 3; i++){
 80010e6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80010ea:	3301      	adds	r3, #1
 80010ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80010f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80010f4:	2b02      	cmp	r3, #2
 80010f6:	ddc5      	ble.n	8001084 <BuildTetrominoe+0x39c>

					}
				}


				tetrominoe.Name = T;
 80010f8:	2308      	movs	r3, #8
 80010fa:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
				tetrominoe.Color = LCD_COLOR_BLUE2;
 80010fe:	f240 531f 	movw	r3, #1311	@ 0x51f
 8001102:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
				tetrominoe.Width = 3;
 8001106:	2303      	movs	r3, #3
 8001108:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
				tetrominoe.Height = 2;
 800110c:	2302      	movs	r3, #2
 800110e:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91

				break;
 8001112:	bf00      	nop
			default:
				;

	}

	tetrominoe.XPosition = START_POSITION_X;
 8001114:	2304      	movs	r3, #4
 8001116:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
	tetrominoe.YPosition = START_POSITION_Y;
 800111a:	2300      	movs	r3, #0
 800111c:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
	tetrominoe.Set = U;
 8001120:	2300      	movs	r3, #0
 8001122:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94


	if(CheckValidSpawn(tetrominoe, b)){
 8001126:	ab03      	add	r3, sp, #12
 8001128:	f107 01e0 	add.w	r1, r7, #224	@ 0xe0
 800112c:	22a8      	movs	r2, #168	@ 0xa8
 800112e:	4618      	mov	r0, r3
 8001130:	f004 f852 	bl	80051d8 <memcpy>
 8001134:	466b      	mov	r3, sp
 8001136:	f107 028c 	add.w	r2, r7, #140	@ 0x8c
 800113a:	ca07      	ldmia	r2, {r0, r1, r2}
 800113c:	c303      	stmia	r3!, {r0, r1}
 800113e:	801a      	strh	r2, [r3, #0]
 8001140:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001144:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001146:	f000 fc7c 	bl	8001a42 <CheckValidSpawn>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d00f      	beq.n	8001170 <BuildTetrominoe+0x488>

		DrawTetrominoe(tetrominoe, tetrominoe.Color);
 8001150:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8001154:	b29b      	uxth	r3, r3
 8001156:	9303      	str	r3, [sp, #12]
 8001158:	466b      	mov	r3, sp
 800115a:	f107 028c 	add.w	r2, r7, #140	@ 0x8c
 800115e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001160:	c303      	stmia	r3!, {r0, r1}
 8001162:	801a      	strh	r2, [r3, #0]
 8001164:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001168:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800116a:	f000 faee 	bl	800174a <DrawTetrominoe>
 800116e:	e001      	b.n	8001174 <BuildTetrominoe+0x48c>

	}

	else{

		DrawEndScreen();
 8001170:	f000 fcac 	bl	8001acc <DrawEndScreen>

	}

	return tetrominoe;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	461d      	mov	r5, r3
 8001178:	f107 047c 	add.w	r4, r7, #124	@ 0x7c
 800117c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800117e:	6028      	str	r0, [r5, #0]
 8001180:	6069      	str	r1, [r5, #4]
 8001182:	60aa      	str	r2, [r5, #8]
 8001184:	60eb      	str	r3, [r5, #12]
 8001186:	cc03      	ldmia	r4!, {r0, r1}
 8001188:	6128      	str	r0, [r5, #16]
 800118a:	6169      	str	r1, [r5, #20]
 800118c:	8823      	ldrh	r3, [r4, #0]
 800118e:	832b      	strh	r3, [r5, #24]

}
 8001190:	6878      	ldr	r0, [r7, #4]
 8001192:	37d0      	adds	r7, #208	@ 0xd0
 8001194:	46bd      	mov	sp, r7
 8001196:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800119a:	b002      	add	sp, #8
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop

080011a0 <ShiftTetrominoe>:
	}

}


Tetrominoe ShiftTetrominoe(Tetrominoe oldTetrominoe, Board b, uint8_t dir){
 80011a0:	b084      	sub	sp, #16
 80011a2:	b5b0      	push	{r4, r5, r7, lr}
 80011a4:	b0c0      	sub	sp, #256	@ 0x100
 80011a6:	af2e      	add	r7, sp, #184	@ 0xb8
 80011a8:	6078      	str	r0, [r7, #4]
 80011aa:	f107 005c 	add.w	r0, r7, #92	@ 0x5c
 80011ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}


	DrawTetrominoe(oldTetrominoe, LCD_COLOR_BLACK);
 80011b2:	2300      	movs	r3, #0
 80011b4:	9303      	str	r3, [sp, #12]
 80011b6:	466b      	mov	r3, sp
 80011b8:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 80011bc:	ca07      	ldmia	r2, {r0, r1, r2}
 80011be:	c303      	stmia	r3!, {r0, r1}
 80011c0:	801a      	strh	r2, [r3, #0]
 80011c2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80011c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011c8:	f000 fabf 	bl	800174a <DrawTetrominoe>

	Tetrominoe newTetrominoe = {0};
 80011cc:	f107 030c 	add.w	r3, r7, #12
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]
 80011da:	611a      	str	r2, [r3, #16]
 80011dc:	615a      	str	r2, [r3, #20]
 80011de:	831a      	strh	r2, [r3, #24]

	newTetrominoe.Name = oldTetrominoe.Name;
 80011e0:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	733b      	strb	r3, [r7, #12]

	for(int i = 0; i < 4; i++){
 80011e8:	2300      	movs	r3, #0
 80011ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80011ec:	e01d      	b.n	800122a <ShiftTetrominoe+0x8a>
		for(int j = 0; j < 4; j++){
 80011ee:	2300      	movs	r3, #0
 80011f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80011f2:	e014      	b.n	800121e <ShiftTetrominoe+0x7e>
			newTetrominoe.Structure[i][j] = oldTetrominoe.Structure[i][j];
 80011f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	3358      	adds	r3, #88	@ 0x58
 80011fa:	19da      	adds	r2, r3, r7
 80011fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80011fe:	4413      	add	r3, r2
 8001200:	3305      	adds	r3, #5
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	b2d9      	uxtb	r1, r3
 8001206:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	3348      	adds	r3, #72	@ 0x48
 800120c:	19da      	adds	r2, r3, r7
 800120e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001210:	4413      	add	r3, r2
 8001212:	3b3b      	subs	r3, #59	@ 0x3b
 8001214:	460a      	mov	r2, r1
 8001216:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 4; j++){
 8001218:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800121a:	3301      	adds	r3, #1
 800121c:	643b      	str	r3, [r7, #64]	@ 0x40
 800121e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001220:	2b03      	cmp	r3, #3
 8001222:	dde7      	ble.n	80011f4 <ShiftTetrominoe+0x54>
	for(int i = 0; i < 4; i++){
 8001224:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001226:	3301      	adds	r3, #1
 8001228:	647b      	str	r3, [r7, #68]	@ 0x44
 800122a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800122c:	2b03      	cmp	r3, #3
 800122e:	ddde      	ble.n	80011ee <ShiftTetrominoe+0x4e>
		}
	}

	newTetrominoe.Color = oldTetrominoe.Color;
 8001230:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8001234:	b29b      	uxth	r3, r3
 8001236:	83fb      	strh	r3, [r7, #30]
	newTetrominoe.Width = oldTetrominoe.Width;
 8001238:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 800123c:	b2db      	uxtb	r3, r3
 800123e:	f887 3020 	strb.w	r3, [r7, #32]
	newTetrominoe.Height = oldTetrominoe.Height;
 8001242:	f897 3071 	ldrb.w	r3, [r7, #113]	@ 0x71
 8001246:	b2db      	uxtb	r3, r3
 8001248:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	newTetrominoe.XPosition = oldTetrominoe.XPosition;
 800124c:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001250:	b25b      	sxtb	r3, r3
 8001252:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
	newTetrominoe.YPosition = oldTetrominoe.YPosition;
 8001256:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800125a:	b25b      	sxtb	r3, r3
 800125c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	newTetrominoe.Set = oldTetrominoe.Set;
 8001260:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 8001264:	b2db      	uxtb	r3, r3
 8001266:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24


	switch(dir){
 800126a:	f897 3120 	ldrb.w	r3, [r7, #288]	@ 0x120
 800126e:	2b02      	cmp	r3, #2
 8001270:	f000 808f 	beq.w	8001392 <ShiftTetrominoe+0x1f2>
 8001274:	2b02      	cmp	r3, #2
 8001276:	f300 80da 	bgt.w	800142e <ShiftTetrominoe+0x28e>
 800127a:	2b00      	cmp	r3, #0
 800127c:	d002      	beq.n	8001284 <ShiftTetrominoe+0xe4>
 800127e:	2b01      	cmp	r3, #1
 8001280:	d04b      	beq.n	800131a <ShiftTetrominoe+0x17a>
 8001282:	e0d4      	b.n	800142e <ShiftTetrominoe+0x28e>

	case DOWN:

		if(oldTetrominoe.YPosition > BOARD_L_MAX - oldTetrominoe.Height){
 8001284:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8001288:	b25b      	sxtb	r3, r3
 800128a:	461a      	mov	r2, r3
 800128c:	f897 3071 	ldrb.w	r3, [r7, #113]	@ 0x71
 8001290:	b2db      	uxtb	r3, r3
 8001292:	f1c3 030b 	rsb	r3, r3, #11
 8001296:	429a      	cmp	r2, r3
 8001298:	dd29      	ble.n	80012ee <ShiftTetrominoe+0x14e>

			int temp = 0;
 800129a:	2300      	movs	r3, #0
 800129c:	63fb      	str	r3, [r7, #60]	@ 0x3c

			for(int k = 0; k < 4; k++){
 800129e:	2300      	movs	r3, #0
 80012a0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80012a2:	e013      	b.n	80012cc <ShiftTetrominoe+0x12c>
				temp += oldTetrominoe.Structure[BOARD_L_MAX - oldTetrominoe.YPosition - X][k];
 80012a4:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 80012a8:	b25b      	sxtb	r3, r3
 80012aa:	f1c3 030a 	rsb	r3, r3, #10
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	3358      	adds	r3, #88	@ 0x58
 80012b2:	19da      	adds	r2, r3, r7
 80012b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80012b6:	4413      	add	r3, r2
 80012b8:	3305      	adds	r3, #5
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	461a      	mov	r2, r3
 80012c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80012c2:	4413      	add	r3, r2
 80012c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
			for(int k = 0; k < 4; k++){
 80012c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80012c8:	3301      	adds	r3, #1
 80012ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 80012cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80012ce:	2b03      	cmp	r3, #3
 80012d0:	dde8      	ble.n	80012a4 <ShiftTetrominoe+0x104>
			}

			if(temp == 0){
 80012d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	f040 80a5 	bne.w	8001424 <ShiftTetrominoe+0x284>
				newTetrominoe.YPosition = oldTetrominoe.YPosition + X;
 80012da:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 80012de:	b25b      	sxtb	r3, r3
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	3301      	adds	r3, #1
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	b25b      	sxtb	r3, r3
 80012e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
			newTetrominoe.YPosition = oldTetrominoe.YPosition + X;
		}



		break;
 80012ec:	e09a      	b.n	8001424 <ShiftTetrominoe+0x284>
		else if(oldTetrominoe.YPosition <= BOARD_L_MAX - oldTetrominoe.Height){
 80012ee:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 80012f2:	b25b      	sxtb	r3, r3
 80012f4:	461a      	mov	r2, r3
 80012f6:	f897 3071 	ldrb.w	r3, [r7, #113]	@ 0x71
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	f1c3 030b 	rsb	r3, r3, #11
 8001300:	429a      	cmp	r2, r3
 8001302:	f300 808f 	bgt.w	8001424 <ShiftTetrominoe+0x284>
			newTetrominoe.YPosition = oldTetrominoe.YPosition + X;
 8001306:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800130a:	b25b      	sxtb	r3, r3
 800130c:	b2db      	uxtb	r3, r3
 800130e:	3301      	adds	r3, #1
 8001310:	b2db      	uxtb	r3, r3
 8001312:	b25b      	sxtb	r3, r3
 8001314:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		break;
 8001318:	e084      	b.n	8001424 <ShiftTetrominoe+0x284>

	case LEFT:

		if(oldTetrominoe.XPosition == BOARD_W_MIN){
 800131a:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 800131e:	b25b      	sxtb	r3, r3
 8001320:	2b00      	cmp	r3, #0
 8001322:	d127      	bne.n	8001374 <ShiftTetrominoe+0x1d4>

			int temp = 0;
 8001324:	2300      	movs	r3, #0
 8001326:	637b      	str	r3, [r7, #52]	@ 0x34

			for(int k = 0; k < 4; k++){
 8001328:	2300      	movs	r3, #0
 800132a:	633b      	str	r3, [r7, #48]	@ 0x30
 800132c:	e012      	b.n	8001354 <ShiftTetrominoe+0x1b4>
				temp += oldTetrominoe.Structure[k][oldTetrominoe.XPosition];
 800132e:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001332:	b25b      	sxtb	r3, r3
 8001334:	461a      	mov	r2, r3
 8001336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001338:	009b      	lsls	r3, r3, #2
 800133a:	3358      	adds	r3, #88	@ 0x58
 800133c:	443b      	add	r3, r7
 800133e:	4413      	add	r3, r2
 8001340:	3305      	adds	r3, #5
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	b2db      	uxtb	r3, r3
 8001346:	461a      	mov	r2, r3
 8001348:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800134a:	4413      	add	r3, r2
 800134c:	637b      	str	r3, [r7, #52]	@ 0x34
			for(int k = 0; k < 4; k++){
 800134e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001350:	3301      	adds	r3, #1
 8001352:	633b      	str	r3, [r7, #48]	@ 0x30
 8001354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001356:	2b03      	cmp	r3, #3
 8001358:	dde9      	ble.n	800132e <ShiftTetrominoe+0x18e>
			}

			if(temp == 0){
 800135a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800135c:	2b00      	cmp	r3, #0
 800135e:	d163      	bne.n	8001428 <ShiftTetrominoe+0x288>

				newTetrominoe.XPosition = oldTetrominoe.XPosition - X;
 8001360:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001364:	b25b      	sxtb	r3, r3
 8001366:	b2db      	uxtb	r3, r3
 8001368:	3b01      	subs	r3, #1
 800136a:	b2db      	uxtb	r3, r3
 800136c:	b25b      	sxtb	r3, r3
 800136e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

			newTetrominoe.XPosition = oldTetrominoe.XPosition - X;

		}

		break;
 8001372:	e059      	b.n	8001428 <ShiftTetrominoe+0x288>
		else if(oldTetrominoe.XPosition > BOARD_W_MIN){
 8001374:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001378:	b25b      	sxtb	r3, r3
 800137a:	2b00      	cmp	r3, #0
 800137c:	dd54      	ble.n	8001428 <ShiftTetrominoe+0x288>
			newTetrominoe.XPosition = oldTetrominoe.XPosition - X;
 800137e:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001382:	b25b      	sxtb	r3, r3
 8001384:	b2db      	uxtb	r3, r3
 8001386:	3b01      	subs	r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	b25b      	sxtb	r3, r3
 800138c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
		break;
 8001390:	e04a      	b.n	8001428 <ShiftTetrominoe+0x288>

	case RIGHT:

		if(oldTetrominoe.XPosition >= BOARD_W_MAX - oldTetrominoe.Width){
 8001392:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001396:	b25b      	sxtb	r3, r3
 8001398:	461a      	mov	r2, r3
 800139a:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	f1c3 0309 	rsb	r3, r3, #9
 80013a4:	429a      	cmp	r2, r3
 80013a6:	db28      	blt.n	80013fa <ShiftTetrominoe+0x25a>

			int temp = 0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

			for(int k = 0; k < 4; k++){
 80013ac:	2300      	movs	r3, #0
 80013ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80013b0:	e013      	b.n	80013da <ShiftTetrominoe+0x23a>
				temp += oldTetrominoe.Structure[k][BOARD_W_MAX - oldTetrominoe.XPosition];
 80013b2:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 80013b6:	b25b      	sxtb	r3, r3
 80013b8:	f1c3 0309 	rsb	r3, r3, #9
 80013bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80013be:	0092      	lsls	r2, r2, #2
 80013c0:	3258      	adds	r2, #88	@ 0x58
 80013c2:	443a      	add	r2, r7
 80013c4:	4413      	add	r3, r2
 80013c6:	3305      	adds	r3, #5
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	461a      	mov	r2, r3
 80013ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013d0:	4413      	add	r3, r2
 80013d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
			for(int k = 0; k < 4; k++){
 80013d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013d6:	3301      	adds	r3, #1
 80013d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80013da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013dc:	2b03      	cmp	r3, #3
 80013de:	dde8      	ble.n	80013b2 <ShiftTetrominoe+0x212>
			}

			if(temp == 0){
 80013e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d122      	bne.n	800142c <ShiftTetrominoe+0x28c>

				newTetrominoe.XPosition = oldTetrominoe.XPosition + 1;
 80013e6:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 80013ea:	b25b      	sxtb	r3, r3
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	3301      	adds	r3, #1
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	b25b      	sxtb	r3, r3
 80013f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

			newTetrominoe.XPosition = oldTetrominoe.XPosition + X;

		}

		break;
 80013f8:	e018      	b.n	800142c <ShiftTetrominoe+0x28c>
		else if(oldTetrominoe.XPosition < BOARD_W_MAX - oldTetrominoe.Width){
 80013fa:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 80013fe:	b25b      	sxtb	r3, r3
 8001400:	461a      	mov	r2, r3
 8001402:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 8001406:	b2db      	uxtb	r3, r3
 8001408:	f1c3 0309 	rsb	r3, r3, #9
 800140c:	429a      	cmp	r2, r3
 800140e:	da0d      	bge.n	800142c <ShiftTetrominoe+0x28c>
			newTetrominoe.XPosition = oldTetrominoe.XPosition + X;
 8001410:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001414:	b25b      	sxtb	r3, r3
 8001416:	b2db      	uxtb	r3, r3
 8001418:	3301      	adds	r3, #1
 800141a:	b2db      	uxtb	r3, r3
 800141c:	b25b      	sxtb	r3, r3
 800141e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
		break;
 8001422:	e003      	b.n	800142c <ShiftTetrominoe+0x28c>
		break;
 8001424:	bf00      	nop
 8001426:	e002      	b.n	800142e <ShiftTetrominoe+0x28e>
		break;
 8001428:	bf00      	nop
 800142a:	e000      	b.n	800142e <ShiftTetrominoe+0x28e>
		break;
 800142c:	bf00      	nop
		;

	}


	if(CheckOverlap(newTetrominoe, b)){
 800142e:	a803      	add	r0, sp, #12
 8001430:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001434:	22a8      	movs	r2, #168	@ 0xa8
 8001436:	4619      	mov	r1, r3
 8001438:	f003 fece 	bl	80051d8 <memcpy>
 800143c:	466b      	mov	r3, sp
 800143e:	f107 021c 	add.w	r2, r7, #28
 8001442:	ca07      	ldmia	r2, {r0, r1, r2}
 8001444:	c303      	stmia	r3!, {r0, r1}
 8001446:	801a      	strh	r2, [r3, #0]
 8001448:	f107 030c 	add.w	r3, r7, #12
 800144c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800144e:	f000 fb77 	bl	8001b40 <CheckOverlap>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d01d      	beq.n	8001494 <ShiftTetrominoe+0x2f4>

		DrawTetrominoe(oldTetrominoe, oldTetrominoe.Color);
 8001458:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800145c:	b29b      	uxth	r3, r3
 800145e:	9303      	str	r3, [sp, #12]
 8001460:	466b      	mov	r3, sp
 8001462:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 8001466:	ca07      	ldmia	r2, {r0, r1, r2}
 8001468:	c303      	stmia	r3!, {r0, r1}
 800146a:	801a      	strh	r2, [r3, #0]
 800146c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001470:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001472:	f000 f96a 	bl	800174a <DrawTetrominoe>
		return oldTetrominoe;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	461d      	mov	r5, r3
 800147a:	f107 045c 	add.w	r4, r7, #92	@ 0x5c
 800147e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001480:	6028      	str	r0, [r5, #0]
 8001482:	6069      	str	r1, [r5, #4]
 8001484:	60aa      	str	r2, [r5, #8]
 8001486:	60eb      	str	r3, [r5, #12]
 8001488:	cc03      	ldmia	r4!, {r0, r1}
 800148a:	6128      	str	r0, [r5, #16]
 800148c:	6169      	str	r1, [r5, #20]
 800148e:	8823      	ldrh	r3, [r4, #0]
 8001490:	832b      	strh	r3, [r5, #24]
 8001492:	e01b      	b.n	80014cc <ShiftTetrominoe+0x32c>

	}

	else {

		DrawTetrominoe(newTetrominoe, newTetrominoe.Color);
 8001494:	8bfb      	ldrh	r3, [r7, #30]
 8001496:	b29b      	uxth	r3, r3
 8001498:	9303      	str	r3, [sp, #12]
 800149a:	466b      	mov	r3, sp
 800149c:	f107 021c 	add.w	r2, r7, #28
 80014a0:	ca07      	ldmia	r2, {r0, r1, r2}
 80014a2:	c303      	stmia	r3!, {r0, r1}
 80014a4:	801a      	strh	r2, [r3, #0]
 80014a6:	f107 030c 	add.w	r3, r7, #12
 80014aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014ac:	f000 f94d 	bl	800174a <DrawTetrominoe>
		return newTetrominoe;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	461d      	mov	r5, r3
 80014b4:	f107 040c 	add.w	r4, r7, #12
 80014b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014ba:	6028      	str	r0, [r5, #0]
 80014bc:	6069      	str	r1, [r5, #4]
 80014be:	60aa      	str	r2, [r5, #8]
 80014c0:	60eb      	str	r3, [r5, #12]
 80014c2:	cc03      	ldmia	r4!, {r0, r1}
 80014c4:	6128      	str	r0, [r5, #16]
 80014c6:	6169      	str	r1, [r5, #20]
 80014c8:	8823      	ldrh	r3, [r4, #0]
 80014ca:	832b      	strh	r3, [r5, #24]

	}

}
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	3748      	adds	r7, #72	@ 0x48
 80014d0:	46bd      	mov	sp, r7
 80014d2:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80014d6:	b004      	add	sp, #16
 80014d8:	4770      	bx	lr
	...

080014dc <DrawBoard>:


void DrawBoard(Board b){
 80014dc:	b084      	sub	sp, #16
 80014de:	b580      	push	{r7, lr}
 80014e0:	b084      	sub	sp, #16
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	f107 0c18 	add.w	ip, r7, #24
 80014e8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	LCD_Clear(0, LCD_COLOR_BLACK);
 80014ec:	2100      	movs	r1, #0
 80014ee:	2000      	movs	r0, #0
 80014f0:	f7ff fac8 	bl	8000a84 <LCD_Clear>

	for(uint16_t i = U; i <= BOARD_MARGIN; i++){
 80014f4:	2300      	movs	r3, #0
 80014f6:	81fb      	strh	r3, [r7, #14]
 80014f8:	e015      	b.n	8001526 <DrawBoard+0x4a>

		LCD_Draw_Vertical_Line(i, MIN_GRID_Y, LCD_PIXEL_HEIGHT - MIN_GRID_Y, LCD_COLOR_WHITE);
 80014fa:	89f8      	ldrh	r0, [r7, #14]
 80014fc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001500:	f44f 728d 	mov.w	r2, #282	@ 0x11a
 8001504:	2126      	movs	r1, #38	@ 0x26
 8001506:	f7ff fa6f 	bl	80009e8 <LCD_Draw_Vertical_Line>
		LCD_Draw_Vertical_Line((LCD_PIXEL_WIDTH - i), MIN_GRID_Y, LCD_PIXEL_HEIGHT - MIN_GRID_Y, LCD_COLOR_WHITE);
 800150a:	89fb      	ldrh	r3, [r7, #14]
 800150c:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8001510:	b298      	uxth	r0, r3
 8001512:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001516:	f44f 728d 	mov.w	r2, #282	@ 0x11a
 800151a:	2126      	movs	r1, #38	@ 0x26
 800151c:	f7ff fa64 	bl	80009e8 <LCD_Draw_Vertical_Line>
	for(uint16_t i = U; i <= BOARD_MARGIN; i++){
 8001520:	89fb      	ldrh	r3, [r7, #14]
 8001522:	3301      	adds	r3, #1
 8001524:	81fb      	strh	r3, [r7, #14]
 8001526:	89fb      	ldrh	r3, [r7, #14]
 8001528:	2b05      	cmp	r3, #5
 800152a:	d9e6      	bls.n	80014fa <DrawBoard+0x1e>

	}


	for(uint16_t i = BOARD_MARGIN + LCD_BLOCK_SIZE + X; i < LCD_PIXEL_WIDTH - BOARD_MARGIN; i += LCD_BLOCK_SIZE + X){
 800152c:	231c      	movs	r3, #28
 800152e:	81bb      	strh	r3, [r7, #12]
 8001530:	e00a      	b.n	8001548 <DrawBoard+0x6c>

		LCD_Draw_Vertical_Line(i, MIN_GRID_Y + X, LCD_PIXEL_HEIGHT - MIN_GRID_Y, LCD_COLOR_WHITE);
 8001532:	89b8      	ldrh	r0, [r7, #12]
 8001534:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001538:	f44f 728d 	mov.w	r2, #282	@ 0x11a
 800153c:	2127      	movs	r1, #39	@ 0x27
 800153e:	f7ff fa53 	bl	80009e8 <LCD_Draw_Vertical_Line>
	for(uint16_t i = BOARD_MARGIN + LCD_BLOCK_SIZE + X; i < LCD_PIXEL_WIDTH - BOARD_MARGIN; i += LCD_BLOCK_SIZE + X){
 8001542:	89bb      	ldrh	r3, [r7, #12]
 8001544:	3317      	adds	r3, #23
 8001546:	81bb      	strh	r3, [r7, #12]
 8001548:	89bb      	ldrh	r3, [r7, #12]
 800154a:	2bea      	cmp	r3, #234	@ 0xea
 800154c:	d9f1      	bls.n	8001532 <DrawBoard+0x56>

	}


	for(uint16_t j = LCD_PIXEL_HEIGHT; j >= LCD_PIXEL_HEIGHT - BOARD_MARGIN; j--){
 800154e:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001552:	817b      	strh	r3, [r7, #10]
 8001554:	e013      	b.n	800157e <DrawBoard+0xa2>

		LCD_Draw_Horizontal_Line(U, j, LCD_PIXEL_WIDTH, LCD_COLOR_WHITE);
 8001556:	8979      	ldrh	r1, [r7, #10]
 8001558:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800155c:	22f0      	movs	r2, #240	@ 0xf0
 800155e:	2000      	movs	r0, #0
 8001560:	f7ff fa69 	bl	8000a36 <LCD_Draw_Horizontal_Line>
		LCD_Draw_Horizontal_Line(U, j - LCD_PIXEL_HEIGHT + MIN_GRID_Y + X, LCD_PIXEL_WIDTH, LCD_COLOR_WHITE);
 8001564:	897b      	ldrh	r3, [r7, #10]
 8001566:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 800156a:	b299      	uxth	r1, r3
 800156c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001570:	22f0      	movs	r2, #240	@ 0xf0
 8001572:	2000      	movs	r0, #0
 8001574:	f7ff fa5f 	bl	8000a36 <LCD_Draw_Horizontal_Line>
	for(uint16_t j = LCD_PIXEL_HEIGHT; j >= LCD_PIXEL_HEIGHT - BOARD_MARGIN; j--){
 8001578:	897b      	ldrh	r3, [r7, #10]
 800157a:	3b01      	subs	r3, #1
 800157c:	817b      	strh	r3, [r7, #10]
 800157e:	897b      	ldrh	r3, [r7, #10]
 8001580:	f5b3 7f9d 	cmp.w	r3, #314	@ 0x13a
 8001584:	d8e7      	bhi.n	8001556 <DrawBoard+0x7a>

	}


	for(uint16_t j = MIN_GRID_Y + X; j < LCD_PIXEL_HEIGHT - BOARD_MARGIN; j += LCD_BLOCK_SIZE + X){
 8001586:	2327      	movs	r3, #39	@ 0x27
 8001588:	813b      	strh	r3, [r7, #8]
 800158a:	e009      	b.n	80015a0 <DrawBoard+0xc4>

		LCD_Draw_Horizontal_Line(U, j, LCD_PIXEL_WIDTH, LCD_COLOR_WHITE);
 800158c:	8939      	ldrh	r1, [r7, #8]
 800158e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001592:	22f0      	movs	r2, #240	@ 0xf0
 8001594:	2000      	movs	r0, #0
 8001596:	f7ff fa4e 	bl	8000a36 <LCD_Draw_Horizontal_Line>
	for(uint16_t j = MIN_GRID_Y + X; j < LCD_PIXEL_HEIGHT - BOARD_MARGIN; j += LCD_BLOCK_SIZE + X){
 800159a:	893b      	ldrh	r3, [r7, #8]
 800159c:	3317      	adds	r3, #23
 800159e:	813b      	strh	r3, [r7, #8]
 80015a0:	893b      	ldrh	r3, [r7, #8]
 80015a2:	f5b3 7f9d 	cmp.w	r3, #314	@ 0x13a
 80015a6:	d9f1      	bls.n	800158c <DrawBoard+0xb0>

	}



	for(int k = 1; k <= BOARD_LENGTH + 1; k++){
 80015a8:	2301      	movs	r3, #1
 80015aa:	607b      	str	r3, [r7, #4]
 80015ac:	e08e      	b.n	80016cc <DrawBoard+0x1f0>
		for(int l = 0; l <= BOARD_WIDTH + 1; l++){
 80015ae:	2300      	movs	r3, #0
 80015b0:	603b      	str	r3, [r7, #0]
 80015b2:	e084      	b.n	80016be <DrawBoard+0x1e2>

			switch(b.Field[k][l]){
 80015b4:	687a      	ldr	r2, [r7, #4]
 80015b6:	4613      	mov	r3, r2
 80015b8:	005b      	lsls	r3, r3, #1
 80015ba:	4413      	add	r3, r2
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	3318      	adds	r3, #24
 80015c0:	19da      	adds	r2, r3, r7
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	4413      	add	r3, r2
 80015c6:	f993 3000 	ldrsb.w	r3, [r3]
 80015ca:	3b02      	subs	r3, #2
 80015cc:	2b06      	cmp	r3, #6
 80015ce:	d873      	bhi.n	80016b8 <DrawBoard+0x1dc>
 80015d0:	a201      	add	r2, pc, #4	@ (adr r2, 80015d8 <DrawBoard+0xfc>)
 80015d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015d6:	bf00      	nop
 80015d8:	080015f5 	.word	0x080015f5
 80015dc:	08001611 	.word	0x08001611
 80015e0:	0800162d 	.word	0x0800162d
 80015e4:	08001649 	.word	0x08001649
 80015e8:	08001665 	.word	0x08001665
 80015ec:	08001681 	.word	0x08001681
 80015f0:	0800169d 	.word	0x0800169d

			case O:
				DrawBlock(l-1, k-1, LCD_COLOR_YELLOW);
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	b29b      	uxth	r3, r3
 80015f8:	3b01      	subs	r3, #1
 80015fa:	b298      	uxth	r0, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	b29b      	uxth	r3, r3
 8001600:	3b01      	subs	r3, #1
 8001602:	b29b      	uxth	r3, r3
 8001604:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8001608:	4619      	mov	r1, r3
 800160a:	f000 f86b 	bl	80016e4 <DrawBlock>
				break;
 800160e:	e053      	b.n	80016b8 <DrawBoard+0x1dc>

			case I:
				DrawBlock(l-1, k-1, LCD_COLOR_CYAN);
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	b29b      	uxth	r3, r3
 8001614:	3b01      	subs	r3, #1
 8001616:	b298      	uxth	r0, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	b29b      	uxth	r3, r3
 800161c:	3b01      	subs	r3, #1
 800161e:	b29b      	uxth	r3, r3
 8001620:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001624:	4619      	mov	r1, r3
 8001626:	f000 f85d 	bl	80016e4 <DrawBlock>
				break;
 800162a:	e045      	b.n	80016b8 <DrawBoard+0x1dc>

			case S:
				DrawBlock(l-1, k-1, LCD_COLOR_GREEN);
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	b29b      	uxth	r3, r3
 8001630:	3b01      	subs	r3, #1
 8001632:	b298      	uxth	r0, r3
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	b29b      	uxth	r3, r3
 8001638:	3b01      	subs	r3, #1
 800163a:	b29b      	uxth	r3, r3
 800163c:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001640:	4619      	mov	r1, r3
 8001642:	f000 f84f 	bl	80016e4 <DrawBlock>
				break;
 8001646:	e037      	b.n	80016b8 <DrawBoard+0x1dc>

			case Z:
				DrawBlock(l-1, k-1, LCD_COLOR_RED);
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	b29b      	uxth	r3, r3
 800164c:	3b01      	subs	r3, #1
 800164e:	b298      	uxth	r0, r3
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	b29b      	uxth	r3, r3
 8001654:	3b01      	subs	r3, #1
 8001656:	b29b      	uxth	r3, r3
 8001658:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800165c:	4619      	mov	r1, r3
 800165e:	f000 f841 	bl	80016e4 <DrawBlock>
				break;
 8001662:	e029      	b.n	80016b8 <DrawBoard+0x1dc>

			case J:
				DrawBlock(l-1, k-1, LCD_COLOR_ORANGE);
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	b29b      	uxth	r3, r3
 8001668:	3b01      	subs	r3, #1
 800166a:	b298      	uxth	r0, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	b29b      	uxth	r3, r3
 8001670:	3b01      	subs	r3, #1
 8001672:	b29b      	uxth	r3, r3
 8001674:	f64f 3281 	movw	r2, #64385	@ 0xfb81
 8001678:	4619      	mov	r1, r3
 800167a:	f000 f833 	bl	80016e4 <DrawBlock>
				break;
 800167e:	e01b      	b.n	80016b8 <DrawBoard+0x1dc>

			case L:
				DrawBlock(l-1, k-1, LCD_COLOR_MAGENTA);
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	b29b      	uxth	r3, r3
 8001684:	3b01      	subs	r3, #1
 8001686:	b298      	uxth	r0, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	b29b      	uxth	r3, r3
 800168c:	3b01      	subs	r3, #1
 800168e:	b29b      	uxth	r3, r3
 8001690:	f64f 021f 	movw	r2, #63519	@ 0xf81f
 8001694:	4619      	mov	r1, r3
 8001696:	f000 f825 	bl	80016e4 <DrawBlock>
				break;
 800169a:	e00d      	b.n	80016b8 <DrawBoard+0x1dc>

			case T:
				DrawBlock(l-1, k-1, LCD_COLOR_BLUE2);
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	b29b      	uxth	r3, r3
 80016a0:	3b01      	subs	r3, #1
 80016a2:	b298      	uxth	r0, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	b29b      	uxth	r3, r3
 80016a8:	3b01      	subs	r3, #1
 80016aa:	b29b      	uxth	r3, r3
 80016ac:	f240 521f 	movw	r2, #1311	@ 0x51f
 80016b0:	4619      	mov	r1, r3
 80016b2:	f000 f817 	bl	80016e4 <DrawBlock>
				break;
 80016b6:	bf00      	nop
		for(int l = 0; l <= BOARD_WIDTH + 1; l++){
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	3301      	adds	r3, #1
 80016bc:	603b      	str	r3, [r7, #0]
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	2b0b      	cmp	r3, #11
 80016c2:	f77f af77 	ble.w	80015b4 <DrawBoard+0xd8>
	for(int k = 1; k <= BOARD_LENGTH + 1; k++){
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	3301      	adds	r3, #1
 80016ca:	607b      	str	r3, [r7, #4]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2b0d      	cmp	r3, #13
 80016d0:	f77f af6d 	ble.w	80015ae <DrawBoard+0xd2>

			}
		}
	}

}
 80016d4:	bf00      	nop
 80016d6:	bf00      	nop
 80016d8:	3710      	adds	r7, #16
 80016da:	46bd      	mov	sp, r7
 80016dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80016e0:	b004      	add	sp, #16
 80016e2:	4770      	bx	lr

080016e4 <DrawBlock>:


void DrawBlock(uint16_t x, uint16_t y, uint16_t color){
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b084      	sub	sp, #16
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	4603      	mov	r3, r0
 80016ec:	80fb      	strh	r3, [r7, #6]
 80016ee:	460b      	mov	r3, r1
 80016f0:	80bb      	strh	r3, [r7, #4]
 80016f2:	4613      	mov	r3, r2
 80016f4:	807b      	strh	r3, [r7, #2]

	uint16_t startX = LCD_X_MIN + x*(LCD_BLOCK_SIZE + X);
 80016f6:	88fb      	ldrh	r3, [r7, #6]
 80016f8:	461a      	mov	r2, r3
 80016fa:	0052      	lsls	r2, r2, #1
 80016fc:	441a      	add	r2, r3
 80016fe:	00d2      	lsls	r2, r2, #3
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	b29b      	uxth	r3, r3
 8001704:	3306      	adds	r3, #6
 8001706:	81bb      	strh	r3, [r7, #12]
	uint16_t endX = startX + LCD_BLOCK_SIZE;
 8001708:	89bb      	ldrh	r3, [r7, #12]
 800170a:	3316      	adds	r3, #22
 800170c:	817b      	strh	r3, [r7, #10]

	uint16_t startY = LCD_Y_MIN + y*(LCD_BLOCK_SIZE + X);
 800170e:	88bb      	ldrh	r3, [r7, #4]
 8001710:	461a      	mov	r2, r3
 8001712:	0052      	lsls	r2, r2, #1
 8001714:	441a      	add	r2, r3
 8001716:	00d2      	lsls	r2, r2, #3
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	b29b      	uxth	r3, r3
 800171c:	3328      	adds	r3, #40	@ 0x28
 800171e:	813b      	strh	r3, [r7, #8]


	for(uint16_t k = startX; k < endX; k++){
 8001720:	89bb      	ldrh	r3, [r7, #12]
 8001722:	81fb      	strh	r3, [r7, #14]
 8001724:	e008      	b.n	8001738 <DrawBlock+0x54>

		LCD_Draw_Vertical_Line(k, startY, LCD_BLOCK_SIZE, color);
 8001726:	887b      	ldrh	r3, [r7, #2]
 8001728:	8939      	ldrh	r1, [r7, #8]
 800172a:	89f8      	ldrh	r0, [r7, #14]
 800172c:	2216      	movs	r2, #22
 800172e:	f7ff f95b 	bl	80009e8 <LCD_Draw_Vertical_Line>
	for(uint16_t k = startX; k < endX; k++){
 8001732:	89fb      	ldrh	r3, [r7, #14]
 8001734:	3301      	adds	r3, #1
 8001736:	81fb      	strh	r3, [r7, #14]
 8001738:	89fa      	ldrh	r2, [r7, #14]
 800173a:	897b      	ldrh	r3, [r7, #10]
 800173c:	429a      	cmp	r2, r3
 800173e:	d3f2      	bcc.n	8001726 <DrawBlock+0x42>
	}

}
 8001740:	bf00      	nop
 8001742:	bf00      	nop
 8001744:	3710      	adds	r7, #16
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <DrawTetrominoe>:


void DrawTetrominoe(Tetrominoe tetrominoe, uint16_t color){
 800174a:	b084      	sub	sp, #16
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	f107 0c18 	add.w	ip, r7, #24
 8001756:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	int x = tetrominoe.XPosition;
 800175a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800175e:	b25b      	sxtb	r3, r3
 8001760:	607b      	str	r3, [r7, #4]
	int y = tetrominoe.YPosition;
 8001762:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001766:	b25b      	sxtb	r3, r3
 8001768:	603b      	str	r3, [r7, #0]



	for(int i = 0; i < 4; i++){
 800176a:	2300      	movs	r3, #0
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	e026      	b.n	80017be <DrawTetrominoe+0x74>
		for(int j = 0; j < 4; j++){
 8001770:	2300      	movs	r3, #0
 8001772:	60bb      	str	r3, [r7, #8]
 8001774:	e01d      	b.n	80017b2 <DrawTetrominoe+0x68>

			if(tetrominoe.Structure[i][j] == X){
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	3318      	adds	r3, #24
 800177c:	19da      	adds	r2, r3, r7
 800177e:	68bb      	ldr	r3, [r7, #8]
 8001780:	4413      	add	r3, r2
 8001782:	3301      	adds	r3, #1
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	b2db      	uxtb	r3, r3
 8001788:	2b01      	cmp	r3, #1
 800178a:	d10f      	bne.n	80017ac <DrawTetrominoe+0x62>

				DrawBlock(x + j, y + i, color);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	b29a      	uxth	r2, r3
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	b29b      	uxth	r3, r3
 8001794:	4413      	add	r3, r2
 8001796:	b298      	uxth	r0, r3
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	b29a      	uxth	r2, r3
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	b29b      	uxth	r3, r3
 80017a0:	4413      	add	r3, r2
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80017a6:	4619      	mov	r1, r3
 80017a8:	f7ff ff9c 	bl	80016e4 <DrawBlock>
		for(int j = 0; j < 4; j++){
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	3301      	adds	r3, #1
 80017b0:	60bb      	str	r3, [r7, #8]
 80017b2:	68bb      	ldr	r3, [r7, #8]
 80017b4:	2b03      	cmp	r3, #3
 80017b6:	ddde      	ble.n	8001776 <DrawTetrominoe+0x2c>
	for(int i = 0; i < 4; i++){
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	3301      	adds	r3, #1
 80017bc:	60fb      	str	r3, [r7, #12]
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	2b03      	cmp	r3, #3
 80017c2:	ddd5      	ble.n	8001770 <DrawTetrominoe+0x26>
			}

		}
	}

}
 80017c4:	bf00      	nop
 80017c6:	bf00      	nop
 80017c8:	3710      	adds	r7, #16
 80017ca:	46bd      	mov	sp, r7
 80017cc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80017d0:	b004      	add	sp, #16
 80017d2:	4770      	bx	lr

080017d4 <CheckCollision>:


bool CheckCollision(Tetrominoe tetrominoe, Board b){
 80017d4:	b084      	sub	sp, #16
 80017d6:	b480      	push	{r7}
 80017d8:	b085      	sub	sp, #20
 80017da:	af00      	add	r7, sp, #0
 80017dc:	f107 0c18 	add.w	ip, r7, #24
 80017e0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	int8_t x = tetrominoe.XPosition;
 80017e4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017e8:	71fb      	strb	r3, [r7, #7]
	int8_t y = tetrominoe.YPosition;
 80017ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80017ee:	71bb      	strb	r3, [r7, #6]

	for(int i = 0; i < 4; i++){
 80017f0:	2300      	movs	r3, #0
 80017f2:	60fb      	str	r3, [r7, #12]
 80017f4:	e034      	b.n	8001860 <CheckCollision+0x8c>
		for(int j = 0; j < 4; j++){
 80017f6:	2300      	movs	r3, #0
 80017f8:	60bb      	str	r3, [r7, #8]
 80017fa:	e02b      	b.n	8001854 <CheckCollision+0x80>

			int8_t below = b.Field[y + i + 2][x + j + 1];
 80017fc:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	4413      	add	r3, r2
 8001804:	1c9a      	adds	r2, r3, #2
 8001806:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	440b      	add	r3, r1
 800180e:	1c59      	adds	r1, r3, #1
 8001810:	4613      	mov	r3, r2
 8001812:	005b      	lsls	r3, r3, #1
 8001814:	4413      	add	r3, r2
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	3318      	adds	r3, #24
 800181a:	443b      	add	r3, r7
 800181c:	440b      	add	r3, r1
 800181e:	331c      	adds	r3, #28
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	717b      	strb	r3, [r7, #5]

			if(tetrominoe.Structure[i][j] == X && (below != U && below != X)){
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	3318      	adds	r3, #24
 800182a:	19da      	adds	r2, r3, r7
 800182c:	68bb      	ldr	r3, [r7, #8]
 800182e:	4413      	add	r3, r2
 8001830:	3301      	adds	r3, #1
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	b2db      	uxtb	r3, r3
 8001836:	2b01      	cmp	r3, #1
 8001838:	d109      	bne.n	800184e <CheckCollision+0x7a>
 800183a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d005      	beq.n	800184e <CheckCollision+0x7a>
 8001842:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001846:	2b01      	cmp	r3, #1
 8001848:	d001      	beq.n	800184e <CheckCollision+0x7a>
				return true;
 800184a:	2301      	movs	r3, #1
 800184c:	e00c      	b.n	8001868 <CheckCollision+0x94>
		for(int j = 0; j < 4; j++){
 800184e:	68bb      	ldr	r3, [r7, #8]
 8001850:	3301      	adds	r3, #1
 8001852:	60bb      	str	r3, [r7, #8]
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	2b03      	cmp	r3, #3
 8001858:	ddd0      	ble.n	80017fc <CheckCollision+0x28>
	for(int i = 0; i < 4; i++){
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	3301      	adds	r3, #1
 800185e:	60fb      	str	r3, [r7, #12]
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	2b03      	cmp	r3, #3
 8001864:	ddc7      	ble.n	80017f6 <CheckCollision+0x22>
			}

		}
	}

	return false;
 8001866:	2300      	movs	r3, #0

}
 8001868:	4618      	mov	r0, r3
 800186a:	3714      	adds	r7, #20
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	b004      	add	sp, #16
 8001874:	4770      	bx	lr

08001876 <InitBoard>:
	LCD_DisplayChar(165, 150, 'y');

}


Board InitBoard(){
 8001876:	b580      	push	{r7, lr}
 8001878:	b0d4      	sub	sp, #336	@ 0x150
 800187a:	af26      	add	r7, sp, #152	@ 0x98
 800187c:	6078      	str	r0, [r7, #4]

	Board newBoard = {U};
 800187e:	f107 0308 	add.w	r3, r7, #8
 8001882:	22a8      	movs	r2, #168	@ 0xa8
 8001884:	2100      	movs	r1, #0
 8001886:	4618      	mov	r0, r3
 8001888:	f003 fc7a 	bl	8005180 <memset>

	for(int i = 0; i <= BOARD_LENGTH + 1; i++){
 800188c:	2300      	movs	r3, #0
 800188e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001892:	e01a      	b.n	80018ca <InitBoard+0x54>
		newBoard.Field[i][0] = K;
 8001894:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001898:	4613      	mov	r3, r2
 800189a:	005b      	lsls	r3, r3, #1
 800189c:	4413      	add	r3, r2
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	33b8      	adds	r3, #184	@ 0xb8
 80018a2:	443b      	add	r3, r7
 80018a4:	3bb0      	subs	r3, #176	@ 0xb0
 80018a6:	22ff      	movs	r2, #255	@ 0xff
 80018a8:	701a      	strb	r2, [r3, #0]
		newBoard.Field[i][BOARD_WIDTH + 1] = K;
 80018aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80018ae:	4613      	mov	r3, r2
 80018b0:	005b      	lsls	r3, r3, #1
 80018b2:	4413      	add	r3, r2
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	33b8      	adds	r3, #184	@ 0xb8
 80018b8:	443b      	add	r3, r7
 80018ba:	3ba5      	subs	r3, #165	@ 0xa5
 80018bc:	22ff      	movs	r2, #255	@ 0xff
 80018be:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i <= BOARD_LENGTH + 1; i++){
 80018c0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80018c4:	3301      	adds	r3, #1
 80018c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80018ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80018ce:	2b0d      	cmp	r3, #13
 80018d0:	dde0      	ble.n	8001894 <InitBoard+0x1e>
	}

	for(int i = 1; i <= BOARD_WIDTH; i++){
 80018d2:	2301      	movs	r3, #1
 80018d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80018d8:	e012      	b.n	8001900 <InitBoard+0x8a>
		newBoard.Field[0][i] = K;
 80018da:	f107 0208 	add.w	r2, r7, #8
 80018de:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80018e2:	4413      	add	r3, r2
 80018e4:	22ff      	movs	r2, #255	@ 0xff
 80018e6:	701a      	strb	r2, [r3, #0]
		newBoard.Field[BOARD_LENGTH + 1][i] = K;
 80018e8:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 80018ec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80018f0:	4413      	add	r3, r2
 80018f2:	22ff      	movs	r2, #255	@ 0xff
 80018f4:	701a      	strb	r2, [r3, #0]
	for(int i = 1; i <= BOARD_WIDTH; i++){
 80018f6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80018fa:	3301      	adds	r3, #1
 80018fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001900:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001904:	2b0a      	cmp	r3, #10
 8001906:	dde8      	ble.n	80018da <InitBoard+0x64>
	}


	DrawBoard(newBoard);
 8001908:	4668      	mov	r0, sp
 800190a:	f107 0318 	add.w	r3, r7, #24
 800190e:	2298      	movs	r2, #152	@ 0x98
 8001910:	4619      	mov	r1, r3
 8001912:	f003 fc61 	bl	80051d8 <memcpy>
 8001916:	f107 0308 	add.w	r3, r7, #8
 800191a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800191c:	f7ff fdde 	bl	80014dc <DrawBoard>

	return newBoard;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	4618      	mov	r0, r3
 8001924:	f107 0308 	add.w	r3, r7, #8
 8001928:	22a8      	movs	r2, #168	@ 0xa8
 800192a:	4619      	mov	r1, r3
 800192c:	f003 fc54 	bl	80051d8 <memcpy>

}
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	37b8      	adds	r7, #184	@ 0xb8
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}

08001938 <SetTetrominoe>:


Board SetTetrominoe(Tetrominoe t, Board b){
 8001938:	b084      	sub	sp, #16
 800193a:	b590      	push	{r4, r7, lr}
 800193c:	b0d9      	sub	sp, #356	@ 0x164
 800193e:	af28      	add	r7, sp, #160	@ 0xa0
 8001940:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
 8001944:	f107 00d4 	add.w	r0, r7, #212	@ 0xd4
 8001948:	e880 000e 	stmia.w	r0, {r1, r2, r3}

	int8_t x = t.XPosition;
 800194c:	f897 30ea 	ldrb.w	r3, [r7, #234]	@ 0xea
 8001950:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
	int8_t y = t.YPosition;
 8001954:	f897 30eb 	ldrb.w	r3, [r7, #235]	@ 0xeb
 8001958:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6

	for(int i = 0; i < 4; i++){
 800195c:	2300      	movs	r3, #0
 800195e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8001962:	e038      	b.n	80019d6 <SetTetrominoe+0x9e>
		for(int j = 0; j < 4; j++){
 8001964:	2300      	movs	r3, #0
 8001966:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800196a:	e02b      	b.n	80019c4 <SetTetrominoe+0x8c>

			if(t.Structure[i][j] == X){
 800196c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	33d0      	adds	r3, #208	@ 0xd0
 8001974:	19da      	adds	r2, r3, r7
 8001976:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800197a:	4413      	add	r3, r2
 800197c:	3305      	adds	r3, #5
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	b2db      	uxtb	r3, r3
 8001982:	2b01      	cmp	r3, #1
 8001984:	d119      	bne.n	80019ba <SetTetrominoe+0x82>
				b.Field[y + i + 1][x + j + 1] = t.Name;
 8001986:	f897 30d4 	ldrb.w	r3, [r7, #212]	@ 0xd4
 800198a:	b2d8      	uxtb	r0, r3
 800198c:	f997 20b6 	ldrsb.w	r2, [r7, #182]	@ 0xb6
 8001990:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001994:	4413      	add	r3, r2
 8001996:	1c5a      	adds	r2, r3, #1
 8001998:	f997 10b7 	ldrsb.w	r1, [r7, #183]	@ 0xb7
 800199c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80019a0:	440b      	add	r3, r1
 80019a2:	1c59      	adds	r1, r3, #1
 80019a4:	b240      	sxtb	r0, r0
 80019a6:	4613      	mov	r3, r2
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	4413      	add	r3, r2
 80019ac:	009b      	lsls	r3, r3, #2
 80019ae:	33d0      	adds	r3, #208	@ 0xd0
 80019b0:	443b      	add	r3, r7
 80019b2:	440b      	add	r3, r1
 80019b4:	3320      	adds	r3, #32
 80019b6:	4602      	mov	r2, r0
 80019b8:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 4; j++){
 80019ba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80019be:	3301      	adds	r3, #1
 80019c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80019c4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80019c8:	2b03      	cmp	r3, #3
 80019ca:	ddcf      	ble.n	800196c <SetTetrominoe+0x34>
	for(int i = 0; i < 4; i++){
 80019cc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80019d0:	3301      	adds	r3, #1
 80019d2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80019d6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80019da:	2b03      	cmp	r3, #3
 80019dc:	ddc2      	ble.n	8001964 <SetTetrominoe+0x2c>
			}

		}
	}

	DrawBoard(b);
 80019de:	4668      	mov	r0, sp
 80019e0:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80019e4:	2298      	movs	r2, #152	@ 0x98
 80019e6:	4619      	mov	r1, r3
 80019e8:	f003 fbf6 	bl	80051d8 <memcpy>
 80019ec:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 80019f0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019f2:	f7ff fd73 	bl	80014dc <DrawBoard>

	b = CheckTetris(b);
 80019f6:	463c      	mov	r4, r7
 80019f8:	4668      	mov	r0, sp
 80019fa:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80019fe:	229c      	movs	r2, #156	@ 0x9c
 8001a00:	4619      	mov	r1, r3
 8001a02:	f003 fbe9 	bl	80051d8 <memcpy>
 8001a06:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 8001a0a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a0c:	4620      	mov	r0, r4
 8001a0e:	f000 f911 	bl	8001c34 <CheckTetris>
 8001a12:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 8001a16:	4639      	mov	r1, r7
 8001a18:	22a8      	movs	r2, #168	@ 0xa8
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f003 fbdc 	bl	80051d8 <memcpy>

	return b;
 8001a20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001a24:	4618      	mov	r0, r3
 8001a26:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 8001a2a:	22a8      	movs	r2, #168	@ 0xa8
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	f003 fbd3 	bl	80051d8 <memcpy>

}
 8001a32:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 8001a36:	37c4      	adds	r7, #196	@ 0xc4
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001a3e:	b004      	add	sp, #16
 8001a40:	4770      	bx	lr

08001a42 <CheckValidSpawn>:


bool CheckValidSpawn(Tetrominoe t, Board b){
 8001a42:	b084      	sub	sp, #16
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	f107 0c10 	add.w	ip, r7, #16
 8001a4e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	int8_t x = t.XPosition + 1;
 8001a52:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001a56:	b25b      	sxtb	r3, r3
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	3301      	adds	r3, #1
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	70fb      	strb	r3, [r7, #3]
	int8_t y = t.YPosition + 1;
 8001a60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001a64:	b25b      	sxtb	r3, r3
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	3301      	adds	r3, #1
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	70bb      	strb	r3, [r7, #2]

	int8_t bottom = y + t.Height - 1;
 8001a6e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001a72:	b2da      	uxtb	r2, r3
 8001a74:	78bb      	ldrb	r3, [r7, #2]
 8001a76:	4413      	add	r3, r2
 8001a78:	b2db      	uxtb	r3, r3
 8001a7a:	3b01      	subs	r3, #1
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	707b      	strb	r3, [r7, #1]

	for(int i = 0; i < 4; i++){
 8001a80:	2300      	movs	r3, #0
 8001a82:	607b      	str	r3, [r7, #4]
 8001a84:	e016      	b.n	8001ab4 <CheckValidSpawn+0x72>

		if(b.Field[bottom][x + i] != U){
 8001a86:	f997 2001 	ldrsb.w	r2, [r7, #1]
 8001a8a:	f997 1003 	ldrsb.w	r1, [r7, #3]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4419      	add	r1, r3
 8001a92:	4613      	mov	r3, r2
 8001a94:	005b      	lsls	r3, r3, #1
 8001a96:	4413      	add	r3, r2
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	3310      	adds	r3, #16
 8001a9c:	443b      	add	r3, r7
 8001a9e:	440b      	add	r3, r1
 8001aa0:	331c      	adds	r3, #28
 8001aa2:	f993 3000 	ldrsb.w	r3, [r3]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <CheckValidSpawn+0x6c>
			return false;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	e006      	b.n	8001abc <CheckValidSpawn+0x7a>
	for(int i = 0; i < 4; i++){
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	607b      	str	r3, [r7, #4]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2b03      	cmp	r3, #3
 8001ab8:	dde5      	ble.n	8001a86 <CheckValidSpawn+0x44>
		}

	}

	return true;
 8001aba:	2301      	movs	r3, #1

}
 8001abc:	4618      	mov	r0, r3
 8001abe:	370c      	adds	r7, #12
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	b004      	add	sp, #16
 8001ac8:	4770      	bx	lr
	...

08001acc <DrawEndScreen>:


void DrawEndScreen(){
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0

	LCD_Clear(0, LCD_COLOR_BLACK);
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	2000      	movs	r0, #0
 8001ad4:	f7fe ffd6 	bl	8000a84 <LCD_Clear>

	LCD_SetTextColor(LCD_COLOR_WHITE);
 8001ad8:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001adc:	f7fe fff4 	bl	8000ac8 <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 8001ae0:	4816      	ldr	r0, [pc, #88]	@ (8001b3c <DrawEndScreen+0x70>)
 8001ae2:	f7ff f801 	bl	8000ae8 <LCD_SetFont>

	LCD_DisplayChar(90, 100, 'G');
 8001ae6:	2247      	movs	r2, #71	@ 0x47
 8001ae8:	2164      	movs	r1, #100	@ 0x64
 8001aea:	205a      	movs	r0, #90	@ 0x5a
 8001aec:	f7ff f87a 	bl	8000be4 <LCD_DisplayChar>
	LCD_DisplayChar(105, 100, 'A');
 8001af0:	2241      	movs	r2, #65	@ 0x41
 8001af2:	2164      	movs	r1, #100	@ 0x64
 8001af4:	2069      	movs	r0, #105	@ 0x69
 8001af6:	f7ff f875 	bl	8000be4 <LCD_DisplayChar>
	LCD_DisplayChar(120, 100, 'M');
 8001afa:	224d      	movs	r2, #77	@ 0x4d
 8001afc:	2164      	movs	r1, #100	@ 0x64
 8001afe:	2078      	movs	r0, #120	@ 0x78
 8001b00:	f7ff f870 	bl	8000be4 <LCD_DisplayChar>
	LCD_DisplayChar(136, 100, 'E');
 8001b04:	2245      	movs	r2, #69	@ 0x45
 8001b06:	2164      	movs	r1, #100	@ 0x64
 8001b08:	2088      	movs	r0, #136	@ 0x88
 8001b0a:	f7ff f86b 	bl	8000be4 <LCD_DisplayChar>

	LCD_DisplayChar(90, 120, 'O');
 8001b0e:	224f      	movs	r2, #79	@ 0x4f
 8001b10:	2178      	movs	r1, #120	@ 0x78
 8001b12:	205a      	movs	r0, #90	@ 0x5a
 8001b14:	f7ff f866 	bl	8000be4 <LCD_DisplayChar>
	LCD_DisplayChar(105, 120, 'V');
 8001b18:	2256      	movs	r2, #86	@ 0x56
 8001b1a:	2178      	movs	r1, #120	@ 0x78
 8001b1c:	2069      	movs	r0, #105	@ 0x69
 8001b1e:	f7ff f861 	bl	8000be4 <LCD_DisplayChar>
	LCD_DisplayChar(120, 120, 'E');
 8001b22:	2245      	movs	r2, #69	@ 0x45
 8001b24:	2178      	movs	r1, #120	@ 0x78
 8001b26:	2078      	movs	r0, #120	@ 0x78
 8001b28:	f7ff f85c 	bl	8000be4 <LCD_DisplayChar>
	LCD_DisplayChar(136, 120, 'R');
 8001b2c:	2252      	movs	r2, #82	@ 0x52
 8001b2e:	2178      	movs	r1, #120	@ 0x78
 8001b30:	2088      	movs	r0, #136	@ 0x88
 8001b32:	f7ff f857 	bl	8000be4 <LCD_DisplayChar>

}
 8001b36:	bf00      	nop
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	20000004 	.word	0x20000004

08001b40 <CheckOverlap>:


bool CheckOverlap(Tetrominoe t, Board b){
 8001b40:	b084      	sub	sp, #16
 8001b42:	b480      	push	{r7}
 8001b44:	b085      	sub	sp, #20
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	f107 0c18 	add.w	ip, r7, #24
 8001b4c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	int8_t x = t.XPosition + 1;
 8001b50:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001b54:	b25b      	sxtb	r3, r3
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	3301      	adds	r3, #1
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	71fb      	strb	r3, [r7, #7]
	int8_t y = t.YPosition + 1;
 8001b5e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001b62:	b25b      	sxtb	r3, r3
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	3301      	adds	r3, #1
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	71bb      	strb	r3, [r7, #6]

	for(int i = 0; i < 4; i++){
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	60fb      	str	r3, [r7, #12]
 8001b70:	e02c      	b.n	8001bcc <CheckOverlap+0x8c>
		for(int j = 0; j < 4; j++){
 8001b72:	2300      	movs	r3, #0
 8001b74:	60bb      	str	r3, [r7, #8]
 8001b76:	e023      	b.n	8001bc0 <CheckOverlap+0x80>

			if(t.Structure[i][j] == X && b.Field[y + i][x + j] != U){
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	3318      	adds	r3, #24
 8001b7e:	19da      	adds	r2, r3, r7
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	4413      	add	r3, r2
 8001b84:	3301      	adds	r3, #1
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	2b01      	cmp	r3, #1
 8001b8c:	d115      	bne.n	8001bba <CheckOverlap+0x7a>
 8001b8e:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	441a      	add	r2, r3
 8001b96:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	4419      	add	r1, r3
 8001b9e:	4613      	mov	r3, r2
 8001ba0:	005b      	lsls	r3, r3, #1
 8001ba2:	4413      	add	r3, r2
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	3318      	adds	r3, #24
 8001ba8:	443b      	add	r3, r7
 8001baa:	440b      	add	r3, r1
 8001bac:	331c      	adds	r3, #28
 8001bae:	f993 3000 	ldrsb.w	r3, [r3]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <CheckOverlap+0x7a>
				return true;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e00c      	b.n	8001bd4 <CheckOverlap+0x94>
		for(int j = 0; j < 4; j++){
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	60bb      	str	r3, [r7, #8]
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	2b03      	cmp	r3, #3
 8001bc4:	ddd8      	ble.n	8001b78 <CheckOverlap+0x38>
	for(int i = 0; i < 4; i++){
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	3301      	adds	r3, #1
 8001bca:	60fb      	str	r3, [r7, #12]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	2b03      	cmp	r3, #3
 8001bd0:	ddcf      	ble.n	8001b72 <CheckOverlap+0x32>
			}

		}
	}

	return false;
 8001bd2:	2300      	movs	r3, #0

}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3714      	adds	r7, #20
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	b004      	add	sp, #16
 8001be0:	4770      	bx	lr

08001be2 <CheckRow>:


bool CheckRow(Board b, int8_t r){
 8001be2:	b084      	sub	sp, #16
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	f107 0c10 	add.w	ip, r7, #16
 8001bee:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	for(int i = X; i <= BOARD_WIDTH; i++){
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	607b      	str	r3, [r7, #4]
 8001bf6:	e012      	b.n	8001c1e <CheckRow+0x3c>

		if(b.Field[r][i] == U){
 8001bf8:	f997 20b8 	ldrsb.w	r2, [r7, #184]	@ 0xb8
 8001bfc:	4613      	mov	r3, r2
 8001bfe:	005b      	lsls	r3, r3, #1
 8001c00:	4413      	add	r3, r2
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	3310      	adds	r3, #16
 8001c06:	19da      	adds	r2, r3, r7
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	4413      	add	r3, r2
 8001c0c:	f993 3000 	ldrsb.w	r3, [r3]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d101      	bne.n	8001c18 <CheckRow+0x36>
			return false;
 8001c14:	2300      	movs	r3, #0
 8001c16:	e006      	b.n	8001c26 <CheckRow+0x44>
	for(int i = X; i <= BOARD_WIDTH; i++){
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	607b      	str	r3, [r7, #4]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2b0a      	cmp	r3, #10
 8001c22:	dde9      	ble.n	8001bf8 <CheckRow+0x16>
		}

	}

	return true;
 8001c24:	2301      	movs	r3, #1

}
 8001c26:	4618      	mov	r0, r3
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	b004      	add	sp, #16
 8001c32:	4770      	bx	lr

08001c34 <CheckTetris>:


Board CheckTetris(Board b){
 8001c34:	b084      	sub	sp, #16
 8001c36:	b580      	push	{r7, lr}
 8001c38:	b0b0      	sub	sp, #192	@ 0xc0
 8001c3a:	af28      	add	r7, sp, #160	@ 0xa0
 8001c3c:	6078      	str	r0, [r7, #4]
 8001c3e:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8001c42:	e880 000e 	stmia.w	r0, {r1, r2, r3}

	int8_t bottomRow = U;
 8001c46:	2300      	movs	r3, #0
 8001c48:	77fb      	strb	r3, [r7, #31]
	int8_t topRow = BOARD_LENGTH + X;
 8001c4a:	230d      	movs	r3, #13
 8001c4c:	77bb      	strb	r3, [r7, #30]

	for(int r = BOARD_LENGTH; r > 0; r--){
 8001c4e:	230c      	movs	r3, #12
 8001c50:	61bb      	str	r3, [r7, #24]
 8001c52:	e01b      	b.n	8001c8c <CheckTetris+0x58>

		if(CheckRow(b, r) && r < topRow){
 8001c54:	69bb      	ldr	r3, [r7, #24]
 8001c56:	b25b      	sxtb	r3, r3
 8001c58:	9326      	str	r3, [sp, #152]	@ 0x98
 8001c5a:	4668      	mov	r0, sp
 8001c5c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001c60:	2298      	movs	r2, #152	@ 0x98
 8001c62:	4619      	mov	r1, r3
 8001c64:	f003 fab8 	bl	80051d8 <memcpy>
 8001c68:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c6c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c6e:	f7ff ffb8 	bl	8001be2 <CheckRow>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d006      	beq.n	8001c86 <CheckTetris+0x52>
 8001c78:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001c7c:	69ba      	ldr	r2, [r7, #24]
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	da01      	bge.n	8001c86 <CheckTetris+0x52>

			topRow = r;
 8001c82:	69bb      	ldr	r3, [r7, #24]
 8001c84:	77bb      	strb	r3, [r7, #30]
	for(int r = BOARD_LENGTH; r > 0; r--){
 8001c86:	69bb      	ldr	r3, [r7, #24]
 8001c88:	3b01      	subs	r3, #1
 8001c8a:	61bb      	str	r3, [r7, #24]
 8001c8c:	69bb      	ldr	r3, [r7, #24]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	dce0      	bgt.n	8001c54 <CheckTetris+0x20>
		}

	}


	for(int r = topRow; r <= BOARD_LENGTH; r++){
 8001c92:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001c96:	617b      	str	r3, [r7, #20]
 8001c98:	e01b      	b.n	8001cd2 <CheckTetris+0x9e>

		if(CheckRow(b, r) && r > bottomRow){
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	b25b      	sxtb	r3, r3
 8001c9e:	9326      	str	r3, [sp, #152]	@ 0x98
 8001ca0:	4668      	mov	r0, sp
 8001ca2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001ca6:	2298      	movs	r2, #152	@ 0x98
 8001ca8:	4619      	mov	r1, r3
 8001caa:	f003 fa95 	bl	80051d8 <memcpy>
 8001cae:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001cb2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001cb4:	f7ff ff95 	bl	8001be2 <CheckRow>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d006      	beq.n	8001ccc <CheckTetris+0x98>
 8001cbe:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001cc2:	697a      	ldr	r2, [r7, #20]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	dd01      	ble.n	8001ccc <CheckTetris+0x98>

			bottomRow = r;
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	77fb      	strb	r3, [r7, #31]
	for(int r = topRow; r <= BOARD_LENGTH; r++){
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	3301      	adds	r3, #1
 8001cd0:	617b      	str	r3, [r7, #20]
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	2b0c      	cmp	r3, #12
 8001cd6:	dde0      	ble.n	8001c9a <CheckTetris+0x66>
		}

	}


	if(bottomRow != U && topRow != BOARD_LENGTH + X){
 8001cd8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d051      	beq.n	8001d84 <CheckTetris+0x150>
 8001ce0:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001ce4:	2b0d      	cmp	r3, #13
 8001ce6:	d04d      	beq.n	8001d84 <CheckTetris+0x150>

		uint8_t numLevels = bottomRow - topRow + X;
 8001ce8:	7ffa      	ldrb	r2, [r7, #31]
 8001cea:	7fbb      	ldrb	r3, [r7, #30]
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	3301      	adds	r3, #1
 8001cf2:	72fb      	strb	r3, [r7, #11]

		for(int i = bottomRow; i > U + numLevels; i--){
 8001cf4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001cf8:	613b      	str	r3, [r7, #16]
 8001cfa:	e033      	b.n	8001d64 <CheckTetris+0x130>
			for(int j = X; j <= BOARD_WIDTH; j++){
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	60fb      	str	r3, [r7, #12]
 8001d00:	e02a      	b.n	8001d58 <CheckTetris+0x124>

				b.Field[i][j] = b.Field[i - numLevels][j];
 8001d02:	7afb      	ldrb	r3, [r7, #11]
 8001d04:	693a      	ldr	r2, [r7, #16]
 8001d06:	1ad2      	subs	r2, r2, r3
 8001d08:	4613      	mov	r3, r2
 8001d0a:	005b      	lsls	r3, r3, #1
 8001d0c:	4413      	add	r3, r2
 8001d0e:	009b      	lsls	r3, r3, #2
 8001d10:	3328      	adds	r3, #40	@ 0x28
 8001d12:	19da      	adds	r2, r3, r7
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	4413      	add	r3, r2
 8001d18:	3304      	adds	r3, #4
 8001d1a:	f993 1000 	ldrsb.w	r1, [r3]
 8001d1e:	693a      	ldr	r2, [r7, #16]
 8001d20:	4613      	mov	r3, r2
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	4413      	add	r3, r2
 8001d26:	009b      	lsls	r3, r3, #2
 8001d28:	3328      	adds	r3, #40	@ 0x28
 8001d2a:	19da      	adds	r2, r3, r7
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	4413      	add	r3, r2
 8001d30:	3304      	adds	r3, #4
 8001d32:	460a      	mov	r2, r1
 8001d34:	701a      	strb	r2, [r3, #0]
				b.Field[i - numLevels][j] = U;
 8001d36:	7afb      	ldrb	r3, [r7, #11]
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	1ad2      	subs	r2, r2, r3
 8001d3c:	4613      	mov	r3, r2
 8001d3e:	005b      	lsls	r3, r3, #1
 8001d40:	4413      	add	r3, r2
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	3328      	adds	r3, #40	@ 0x28
 8001d46:	19da      	adds	r2, r3, r7
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	4413      	add	r3, r2
 8001d4c:	3304      	adds	r3, #4
 8001d4e:	2200      	movs	r2, #0
 8001d50:	701a      	strb	r2, [r3, #0]
			for(int j = X; j <= BOARD_WIDTH; j++){
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	3301      	adds	r3, #1
 8001d56:	60fb      	str	r3, [r7, #12]
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	2b0a      	cmp	r3, #10
 8001d5c:	ddd1      	ble.n	8001d02 <CheckTetris+0xce>
		for(int i = bottomRow; i > U + numLevels; i--){
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	3b01      	subs	r3, #1
 8001d62:	613b      	str	r3, [r7, #16]
 8001d64:	7afb      	ldrb	r3, [r7, #11]
 8001d66:	693a      	ldr	r2, [r7, #16]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	dcc7      	bgt.n	8001cfc <CheckTetris+0xc8>

			}
		}


		DrawBoard(b);
 8001d6c:	4668      	mov	r0, sp
 8001d6e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001d72:	2298      	movs	r2, #152	@ 0x98
 8001d74:	4619      	mov	r1, r3
 8001d76:	f003 fa2f 	bl	80051d8 <memcpy>
 8001d7a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d7e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d80:	f7ff fbac 	bl	80014dc <DrawBoard>

	}

	return b;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	4618      	mov	r0, r3
 8001d88:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d8c:	22a8      	movs	r2, #168	@ 0xa8
 8001d8e:	4619      	mov	r1, r3
 8001d90:	f003 fa22 	bl	80051d8 <memcpy>

}
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	3720      	adds	r7, #32
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001d9e:	b004      	add	sp, #16
 8001da0:	4770      	bx	lr

08001da2 <NewTetrominoe>:


Tetrominoe NewTetrominoe(Board b){
 8001da2:	b084      	sub	sp, #16
 8001da4:	b5b0      	push	{r4, r5, r7, lr}
 8001da6:	b0b2      	sub	sp, #200	@ 0xc8
 8001da8:	af28      	add	r7, sp, #160	@ 0xa0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	f107 003c 	add.w	r0, r7, #60	@ 0x3c
 8001db0:	e880 000e 	stmia.w	r0, {r1, r2, r3}

	uint32_t val = RNG_GenRandNum();
 8001db4:	f7fe ff72 	bl	8000c9c <RNG_GenRandNum>
 8001db8:	6278      	str	r0, [r7, #36]	@ 0x24

	Tetrominoe t = BuildTetrominoe(val, b);
 8001dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dbc:	b2dd      	uxtb	r5, r3
 8001dbe:	f107 0408 	add.w	r4, r7, #8
 8001dc2:	4668      	mov	r0, sp
 8001dc4:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001dc8:	22a0      	movs	r2, #160	@ 0xa0
 8001dca:	4619      	mov	r1, r3
 8001dcc:	f003 fa04 	bl	80051d8 <memcpy>
 8001dd0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001dd4:	cb0c      	ldmia	r3, {r2, r3}
 8001dd6:	4629      	mov	r1, r5
 8001dd8:	4620      	mov	r0, r4
 8001dda:	f7fe ff85 	bl	8000ce8 <BuildTetrominoe>

	return t;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	461d      	mov	r5, r3
 8001de2:	f107 0408 	add.w	r4, r7, #8
 8001de6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001de8:	6028      	str	r0, [r5, #0]
 8001dea:	6069      	str	r1, [r5, #4]
 8001dec:	60aa      	str	r2, [r5, #8]
 8001dee:	60eb      	str	r3, [r5, #12]
 8001df0:	cc03      	ldmia	r4!, {r0, r1}
 8001df2:	6128      	str	r0, [r5, #16]
 8001df4:	6169      	str	r1, [r5, #20]
 8001df6:	8823      	ldrh	r3, [r4, #0]
 8001df8:	832b      	strh	r3, [r5, #24]

}
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	3728      	adds	r7, #40	@ 0x28
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001e04:	b004      	add	sp, #16
 8001e06:	4770      	bx	lr

08001e08 <Timer6Init>:


TIM_HandleTypeDef htim6;


void Timer6Init(){
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b084      	sub	sp, #16
 8001e0c:	af00      	add	r7, sp, #0

	__HAL_RCC_TIM6_CLK_ENABLE();
 8001e0e:	2300      	movs	r3, #0
 8001e10:	607b      	str	r3, [r7, #4]
 8001e12:	4b19      	ldr	r3, [pc, #100]	@ (8001e78 <Timer6Init+0x70>)
 8001e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e16:	4a18      	ldr	r2, [pc, #96]	@ (8001e78 <Timer6Init+0x70>)
 8001e18:	f043 0310 	orr.w	r3, r3, #16
 8001e1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e1e:	4b16      	ldr	r3, [pc, #88]	@ (8001e78 <Timer6Init+0x70>)
 8001e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e22:	f003 0310 	and.w	r3, r3, #16
 8001e26:	607b      	str	r3, [r7, #4]
 8001e28:	687b      	ldr	r3, [r7, #4]

	//HAL code below
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e2a:	f107 0308 	add.w	r3, r7, #8
 8001e2e:	2200      	movs	r2, #0
 8001e30:	601a      	str	r2, [r3, #0]
 8001e32:	605a      	str	r2, [r3, #4]

	htim6.Instance = TIM6;
 8001e34:	4b11      	ldr	r3, [pc, #68]	@ (8001e7c <Timer6Init+0x74>)
 8001e36:	4a12      	ldr	r2, [pc, #72]	@ (8001e80 <Timer6Init+0x78>)
 8001e38:	601a      	str	r2, [r3, #0]
	htim6.Init.Prescaler = PSC_VAL;
 8001e3a:	4b10      	ldr	r3, [pc, #64]	@ (8001e7c <Timer6Init+0x74>)
 8001e3c:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8001e40:	605a      	str	r2, [r3, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e42:	4b0e      	ldr	r3, [pc, #56]	@ (8001e7c <Timer6Init+0x74>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	609a      	str	r2, [r3, #8]
	htim6.Init.Period = ARR_VAL;
 8001e48:	4b0c      	ldr	r3, [pc, #48]	@ (8001e7c <Timer6Init+0x74>)
 8001e4a:	f641 0269 	movw	r2, #6249	@ 0x1869
 8001e4e:	60da      	str	r2, [r3, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e50:	4b0a      	ldr	r3, [pc, #40]	@ (8001e7c <Timer6Init+0x74>)
 8001e52:	2280      	movs	r2, #128	@ 0x80
 8001e54:	619a      	str	r2, [r3, #24]

	HAL_TIM_Base_Init(&htim6);
 8001e56:	4809      	ldr	r0, [pc, #36]	@ (8001e7c <Timer6Init+0x74>)
 8001e58:	f002 fee4 	bl	8004c24 <HAL_TIM_Base_Init>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	60bb      	str	r3, [r7, #8]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e60:	2300      	movs	r3, #0
 8001e62:	60fb      	str	r3, [r7, #12]

	HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 8001e64:	f107 0308 	add.w	r3, r7, #8
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4804      	ldr	r0, [pc, #16]	@ (8001e7c <Timer6Init+0x74>)
 8001e6c:	f003 f8f8 	bl	8005060 <HAL_TIMEx_MasterConfigSynchronization>

}
 8001e70:	bf00      	nop
 8001e72:	3710      	adds	r7, #16
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	40023800 	.word	0x40023800
 8001e7c:	200259ec 	.word	0x200259ec
 8001e80:	40001000 	.word	0x40001000

08001e84 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001e88:	f000 f9fe 	bl	8002288 <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 8001e8c:	20ca      	movs	r0, #202	@ 0xca
 8001e8e:	f000 f943 	bl	8002118 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 8001e92:	20c3      	movs	r0, #195	@ 0xc3
 8001e94:	f000 f94d 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 8001e98:	2008      	movs	r0, #8
 8001e9a:	f000 f94a 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 8001e9e:	2050      	movs	r0, #80	@ 0x50
 8001ea0:	f000 f947 	bl	8002132 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 8001ea4:	20cf      	movs	r0, #207	@ 0xcf
 8001ea6:	f000 f937 	bl	8002118 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 8001eaa:	2000      	movs	r0, #0
 8001eac:	f000 f941 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 8001eb0:	20c1      	movs	r0, #193	@ 0xc1
 8001eb2:	f000 f93e 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 8001eb6:	2030      	movs	r0, #48	@ 0x30
 8001eb8:	f000 f93b 	bl	8002132 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 8001ebc:	20ed      	movs	r0, #237	@ 0xed
 8001ebe:	f000 f92b 	bl	8002118 <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 8001ec2:	2064      	movs	r0, #100	@ 0x64
 8001ec4:	f000 f935 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 8001ec8:	2003      	movs	r0, #3
 8001eca:	f000 f932 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 8001ece:	2012      	movs	r0, #18
 8001ed0:	f000 f92f 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 8001ed4:	2081      	movs	r0, #129	@ 0x81
 8001ed6:	f000 f92c 	bl	8002132 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 8001eda:	20e8      	movs	r0, #232	@ 0xe8
 8001edc:	f000 f91c 	bl	8002118 <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 8001ee0:	2085      	movs	r0, #133	@ 0x85
 8001ee2:	f000 f926 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001ee6:	2000      	movs	r0, #0
 8001ee8:	f000 f923 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8001eec:	2078      	movs	r0, #120	@ 0x78
 8001eee:	f000 f920 	bl	8002132 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 8001ef2:	20cb      	movs	r0, #203	@ 0xcb
 8001ef4:	f000 f910 	bl	8002118 <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 8001ef8:	2039      	movs	r0, #57	@ 0x39
 8001efa:	f000 f91a 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 8001efe:	202c      	movs	r0, #44	@ 0x2c
 8001f00:	f000 f917 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001f04:	2000      	movs	r0, #0
 8001f06:	f000 f914 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 8001f0a:	2034      	movs	r0, #52	@ 0x34
 8001f0c:	f000 f911 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 8001f10:	2002      	movs	r0, #2
 8001f12:	f000 f90e 	bl	8002132 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 8001f16:	20f7      	movs	r0, #247	@ 0xf7
 8001f18:	f000 f8fe 	bl	8002118 <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 8001f1c:	2020      	movs	r0, #32
 8001f1e:	f000 f908 	bl	8002132 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 8001f22:	20ea      	movs	r0, #234	@ 0xea
 8001f24:	f000 f8f8 	bl	8002118 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001f28:	2000      	movs	r0, #0
 8001f2a:	f000 f902 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001f2e:	2000      	movs	r0, #0
 8001f30:	f000 f8ff 	bl	8002132 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 8001f34:	20b1      	movs	r0, #177	@ 0xb1
 8001f36:	f000 f8ef 	bl	8002118 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001f3a:	2000      	movs	r0, #0
 8001f3c:	f000 f8f9 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8001f40:	201b      	movs	r0, #27
 8001f42:	f000 f8f6 	bl	8002132 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8001f46:	20b6      	movs	r0, #182	@ 0xb6
 8001f48:	f000 f8e6 	bl	8002118 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8001f4c:	200a      	movs	r0, #10
 8001f4e:	f000 f8f0 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 8001f52:	20a2      	movs	r0, #162	@ 0xa2
 8001f54:	f000 f8ed 	bl	8002132 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 8001f58:	20c0      	movs	r0, #192	@ 0xc0
 8001f5a:	f000 f8dd 	bl	8002118 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001f5e:	2010      	movs	r0, #16
 8001f60:	f000 f8e7 	bl	8002132 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 8001f64:	20c1      	movs	r0, #193	@ 0xc1
 8001f66:	f000 f8d7 	bl	8002118 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001f6a:	2010      	movs	r0, #16
 8001f6c:	f000 f8e1 	bl	8002132 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 8001f70:	20c5      	movs	r0, #197	@ 0xc5
 8001f72:	f000 f8d1 	bl	8002118 <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 8001f76:	2045      	movs	r0, #69	@ 0x45
 8001f78:	f000 f8db 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 8001f7c:	2015      	movs	r0, #21
 8001f7e:	f000 f8d8 	bl	8002132 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 8001f82:	20c7      	movs	r0, #199	@ 0xc7
 8001f84:	f000 f8c8 	bl	8002118 <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 8001f88:	2090      	movs	r0, #144	@ 0x90
 8001f8a:	f000 f8d2 	bl	8002132 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 8001f8e:	2036      	movs	r0, #54	@ 0x36
 8001f90:	f000 f8c2 	bl	8002118 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 8001f94:	20c8      	movs	r0, #200	@ 0xc8
 8001f96:	f000 f8cc 	bl	8002132 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 8001f9a:	20f2      	movs	r0, #242	@ 0xf2
 8001f9c:	f000 f8bc 	bl	8002118 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001fa0:	2000      	movs	r0, #0
 8001fa2:	f000 f8c6 	bl	8002132 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 8001fa6:	20b0      	movs	r0, #176	@ 0xb0
 8001fa8:	f000 f8b6 	bl	8002118 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 8001fac:	20c2      	movs	r0, #194	@ 0xc2
 8001fae:	f000 f8c0 	bl	8002132 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8001fb2:	20b6      	movs	r0, #182	@ 0xb6
 8001fb4:	f000 f8b0 	bl	8002118 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8001fb8:	200a      	movs	r0, #10
 8001fba:	f000 f8ba 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 8001fbe:	20a7      	movs	r0, #167	@ 0xa7
 8001fc0:	f000 f8b7 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 8001fc4:	2027      	movs	r0, #39	@ 0x27
 8001fc6:	f000 f8b4 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001fca:	2004      	movs	r0, #4
 8001fcc:	f000 f8b1 	bl	8002132 <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 8001fd0:	202a      	movs	r0, #42	@ 0x2a
 8001fd2:	f000 f8a1 	bl	8002118 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001fd6:	2000      	movs	r0, #0
 8001fd8:	f000 f8ab 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001fdc:	2000      	movs	r0, #0
 8001fde:	f000 f8a8 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001fe2:	2000      	movs	r0, #0
 8001fe4:	f000 f8a5 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 8001fe8:	20ef      	movs	r0, #239	@ 0xef
 8001fea:	f000 f8a2 	bl	8002132 <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 8001fee:	202b      	movs	r0, #43	@ 0x2b
 8001ff0:	f000 f892 	bl	8002118 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001ff4:	2000      	movs	r0, #0
 8001ff6:	f000 f89c 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001ffa:	2000      	movs	r0, #0
 8001ffc:	f000 f899 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 8002000:	2001      	movs	r0, #1
 8002002:	f000 f896 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 8002006:	203f      	movs	r0, #63	@ 0x3f
 8002008:	f000 f893 	bl	8002132 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 800200c:	20f6      	movs	r0, #246	@ 0xf6
 800200e:	f000 f883 	bl	8002118 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8002012:	2001      	movs	r0, #1
 8002014:	f000 f88d 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8002018:	2000      	movs	r0, #0
 800201a:	f000 f88a 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 800201e:	2006      	movs	r0, #6
 8002020:	f000 f887 	bl	8002132 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 8002024:	202c      	movs	r0, #44	@ 0x2c
 8002026:	f000 f877 	bl	8002118 <ili9341_Write_Reg>
  LCD_Delay(200);
 800202a:	20c8      	movs	r0, #200	@ 0xc8
 800202c:	f000 f9e8 	bl	8002400 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 8002030:	2026      	movs	r0, #38	@ 0x26
 8002032:	f000 f871 	bl	8002118 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8002036:	2001      	movs	r0, #1
 8002038:	f000 f87b 	bl	8002132 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 800203c:	20e0      	movs	r0, #224	@ 0xe0
 800203e:	f000 f86b 	bl	8002118 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 8002042:	200f      	movs	r0, #15
 8002044:	f000 f875 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 8002048:	2029      	movs	r0, #41	@ 0x29
 800204a:	f000 f872 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 800204e:	2024      	movs	r0, #36	@ 0x24
 8002050:	f000 f86f 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8002054:	200c      	movs	r0, #12
 8002056:	f000 f86c 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 800205a:	200e      	movs	r0, #14
 800205c:	f000 f869 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8002060:	2009      	movs	r0, #9
 8002062:	f000 f866 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 8002066:	204e      	movs	r0, #78	@ 0x4e
 8002068:	f000 f863 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 800206c:	2078      	movs	r0, #120	@ 0x78
 800206e:	f000 f860 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 8002072:	203c      	movs	r0, #60	@ 0x3c
 8002074:	f000 f85d 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8002078:	2009      	movs	r0, #9
 800207a:	f000 f85a 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 800207e:	2013      	movs	r0, #19
 8002080:	f000 f857 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8002084:	2005      	movs	r0, #5
 8002086:	f000 f854 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 800208a:	2017      	movs	r0, #23
 800208c:	f000 f851 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8002090:	2011      	movs	r0, #17
 8002092:	f000 f84e 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8002096:	2000      	movs	r0, #0
 8002098:	f000 f84b 	bl	8002132 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 800209c:	20e1      	movs	r0, #225	@ 0xe1
 800209e:	f000 f83b 	bl	8002118 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80020a2:	2000      	movs	r0, #0
 80020a4:	f000 f845 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 80020a8:	2016      	movs	r0, #22
 80020aa:	f000 f842 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 80020ae:	201b      	movs	r0, #27
 80020b0:	f000 f83f 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 80020b4:	2004      	movs	r0, #4
 80020b6:	f000 f83c 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 80020ba:	2011      	movs	r0, #17
 80020bc:	f000 f839 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 80020c0:	2007      	movs	r0, #7
 80020c2:	f000 f836 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 80020c6:	2031      	movs	r0, #49	@ 0x31
 80020c8:	f000 f833 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 80020cc:	2033      	movs	r0, #51	@ 0x33
 80020ce:	f000 f830 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 80020d2:	2042      	movs	r0, #66	@ 0x42
 80020d4:	f000 f82d 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 80020d8:	2005      	movs	r0, #5
 80020da:	f000 f82a 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 80020de:	200c      	movs	r0, #12
 80020e0:	f000 f827 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 80020e4:	200a      	movs	r0, #10
 80020e6:	f000 f824 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 80020ea:	2028      	movs	r0, #40	@ 0x28
 80020ec:	f000 f821 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 80020f0:	202f      	movs	r0, #47	@ 0x2f
 80020f2:	f000 f81e 	bl	8002132 <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 80020f6:	200f      	movs	r0, #15
 80020f8:	f000 f81b 	bl	8002132 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 80020fc:	2011      	movs	r0, #17
 80020fe:	f000 f80b 	bl	8002118 <ili9341_Write_Reg>
  LCD_Delay(200);
 8002102:	20c8      	movs	r0, #200	@ 0xc8
 8002104:	f000 f97c 	bl	8002400 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 8002108:	2029      	movs	r0, #41	@ 0x29
 800210a:	f000 f805 	bl	8002118 <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 800210e:	202c      	movs	r0, #44	@ 0x2c
 8002110:	f000 f802 	bl	8002118 <ili9341_Write_Reg>
}
 8002114:	bf00      	nop
 8002116:	bd80      	pop	{r7, pc}

08002118 <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8002122:	79fb      	ldrb	r3, [r7, #7]
 8002124:	4618      	mov	r0, r3
 8002126:	f000 f949 	bl	80023bc <LCD_IO_WriteReg>
}
 800212a:	bf00      	nop
 800212c:	3708      	adds	r7, #8
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}

08002132 <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 8002132:	b580      	push	{r7, lr}
 8002134:	b082      	sub	sp, #8
 8002136:	af00      	add	r7, sp, #0
 8002138:	4603      	mov	r3, r0
 800213a:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 800213c:	88fb      	ldrh	r3, [r7, #6]
 800213e:	4618      	mov	r0, r3
 8002140:	f000 f91a 	bl	8002378 <LCD_IO_WriteData>
}
 8002144:	bf00      	nop
 8002146:	3708      	adds	r7, #8
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}

0800214c <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8002150:	4819      	ldr	r0, [pc, #100]	@ (80021b8 <SPI_Init+0x6c>)
 8002152:	f002 fc7c 	bl	8004a4e <HAL_SPI_GetState>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d12b      	bne.n	80021b4 <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 800215c:	4b16      	ldr	r3, [pc, #88]	@ (80021b8 <SPI_Init+0x6c>)
 800215e:	4a17      	ldr	r2, [pc, #92]	@ (80021bc <SPI_Init+0x70>)
 8002160:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002162:	4b15      	ldr	r3, [pc, #84]	@ (80021b8 <SPI_Init+0x6c>)
 8002164:	2218      	movs	r2, #24
 8002166:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8002168:	4b13      	ldr	r3, [pc, #76]	@ (80021b8 <SPI_Init+0x6c>)
 800216a:	2200      	movs	r2, #0
 800216c:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 800216e:	4b12      	ldr	r3, [pc, #72]	@ (80021b8 <SPI_Init+0x6c>)
 8002170:	2200      	movs	r2, #0
 8002172:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8002174:	4b10      	ldr	r3, [pc, #64]	@ (80021b8 <SPI_Init+0x6c>)
 8002176:	2200      	movs	r2, #0
 8002178:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800217a:	4b0f      	ldr	r3, [pc, #60]	@ (80021b8 <SPI_Init+0x6c>)
 800217c:	2200      	movs	r2, #0
 800217e:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8002180:	4b0d      	ldr	r3, [pc, #52]	@ (80021b8 <SPI_Init+0x6c>)
 8002182:	2207      	movs	r2, #7
 8002184:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8002186:	4b0c      	ldr	r3, [pc, #48]	@ (80021b8 <SPI_Init+0x6c>)
 8002188:	2200      	movs	r2, #0
 800218a:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 800218c:	4b0a      	ldr	r3, [pc, #40]	@ (80021b8 <SPI_Init+0x6c>)
 800218e:	2200      	movs	r2, #0
 8002190:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8002192:	4b09      	ldr	r3, [pc, #36]	@ (80021b8 <SPI_Init+0x6c>)
 8002194:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002198:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 800219a:	4b07      	ldr	r3, [pc, #28]	@ (80021b8 <SPI_Init+0x6c>)
 800219c:	2200      	movs	r2, #0
 800219e:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 80021a0:	4b05      	ldr	r3, [pc, #20]	@ (80021b8 <SPI_Init+0x6c>)
 80021a2:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80021a6:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 80021a8:	4803      	ldr	r0, [pc, #12]	@ (80021b8 <SPI_Init+0x6c>)
 80021aa:	f000 f833 	bl	8002214 <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 80021ae:	4802      	ldr	r0, [pc, #8]	@ (80021b8 <SPI_Init+0x6c>)
 80021b0:	f002 fa58 	bl	8004664 <HAL_SPI_Init>
  }
}
 80021b4:	bf00      	nop
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	20025a34 	.word	0x20025a34
 80021bc:	40015000 	.word	0x40015000

080021c0 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b084      	sub	sp, #16
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	4603      	mov	r3, r0
 80021c8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80021ca:	2300      	movs	r3, #0
 80021cc:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 80021ce:	4b09      	ldr	r3, [pc, #36]	@ (80021f4 <SPI_Write+0x34>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	1db9      	adds	r1, r7, #6
 80021d4:	2201      	movs	r2, #1
 80021d6:	4808      	ldr	r0, [pc, #32]	@ (80021f8 <SPI_Write+0x38>)
 80021d8:	f002 faf5 	bl	80047c6 <HAL_SPI_Transmit>
 80021dc:	4603      	mov	r3, r0
 80021de:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 80021e0:	7bfb      	ldrb	r3, [r7, #15]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d001      	beq.n	80021ea <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 80021e6:	f000 f809 	bl	80021fc <SPI_Error>
  }
}
 80021ea:	bf00      	nop
 80021ec:	3710      	adds	r7, #16
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	2000000c 	.word	0x2000000c
 80021f8:	20025a34 	.word	0x20025a34

080021fc <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8002200:	4803      	ldr	r0, [pc, #12]	@ (8002210 <SPI_Error+0x14>)
 8002202:	f002 fab8 	bl	8004776 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 8002206:	f7ff ffa1 	bl	800214c <SPI_Init>
}
 800220a:	bf00      	nop
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	20025a34 	.word	0x20025a34

08002214 <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b08a      	sub	sp, #40	@ 0x28
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 800221c:	2300      	movs	r3, #0
 800221e:	613b      	str	r3, [r7, #16]
 8002220:	4b17      	ldr	r3, [pc, #92]	@ (8002280 <SPI_MspInit+0x6c>)
 8002222:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002224:	4a16      	ldr	r2, [pc, #88]	@ (8002280 <SPI_MspInit+0x6c>)
 8002226:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800222a:	6453      	str	r3, [r2, #68]	@ 0x44
 800222c:	4b14      	ldr	r3, [pc, #80]	@ (8002280 <SPI_MspInit+0x6c>)
 800222e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002230:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002234:	613b      	str	r3, [r7, #16]
 8002236:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 8002238:	2300      	movs	r3, #0
 800223a:	60fb      	str	r3, [r7, #12]
 800223c:	4b10      	ldr	r3, [pc, #64]	@ (8002280 <SPI_MspInit+0x6c>)
 800223e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002240:	4a0f      	ldr	r2, [pc, #60]	@ (8002280 <SPI_MspInit+0x6c>)
 8002242:	f043 0320 	orr.w	r3, r3, #32
 8002246:	6313      	str	r3, [r2, #48]	@ 0x30
 8002248:	4b0d      	ldr	r3, [pc, #52]	@ (8002280 <SPI_MspInit+0x6c>)
 800224a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800224c:	f003 0320 	and.w	r3, r3, #32
 8002250:	60fb      	str	r3, [r7, #12]
 8002252:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 8002254:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8002258:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 800225a:	2302      	movs	r3, #2
 800225c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 800225e:	2302      	movs	r3, #2
 8002260:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8002262:	2301      	movs	r3, #1
 8002264:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 8002266:	2305      	movs	r3, #5
 8002268:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 800226a:	f107 0314 	add.w	r3, r7, #20
 800226e:	4619      	mov	r1, r3
 8002270:	4804      	ldr	r0, [pc, #16]	@ (8002284 <SPI_MspInit+0x70>)
 8002272:	f000 fdb1 	bl	8002dd8 <HAL_GPIO_Init>
}
 8002276:	bf00      	nop
 8002278:	3728      	adds	r7, #40	@ 0x28
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	40023800 	.word	0x40023800
 8002284:	40021400 	.word	0x40021400

08002288 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b088      	sub	sp, #32
 800228c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 800228e:	4b36      	ldr	r3, [pc, #216]	@ (8002368 <LCD_IO_Init+0xe0>)
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d164      	bne.n	8002360 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 8002296:	4b34      	ldr	r3, [pc, #208]	@ (8002368 <LCD_IO_Init+0xe0>)
 8002298:	2201      	movs	r2, #1
 800229a:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 800229c:	2300      	movs	r3, #0
 800229e:	60bb      	str	r3, [r7, #8]
 80022a0:	4b32      	ldr	r3, [pc, #200]	@ (800236c <LCD_IO_Init+0xe4>)
 80022a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a4:	4a31      	ldr	r2, [pc, #196]	@ (800236c <LCD_IO_Init+0xe4>)
 80022a6:	f043 0308 	orr.w	r3, r3, #8
 80022aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ac:	4b2f      	ldr	r3, [pc, #188]	@ (800236c <LCD_IO_Init+0xe4>)
 80022ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b0:	f003 0308 	and.w	r3, r3, #8
 80022b4:	60bb      	str	r3, [r7, #8]
 80022b6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 80022b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80022bc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80022be:	2301      	movs	r3, #1
 80022c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80022c2:	2300      	movs	r3, #0
 80022c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80022c6:	2302      	movs	r3, #2
 80022c8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 80022ca:	f107 030c 	add.w	r3, r7, #12
 80022ce:	4619      	mov	r1, r3
 80022d0:	4827      	ldr	r0, [pc, #156]	@ (8002370 <LCD_IO_Init+0xe8>)
 80022d2:	f000 fd81 	bl	8002dd8 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 80022d6:	2300      	movs	r3, #0
 80022d8:	607b      	str	r3, [r7, #4]
 80022da:	4b24      	ldr	r3, [pc, #144]	@ (800236c <LCD_IO_Init+0xe4>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022de:	4a23      	ldr	r2, [pc, #140]	@ (800236c <LCD_IO_Init+0xe4>)
 80022e0:	f043 0308 	orr.w	r3, r3, #8
 80022e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022e6:	4b21      	ldr	r3, [pc, #132]	@ (800236c <LCD_IO_Init+0xe4>)
 80022e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ea:	f003 0308 	and.w	r3, r3, #8
 80022ee:	607b      	str	r3, [r7, #4]
 80022f0:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 80022f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022f6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80022f8:	2301      	movs	r3, #1
 80022fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80022fc:	2300      	movs	r3, #0
 80022fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002300:	2302      	movs	r3, #2
 8002302:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8002304:	f107 030c 	add.w	r3, r7, #12
 8002308:	4619      	mov	r1, r3
 800230a:	4819      	ldr	r0, [pc, #100]	@ (8002370 <LCD_IO_Init+0xe8>)
 800230c:	f000 fd64 	bl	8002dd8 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8002310:	2300      	movs	r3, #0
 8002312:	603b      	str	r3, [r7, #0]
 8002314:	4b15      	ldr	r3, [pc, #84]	@ (800236c <LCD_IO_Init+0xe4>)
 8002316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002318:	4a14      	ldr	r2, [pc, #80]	@ (800236c <LCD_IO_Init+0xe4>)
 800231a:	f043 0304 	orr.w	r3, r3, #4
 800231e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002320:	4b12      	ldr	r3, [pc, #72]	@ (800236c <LCD_IO_Init+0xe4>)
 8002322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002324:	f003 0304 	and.w	r3, r3, #4
 8002328:	603b      	str	r3, [r7, #0]
 800232a:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 800232c:	2304      	movs	r3, #4
 800232e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002330:	2301      	movs	r3, #1
 8002332:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002334:	2300      	movs	r3, #0
 8002336:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002338:	2302      	movs	r3, #2
 800233a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 800233c:	f107 030c 	add.w	r3, r7, #12
 8002340:	4619      	mov	r1, r3
 8002342:	480c      	ldr	r0, [pc, #48]	@ (8002374 <LCD_IO_Init+0xec>)
 8002344:	f000 fd48 	bl	8002dd8 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8002348:	2200      	movs	r2, #0
 800234a:	2104      	movs	r1, #4
 800234c:	4809      	ldr	r0, [pc, #36]	@ (8002374 <LCD_IO_Init+0xec>)
 800234e:	f000 fffb 	bl	8003348 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8002352:	2201      	movs	r2, #1
 8002354:	2104      	movs	r1, #4
 8002356:	4807      	ldr	r0, [pc, #28]	@ (8002374 <LCD_IO_Init+0xec>)
 8002358:	f000 fff6 	bl	8003348 <HAL_GPIO_WritePin>

    SPI_Init();
 800235c:	f7ff fef6 	bl	800214c <SPI_Init>
  }
}
 8002360:	bf00      	nop
 8002362:	3720      	adds	r7, #32
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	20025a8c 	.word	0x20025a8c
 800236c:	40023800 	.word	0x40023800
 8002370:	40020c00 	.word	0x40020c00
 8002374:	40020800 	.word	0x40020800

08002378 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	4603      	mov	r3, r0
 8002380:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8002382:	2201      	movs	r2, #1
 8002384:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002388:	480a      	ldr	r0, [pc, #40]	@ (80023b4 <LCD_IO_WriteData+0x3c>)
 800238a:	f000 ffdd 	bl	8003348 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 800238e:	2200      	movs	r2, #0
 8002390:	2104      	movs	r1, #4
 8002392:	4809      	ldr	r0, [pc, #36]	@ (80023b8 <LCD_IO_WriteData+0x40>)
 8002394:	f000 ffd8 	bl	8003348 <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 8002398:	88fb      	ldrh	r3, [r7, #6]
 800239a:	4618      	mov	r0, r3
 800239c:	f7ff ff10 	bl	80021c0 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80023a0:	2201      	movs	r2, #1
 80023a2:	2104      	movs	r1, #4
 80023a4:	4804      	ldr	r0, [pc, #16]	@ (80023b8 <LCD_IO_WriteData+0x40>)
 80023a6:	f000 ffcf 	bl	8003348 <HAL_GPIO_WritePin>
}
 80023aa:	bf00      	nop
 80023ac:	3708      	adds	r7, #8
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	40020c00 	.word	0x40020c00
 80023b8:	40020800 	.word	0x40020800

080023bc <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	4603      	mov	r3, r0
 80023c4:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80023c6:	2200      	movs	r2, #0
 80023c8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023cc:	480a      	ldr	r0, [pc, #40]	@ (80023f8 <LCD_IO_WriteReg+0x3c>)
 80023ce:	f000 ffbb 	bl	8003348 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 80023d2:	2200      	movs	r2, #0
 80023d4:	2104      	movs	r1, #4
 80023d6:	4809      	ldr	r0, [pc, #36]	@ (80023fc <LCD_IO_WriteReg+0x40>)
 80023d8:	f000 ffb6 	bl	8003348 <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 80023dc:	79fb      	ldrb	r3, [r7, #7]
 80023de:	b29b      	uxth	r3, r3
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7ff feed 	bl	80021c0 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80023e6:	2201      	movs	r2, #1
 80023e8:	2104      	movs	r1, #4
 80023ea:	4804      	ldr	r0, [pc, #16]	@ (80023fc <LCD_IO_WriteReg+0x40>)
 80023ec:	f000 ffac 	bl	8003348 <HAL_GPIO_WritePin>
}
 80023f0:	bf00      	nop
 80023f2:	3708      	adds	r7, #8
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	40020c00 	.word	0x40020c00
 80023fc:	40020800 	.word	0x40020800

08002400 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	f000 fb65 	bl	8002ad8 <HAL_Delay>
}
 800240e:	bf00      	nop
 8002410:	3708      	adds	r7, #8
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}

08002416 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002416:	b580      	push	{r7, lr}
 8002418:	af00      	add	r7, sp, #0

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800241a:	f000 faeb 	bl	80029f4 <HAL_Init>

  // The default system configuration function is "suspect" so we need to make our own clock configuration
  // Note - You, the developer, MAY have to play with some of this configuration as you progress in your project
  SystemClockOverride();
 800241e:	f000 f80b 	bl	8002438 <SystemClockOverride>

  ApplicationInit(); // Initializes the LCD functionality
 8002422:	f7fe f85b 	bl	80004dc <ApplicationInit>

  LCD_Visual_Demo();
 8002426:	f7fe f86d 	bl	8000504 <LCD_Visual_Demo>

//  StartTimer();

  HAL_Delay(5000);
 800242a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800242e:	f000 fb53 	bl	8002ad8 <HAL_Delay>

  // DO NOT CALL THIS FUNCTION WHEN INTERRUPT MODE IS SELECTED IN THE COMPILE SWITCH IN stmpe811.h
  // Un-comment the below function after setting COMPILE_TOUCH to 1 in stmpe811.h
  //LCD_Touch_Polling_Demo(); // This function Will not return

  while (1)
 8002432:	bf00      	nop
 8002434:	e7fd      	b.n	8002432 <main+0x1c>
	...

08002438 <SystemClockOverride>:
    Error_Handler();
  }
}

void SystemClockOverride(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b092      	sub	sp, #72	@ 0x48
 800243c:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 800243e:	2300      	movs	r3, #0
 8002440:	603b      	str	r3, [r7, #0]
 8002442:	4b1c      	ldr	r3, [pc, #112]	@ (80024b4 <SystemClockOverride+0x7c>)
 8002444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002446:	4a1b      	ldr	r2, [pc, #108]	@ (80024b4 <SystemClockOverride+0x7c>)
 8002448:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800244c:	6413      	str	r3, [r2, #64]	@ 0x40
 800244e:	4b19      	ldr	r3, [pc, #100]	@ (80024b4 <SystemClockOverride+0x7c>)
 8002450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002452:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002456:	603b      	str	r3, [r7, #0]
 8002458:	683b      	ldr	r3, [r7, #0]

  // __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1); // not needed, power scaling consumption for when not running at max freq.

  /* Enable HSE Osc and activate PLL with HSE source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800245a:	2301      	movs	r3, #1
 800245c:	607b      	str	r3, [r7, #4]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800245e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002462:	60bb      	str	r3, [r7, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002464:	2302      	movs	r3, #2
 8002466:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002468:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800246c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLM = 8;
 800246e:	2308      	movs	r3, #8
 8002470:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002472:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8002476:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002478:	2302      	movs	r3, #2
 800247a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800247c:	2307      	movs	r3, #7
 800247e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8002480:	1d3b      	adds	r3, r7, #4
 8002482:	4618      	mov	r0, r3
 8002484:	f001 fa20 	bl	80038c8 <HAL_RCC_OscConfig>

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8002488:	230f      	movs	r3, #15
 800248a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800248c:	2302      	movs	r3, #2
 800248e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002490:	2300      	movs	r3, #0
 8002492:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002494:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002498:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800249a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800249e:	647b      	str	r3, [r7, #68]	@ 0x44
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 80024a0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80024a4:	2105      	movs	r1, #5
 80024a6:	4618      	mov	r0, r3
 80024a8:	f001 fc86 	bl	8003db8 <HAL_RCC_ClockConfig>
}
 80024ac:	bf00      	nop
 80024ae:	3748      	adds	r7, #72	@ 0x48
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	40023800 	.word	0x40023800

080024b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80024bc:	b672      	cpsid	i
}
 80024be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024c0:	bf00      	nop
 80024c2:	e7fd      	b.n	80024c0 <Error_Handler+0x8>

080024c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024ca:	2300      	movs	r3, #0
 80024cc:	607b      	str	r3, [r7, #4]
 80024ce:	4b10      	ldr	r3, [pc, #64]	@ (8002510 <HAL_MspInit+0x4c>)
 80024d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024d2:	4a0f      	ldr	r2, [pc, #60]	@ (8002510 <HAL_MspInit+0x4c>)
 80024d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80024da:	4b0d      	ldr	r3, [pc, #52]	@ (8002510 <HAL_MspInit+0x4c>)
 80024dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024e2:	607b      	str	r3, [r7, #4]
 80024e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024e6:	2300      	movs	r3, #0
 80024e8:	603b      	str	r3, [r7, #0]
 80024ea:	4b09      	ldr	r3, [pc, #36]	@ (8002510 <HAL_MspInit+0x4c>)
 80024ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ee:	4a08      	ldr	r2, [pc, #32]	@ (8002510 <HAL_MspInit+0x4c>)
 80024f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80024f6:	4b06      	ldr	r3, [pc, #24]	@ (8002510 <HAL_MspInit+0x4c>)
 80024f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024fe:	603b      	str	r3, [r7, #0]
 8002500:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002502:	2007      	movs	r0, #7
 8002504:	f000 fc00 	bl	8002d08 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002508:	bf00      	nop
 800250a:	3708      	adds	r7, #8
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	40023800 	.word	0x40023800

08002514 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b09a      	sub	sp, #104	@ 0x68
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800251c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002520:	2200      	movs	r2, #0
 8002522:	601a      	str	r2, [r3, #0]
 8002524:	605a      	str	r2, [r3, #4]
 8002526:	609a      	str	r2, [r3, #8]
 8002528:	60da      	str	r2, [r3, #12]
 800252a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800252c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002530:	2230      	movs	r2, #48	@ 0x30
 8002532:	2100      	movs	r1, #0
 8002534:	4618      	mov	r0, r3
 8002536:	f002 fe23 	bl	8005180 <memset>
  if(hltdc->Instance==LTDC)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a81      	ldr	r2, [pc, #516]	@ (8002744 <HAL_LTDC_MspInit+0x230>)
 8002540:	4293      	cmp	r3, r2
 8002542:	f040 80fa 	bne.w	800273a <HAL_LTDC_MspInit+0x226>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002546:	2308      	movs	r3, #8
 8002548:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 800254a:	2332      	movs	r3, #50	@ 0x32
 800254c:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 800254e:	2302      	movs	r3, #2
 8002550:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8002552:	2300      	movs	r3, #0
 8002554:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002556:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800255a:	4618      	mov	r0, r3
 800255c:	f001 fe18 	bl	8004190 <HAL_RCCEx_PeriphCLKConfig>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d001      	beq.n	800256a <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 8002566:	f7ff ffa7 	bl	80024b8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800256a:	2300      	movs	r3, #0
 800256c:	623b      	str	r3, [r7, #32]
 800256e:	4b76      	ldr	r3, [pc, #472]	@ (8002748 <HAL_LTDC_MspInit+0x234>)
 8002570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002572:	4a75      	ldr	r2, [pc, #468]	@ (8002748 <HAL_LTDC_MspInit+0x234>)
 8002574:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002578:	6453      	str	r3, [r2, #68]	@ 0x44
 800257a:	4b73      	ldr	r3, [pc, #460]	@ (8002748 <HAL_LTDC_MspInit+0x234>)
 800257c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002582:	623b      	str	r3, [r7, #32]
 8002584:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002586:	2300      	movs	r3, #0
 8002588:	61fb      	str	r3, [r7, #28]
 800258a:	4b6f      	ldr	r3, [pc, #444]	@ (8002748 <HAL_LTDC_MspInit+0x234>)
 800258c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800258e:	4a6e      	ldr	r2, [pc, #440]	@ (8002748 <HAL_LTDC_MspInit+0x234>)
 8002590:	f043 0320 	orr.w	r3, r3, #32
 8002594:	6313      	str	r3, [r2, #48]	@ 0x30
 8002596:	4b6c      	ldr	r3, [pc, #432]	@ (8002748 <HAL_LTDC_MspInit+0x234>)
 8002598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800259a:	f003 0320 	and.w	r3, r3, #32
 800259e:	61fb      	str	r3, [r7, #28]
 80025a0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025a2:	2300      	movs	r3, #0
 80025a4:	61bb      	str	r3, [r7, #24]
 80025a6:	4b68      	ldr	r3, [pc, #416]	@ (8002748 <HAL_LTDC_MspInit+0x234>)
 80025a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025aa:	4a67      	ldr	r2, [pc, #412]	@ (8002748 <HAL_LTDC_MspInit+0x234>)
 80025ac:	f043 0301 	orr.w	r3, r3, #1
 80025b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80025b2:	4b65      	ldr	r3, [pc, #404]	@ (8002748 <HAL_LTDC_MspInit+0x234>)
 80025b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b6:	f003 0301 	and.w	r3, r3, #1
 80025ba:	61bb      	str	r3, [r7, #24]
 80025bc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025be:	2300      	movs	r3, #0
 80025c0:	617b      	str	r3, [r7, #20]
 80025c2:	4b61      	ldr	r3, [pc, #388]	@ (8002748 <HAL_LTDC_MspInit+0x234>)
 80025c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c6:	4a60      	ldr	r2, [pc, #384]	@ (8002748 <HAL_LTDC_MspInit+0x234>)
 80025c8:	f043 0302 	orr.w	r3, r3, #2
 80025cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ce:	4b5e      	ldr	r3, [pc, #376]	@ (8002748 <HAL_LTDC_MspInit+0x234>)
 80025d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d2:	f003 0302 	and.w	r3, r3, #2
 80025d6:	617b      	str	r3, [r7, #20]
 80025d8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80025da:	2300      	movs	r3, #0
 80025dc:	613b      	str	r3, [r7, #16]
 80025de:	4b5a      	ldr	r3, [pc, #360]	@ (8002748 <HAL_LTDC_MspInit+0x234>)
 80025e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e2:	4a59      	ldr	r2, [pc, #356]	@ (8002748 <HAL_LTDC_MspInit+0x234>)
 80025e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80025e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ea:	4b57      	ldr	r3, [pc, #348]	@ (8002748 <HAL_LTDC_MspInit+0x234>)
 80025ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025f2:	613b      	str	r3, [r7, #16]
 80025f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025f6:	2300      	movs	r3, #0
 80025f8:	60fb      	str	r3, [r7, #12]
 80025fa:	4b53      	ldr	r3, [pc, #332]	@ (8002748 <HAL_LTDC_MspInit+0x234>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fe:	4a52      	ldr	r2, [pc, #328]	@ (8002748 <HAL_LTDC_MspInit+0x234>)
 8002600:	f043 0304 	orr.w	r3, r3, #4
 8002604:	6313      	str	r3, [r2, #48]	@ 0x30
 8002606:	4b50      	ldr	r3, [pc, #320]	@ (8002748 <HAL_LTDC_MspInit+0x234>)
 8002608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260a:	f003 0304 	and.w	r3, r3, #4
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002612:	2300      	movs	r3, #0
 8002614:	60bb      	str	r3, [r7, #8]
 8002616:	4b4c      	ldr	r3, [pc, #304]	@ (8002748 <HAL_LTDC_MspInit+0x234>)
 8002618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261a:	4a4b      	ldr	r2, [pc, #300]	@ (8002748 <HAL_LTDC_MspInit+0x234>)
 800261c:	f043 0308 	orr.w	r3, r3, #8
 8002620:	6313      	str	r3, [r2, #48]	@ 0x30
 8002622:	4b49      	ldr	r3, [pc, #292]	@ (8002748 <HAL_LTDC_MspInit+0x234>)
 8002624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002626:	f003 0308 	and.w	r3, r3, #8
 800262a:	60bb      	str	r3, [r7, #8]
 800262c:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 800262e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002632:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002634:	2302      	movs	r3, #2
 8002636:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002638:	2300      	movs	r3, #0
 800263a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800263c:	2300      	movs	r3, #0
 800263e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002640:	230e      	movs	r3, #14
 8002642:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8002644:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002648:	4619      	mov	r1, r3
 800264a:	4840      	ldr	r0, [pc, #256]	@ (800274c <HAL_LTDC_MspInit+0x238>)
 800264c:	f000 fbc4 	bl	8002dd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8002650:	f641 0358 	movw	r3, #6232	@ 0x1858
 8002654:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002656:	2302      	movs	r3, #2
 8002658:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265a:	2300      	movs	r3, #0
 800265c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800265e:	2300      	movs	r3, #0
 8002660:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002662:	230e      	movs	r3, #14
 8002664:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002666:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800266a:	4619      	mov	r1, r3
 800266c:	4838      	ldr	r0, [pc, #224]	@ (8002750 <HAL_LTDC_MspInit+0x23c>)
 800266e:	f000 fbb3 	bl	8002dd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8002672:	2303      	movs	r3, #3
 8002674:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002676:	2302      	movs	r3, #2
 8002678:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267a:	2300      	movs	r3, #0
 800267c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800267e:	2300      	movs	r3, #0
 8002680:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002682:	2309      	movs	r3, #9
 8002684:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002686:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800268a:	4619      	mov	r1, r3
 800268c:	4831      	ldr	r0, [pc, #196]	@ (8002754 <HAL_LTDC_MspInit+0x240>)
 800268e:	f000 fba3 	bl	8002dd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8002692:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8002696:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002698:	2302      	movs	r3, #2
 800269a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269c:	2300      	movs	r3, #0
 800269e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026a0:	2300      	movs	r3, #0
 80026a2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80026a4:	230e      	movs	r3, #14
 80026a6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026a8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80026ac:	4619      	mov	r1, r3
 80026ae:	4829      	ldr	r0, [pc, #164]	@ (8002754 <HAL_LTDC_MspInit+0x240>)
 80026b0:	f000 fb92 	bl	8002dd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 80026b4:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 80026b8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ba:	2302      	movs	r3, #2
 80026bc:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026be:	2300      	movs	r3, #0
 80026c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026c2:	2300      	movs	r3, #0
 80026c4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80026c6:	230e      	movs	r3, #14
 80026c8:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80026ca:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80026ce:	4619      	mov	r1, r3
 80026d0:	4821      	ldr	r0, [pc, #132]	@ (8002758 <HAL_LTDC_MspInit+0x244>)
 80026d2:	f000 fb81 	bl	8002dd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 80026d6:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 80026da:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026dc:	2302      	movs	r3, #2
 80026de:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e0:	2300      	movs	r3, #0
 80026e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026e4:	2300      	movs	r3, #0
 80026e6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80026e8:	230e      	movs	r3, #14
 80026ea:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026ec:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80026f0:	4619      	mov	r1, r3
 80026f2:	481a      	ldr	r0, [pc, #104]	@ (800275c <HAL_LTDC_MspInit+0x248>)
 80026f4:	f000 fb70 	bl	8002dd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 80026f8:	2348      	movs	r3, #72	@ 0x48
 80026fa:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026fc:	2302      	movs	r3, #2
 80026fe:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002700:	2300      	movs	r3, #0
 8002702:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002704:	2300      	movs	r3, #0
 8002706:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002708:	230e      	movs	r3, #14
 800270a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800270c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002710:	4619      	mov	r1, r3
 8002712:	4813      	ldr	r0, [pc, #76]	@ (8002760 <HAL_LTDC_MspInit+0x24c>)
 8002714:	f000 fb60 	bl	8002dd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8002718:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800271c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800271e:	2302      	movs	r3, #2
 8002720:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002722:	2300      	movs	r3, #0
 8002724:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002726:	2300      	movs	r3, #0
 8002728:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800272a:	2309      	movs	r3, #9
 800272c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800272e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002732:	4619      	mov	r1, r3
 8002734:	4808      	ldr	r0, [pc, #32]	@ (8002758 <HAL_LTDC_MspInit+0x244>)
 8002736:	f000 fb4f 	bl	8002dd8 <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 800273a:	bf00      	nop
 800273c:	3768      	adds	r7, #104	@ 0x68
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	40016800 	.word	0x40016800
 8002748:	40023800 	.word	0x40023800
 800274c:	40021400 	.word	0x40021400
 8002750:	40020000 	.word	0x40020000
 8002754:	40020400 	.word	0x40020400
 8002758:	40021800 	.word	0x40021800
 800275c:	40020800 	.word	0x40020800
 8002760:	40020c00 	.word	0x40020c00

08002764 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8002764:	b480      	push	{r7}
 8002766:	b085      	sub	sp, #20
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a0b      	ldr	r2, [pc, #44]	@ (80027a0 <HAL_RNG_MspInit+0x3c>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d10d      	bne.n	8002792 <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8002776:	2300      	movs	r3, #0
 8002778:	60fb      	str	r3, [r7, #12]
 800277a:	4b0a      	ldr	r3, [pc, #40]	@ (80027a4 <HAL_RNG_MspInit+0x40>)
 800277c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800277e:	4a09      	ldr	r2, [pc, #36]	@ (80027a4 <HAL_RNG_MspInit+0x40>)
 8002780:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002784:	6353      	str	r3, [r2, #52]	@ 0x34
 8002786:	4b07      	ldr	r3, [pc, #28]	@ (80027a4 <HAL_RNG_MspInit+0x40>)
 8002788:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800278a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800278e:	60fb      	str	r3, [r7, #12]
 8002790:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END RNG_MspInit 1 */

  }

}
 8002792:	bf00      	nop
 8002794:	3714      	adds	r7, #20
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	50060800 	.word	0x50060800
 80027a4:	40023800 	.word	0x40023800

080027a8 <HAL_RNG_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspDeInit(RNG_HandleTypeDef* hrng)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a07      	ldr	r2, [pc, #28]	@ (80027d4 <HAL_RNG_MspDeInit+0x2c>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d105      	bne.n	80027c6 <HAL_RNG_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN RNG_MspDeInit 0 */

  /* USER CODE END RNG_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_RNG_CLK_DISABLE();
 80027ba:	4b07      	ldr	r3, [pc, #28]	@ (80027d8 <HAL_RNG_MspDeInit+0x30>)
 80027bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027be:	4a06      	ldr	r2, [pc, #24]	@ (80027d8 <HAL_RNG_MspDeInit+0x30>)
 80027c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80027c4:	6353      	str	r3, [r2, #52]	@ 0x34
  /* USER CODE BEGIN RNG_MspDeInit 1 */

  /* USER CODE END RNG_MspDeInit 1 */
  }

}
 80027c6:	bf00      	nop
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr
 80027d2:	bf00      	nop
 80027d4:	50060800 	.word	0x50060800
 80027d8:	40023800 	.word	0x40023800

080027dc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b08a      	sub	sp, #40	@ 0x28
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e4:	f107 0314 	add.w	r3, r7, #20
 80027e8:	2200      	movs	r2, #0
 80027ea:	601a      	str	r2, [r3, #0]
 80027ec:	605a      	str	r2, [r3, #4]
 80027ee:	609a      	str	r2, [r3, #8]
 80027f0:	60da      	str	r2, [r3, #12]
 80027f2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a19      	ldr	r2, [pc, #100]	@ (8002860 <HAL_SPI_MspInit+0x84>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d12c      	bne.n	8002858 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80027fe:	2300      	movs	r3, #0
 8002800:	613b      	str	r3, [r7, #16]
 8002802:	4b18      	ldr	r3, [pc, #96]	@ (8002864 <HAL_SPI_MspInit+0x88>)
 8002804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002806:	4a17      	ldr	r2, [pc, #92]	@ (8002864 <HAL_SPI_MspInit+0x88>)
 8002808:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800280c:	6453      	str	r3, [r2, #68]	@ 0x44
 800280e:	4b15      	ldr	r3, [pc, #84]	@ (8002864 <HAL_SPI_MspInit+0x88>)
 8002810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002812:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002816:	613b      	str	r3, [r7, #16]
 8002818:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800281a:	2300      	movs	r3, #0
 800281c:	60fb      	str	r3, [r7, #12]
 800281e:	4b11      	ldr	r3, [pc, #68]	@ (8002864 <HAL_SPI_MspInit+0x88>)
 8002820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002822:	4a10      	ldr	r2, [pc, #64]	@ (8002864 <HAL_SPI_MspInit+0x88>)
 8002824:	f043 0320 	orr.w	r3, r3, #32
 8002828:	6313      	str	r3, [r2, #48]	@ 0x30
 800282a:	4b0e      	ldr	r3, [pc, #56]	@ (8002864 <HAL_SPI_MspInit+0x88>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282e:	f003 0320 	and.w	r3, r3, #32
 8002832:	60fb      	str	r3, [r7, #12]
 8002834:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8002836:	f44f 7360 	mov.w	r3, #896	@ 0x380
 800283a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800283c:	2302      	movs	r3, #2
 800283e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002840:	2300      	movs	r3, #0
 8002842:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002844:	2300      	movs	r3, #0
 8002846:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002848:	2305      	movs	r3, #5
 800284a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800284c:	f107 0314 	add.w	r3, r7, #20
 8002850:	4619      	mov	r1, r3
 8002852:	4805      	ldr	r0, [pc, #20]	@ (8002868 <HAL_SPI_MspInit+0x8c>)
 8002854:	f000 fac0 	bl	8002dd8 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 8002858:	bf00      	nop
 800285a:	3728      	adds	r7, #40	@ 0x28
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}
 8002860:	40015000 	.word	0x40015000
 8002864:	40023800 	.word	0x40023800
 8002868:	40021400 	.word	0x40021400

0800286c <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b082      	sub	sp, #8
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a08      	ldr	r2, [pc, #32]	@ (800289c <HAL_SPI_MspDeInit+0x30>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d10a      	bne.n	8002894 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 800287e:	4b08      	ldr	r3, [pc, #32]	@ (80028a0 <HAL_SPI_MspDeInit+0x34>)
 8002880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002882:	4a07      	ldr	r2, [pc, #28]	@ (80028a0 <HAL_SPI_MspDeInit+0x34>)
 8002884:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002888:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 800288a:	f44f 7160 	mov.w	r1, #896	@ 0x380
 800288e:	4805      	ldr	r0, [pc, #20]	@ (80028a4 <HAL_SPI_MspDeInit+0x38>)
 8002890:	f000 fc4e 	bl	8003130 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8002894:	bf00      	nop
 8002896:	3708      	adds	r7, #8
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	40015000 	.word	0x40015000
 80028a0:	40023800 	.word	0x40023800
 80028a4:	40021400 	.word	0x40021400

080028a8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a0e      	ldr	r2, [pc, #56]	@ (80028f0 <HAL_TIM_Base_MspInit+0x48>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d115      	bne.n	80028e6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80028ba:	2300      	movs	r3, #0
 80028bc:	60fb      	str	r3, [r7, #12]
 80028be:	4b0d      	ldr	r3, [pc, #52]	@ (80028f4 <HAL_TIM_Base_MspInit+0x4c>)
 80028c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c2:	4a0c      	ldr	r2, [pc, #48]	@ (80028f4 <HAL_TIM_Base_MspInit+0x4c>)
 80028c4:	f043 0310 	orr.w	r3, r3, #16
 80028c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80028ca:	4b0a      	ldr	r3, [pc, #40]	@ (80028f4 <HAL_TIM_Base_MspInit+0x4c>)
 80028cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ce:	f003 0310 	and.w	r3, r3, #16
 80028d2:	60fb      	str	r3, [r7, #12]
 80028d4:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80028d6:	2200      	movs	r2, #0
 80028d8:	2100      	movs	r1, #0
 80028da:	2036      	movs	r0, #54	@ 0x36
 80028dc:	f000 fa1f 	bl	8002d1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80028e0:	2036      	movs	r0, #54	@ 0x36
 80028e2:	f000 fa38 	bl	8002d56 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM6_MspInit 1 */

  }

}
 80028e6:	bf00      	nop
 80028e8:	3710      	adds	r7, #16
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	40001000 	.word	0x40001000
 80028f4:	40023800 	.word	0x40023800

080028f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028f8:	b480      	push	{r7}
 80028fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80028fc:	bf00      	nop
 80028fe:	e7fd      	b.n	80028fc <NMI_Handler+0x4>

08002900 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002900:	b480      	push	{r7}
 8002902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002904:	bf00      	nop
 8002906:	e7fd      	b.n	8002904 <HardFault_Handler+0x4>

08002908 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800290c:	bf00      	nop
 800290e:	e7fd      	b.n	800290c <MemManage_Handler+0x4>

08002910 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002910:	b480      	push	{r7}
 8002912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002914:	bf00      	nop
 8002916:	e7fd      	b.n	8002914 <BusFault_Handler+0x4>

08002918 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800291c:	bf00      	nop
 800291e:	e7fd      	b.n	800291c <UsageFault_Handler+0x4>

08002920 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002920:	b480      	push	{r7}
 8002922:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002924:	bf00      	nop
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr

0800292e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800292e:	b480      	push	{r7}
 8002930:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002932:	bf00      	nop
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr

0800293c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002940:	bf00      	nop
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr

0800294a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800294a:	b580      	push	{r7, lr}
 800294c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800294e:	f000 f8a3 	bl	8002a98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002952:	bf00      	nop
 8002954:	bd80      	pop	{r7, pc}
	...

08002958 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800295c:	4802      	ldr	r0, [pc, #8]	@ (8002968 <TIM6_DAC_IRQHandler+0x10>)
 800295e:	f002 f9b0 	bl	8004cc2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002962:	bf00      	nop
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	200259ec 	.word	0x200259ec

0800296c <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0
}
 8002970:	bf00      	nop
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
	...

0800297c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800297c:	b480      	push	{r7}
 800297e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002980:	4b06      	ldr	r3, [pc, #24]	@ (800299c <SystemInit+0x20>)
 8002982:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002986:	4a05      	ldr	r2, [pc, #20]	@ (800299c <SystemInit+0x20>)
 8002988:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800298c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002990:	bf00      	nop
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr
 800299a:	bf00      	nop
 800299c:	e000ed00 	.word	0xe000ed00

080029a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80029a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80029d8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80029a4:	f7ff ffea 	bl	800297c <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80029a8:	480c      	ldr	r0, [pc, #48]	@ (80029dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80029aa:	490d      	ldr	r1, [pc, #52]	@ (80029e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80029ac:	4a0d      	ldr	r2, [pc, #52]	@ (80029e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80029ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029b0:	e002      	b.n	80029b8 <LoopCopyDataInit>

080029b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029b6:	3304      	adds	r3, #4

080029b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029bc:	d3f9      	bcc.n	80029b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029be:	4a0a      	ldr	r2, [pc, #40]	@ (80029e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80029c0:	4c0a      	ldr	r4, [pc, #40]	@ (80029ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80029c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029c4:	e001      	b.n	80029ca <LoopFillZerobss>

080029c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029c8:	3204      	adds	r2, #4

080029ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029cc:	d3fb      	bcc.n	80029c6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80029ce:	f002 fbdf 	bl	8005190 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029d2:	f7ff fd20 	bl	8002416 <main>
  bx  lr    
 80029d6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80029d8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80029dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029e0:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 80029e4:	08006478 	.word	0x08006478
  ldr r2, =_sbss
 80029e8:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 80029ec:	20025a94 	.word	0x20025a94

080029f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029f0:	e7fe      	b.n	80029f0 <ADC_IRQHandler>
	...

080029f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80029f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002a34 <HAL_Init+0x40>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002a34 <HAL_Init+0x40>)
 80029fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a04:	4b0b      	ldr	r3, [pc, #44]	@ (8002a34 <HAL_Init+0x40>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a0a      	ldr	r2, [pc, #40]	@ (8002a34 <HAL_Init+0x40>)
 8002a0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a10:	4b08      	ldr	r3, [pc, #32]	@ (8002a34 <HAL_Init+0x40>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a07      	ldr	r2, [pc, #28]	@ (8002a34 <HAL_Init+0x40>)
 8002a16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a1c:	2003      	movs	r0, #3
 8002a1e:	f000 f973 	bl	8002d08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a22:	2000      	movs	r0, #0
 8002a24:	f000 f808 	bl	8002a38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a28:	f7ff fd4c 	bl	80024c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a2c:	2300      	movs	r3, #0
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	40023c00 	.word	0x40023c00

08002a38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a40:	4b12      	ldr	r3, [pc, #72]	@ (8002a8c <HAL_InitTick+0x54>)
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	4b12      	ldr	r3, [pc, #72]	@ (8002a90 <HAL_InitTick+0x58>)
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	4619      	mov	r1, r3
 8002a4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a52:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a56:	4618      	mov	r0, r3
 8002a58:	f000 f999 	bl	8002d8e <HAL_SYSTICK_Config>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d001      	beq.n	8002a66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e00e      	b.n	8002a84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2b0f      	cmp	r3, #15
 8002a6a:	d80a      	bhi.n	8002a82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	6879      	ldr	r1, [r7, #4]
 8002a70:	f04f 30ff 	mov.w	r0, #4294967295
 8002a74:	f000 f953 	bl	8002d1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a78:	4a06      	ldr	r2, [pc, #24]	@ (8002a94 <HAL_InitTick+0x5c>)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	e000      	b.n	8002a84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3708      	adds	r7, #8
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	20000010 	.word	0x20000010
 8002a90:	20000018 	.word	0x20000018
 8002a94:	20000014 	.word	0x20000014

08002a98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a9c:	4b06      	ldr	r3, [pc, #24]	@ (8002ab8 <HAL_IncTick+0x20>)
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	4b06      	ldr	r3, [pc, #24]	@ (8002abc <HAL_IncTick+0x24>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4413      	add	r3, r2
 8002aa8:	4a04      	ldr	r2, [pc, #16]	@ (8002abc <HAL_IncTick+0x24>)
 8002aaa:	6013      	str	r3, [r2, #0]
}
 8002aac:	bf00      	nop
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	20000018 	.word	0x20000018
 8002abc:	20025a90 	.word	0x20025a90

08002ac0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  return uwTick;
 8002ac4:	4b03      	ldr	r3, [pc, #12]	@ (8002ad4 <HAL_GetTick+0x14>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	20025a90 	.word	0x20025a90

08002ad8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ae0:	f7ff ffee 	bl	8002ac0 <HAL_GetTick>
 8002ae4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002af0:	d005      	beq.n	8002afe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002af2:	4b0a      	ldr	r3, [pc, #40]	@ (8002b1c <HAL_Delay+0x44>)
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	461a      	mov	r2, r3
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	4413      	add	r3, r2
 8002afc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002afe:	bf00      	nop
 8002b00:	f7ff ffde 	bl	8002ac0 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	68fa      	ldr	r2, [r7, #12]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d8f7      	bhi.n	8002b00 <HAL_Delay+0x28>
  {
  }
}
 8002b10:	bf00      	nop
 8002b12:	bf00      	nop
 8002b14:	3710      	adds	r7, #16
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop
 8002b1c:	20000018 	.word	0x20000018

08002b20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b085      	sub	sp, #20
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	f003 0307 	and.w	r3, r3, #7
 8002b2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b30:	4b0c      	ldr	r3, [pc, #48]	@ (8002b64 <__NVIC_SetPriorityGrouping+0x44>)
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b36:	68ba      	ldr	r2, [r7, #8]
 8002b38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b52:	4a04      	ldr	r2, [pc, #16]	@ (8002b64 <__NVIC_SetPriorityGrouping+0x44>)
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	60d3      	str	r3, [r2, #12]
}
 8002b58:	bf00      	nop
 8002b5a:	3714      	adds	r7, #20
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr
 8002b64:	e000ed00 	.word	0xe000ed00

08002b68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b6c:	4b04      	ldr	r3, [pc, #16]	@ (8002b80 <__NVIC_GetPriorityGrouping+0x18>)
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	0a1b      	lsrs	r3, r3, #8
 8002b72:	f003 0307 	and.w	r3, r3, #7
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr
 8002b80:	e000ed00 	.word	0xe000ed00

08002b84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	db0b      	blt.n	8002bae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b96:	79fb      	ldrb	r3, [r7, #7]
 8002b98:	f003 021f 	and.w	r2, r3, #31
 8002b9c:	4907      	ldr	r1, [pc, #28]	@ (8002bbc <__NVIC_EnableIRQ+0x38>)
 8002b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ba2:	095b      	lsrs	r3, r3, #5
 8002ba4:	2001      	movs	r0, #1
 8002ba6:	fa00 f202 	lsl.w	r2, r0, r2
 8002baa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002bae:	bf00      	nop
 8002bb0:	370c      	adds	r7, #12
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr
 8002bba:	bf00      	nop
 8002bbc:	e000e100 	.word	0xe000e100

08002bc0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	db12      	blt.n	8002bf8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bd2:	79fb      	ldrb	r3, [r7, #7]
 8002bd4:	f003 021f 	and.w	r2, r3, #31
 8002bd8:	490a      	ldr	r1, [pc, #40]	@ (8002c04 <__NVIC_DisableIRQ+0x44>)
 8002bda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bde:	095b      	lsrs	r3, r3, #5
 8002be0:	2001      	movs	r0, #1
 8002be2:	fa00 f202 	lsl.w	r2, r0, r2
 8002be6:	3320      	adds	r3, #32
 8002be8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002bec:	f3bf 8f4f 	dsb	sy
}
 8002bf0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002bf2:	f3bf 8f6f 	isb	sy
}
 8002bf6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002bf8:	bf00      	nop
 8002bfa:	370c      	adds	r7, #12
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr
 8002c04:	e000e100 	.word	0xe000e100

08002c08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	4603      	mov	r3, r0
 8002c10:	6039      	str	r1, [r7, #0]
 8002c12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	db0a      	blt.n	8002c32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	b2da      	uxtb	r2, r3
 8002c20:	490c      	ldr	r1, [pc, #48]	@ (8002c54 <__NVIC_SetPriority+0x4c>)
 8002c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c26:	0112      	lsls	r2, r2, #4
 8002c28:	b2d2      	uxtb	r2, r2
 8002c2a:	440b      	add	r3, r1
 8002c2c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c30:	e00a      	b.n	8002c48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	b2da      	uxtb	r2, r3
 8002c36:	4908      	ldr	r1, [pc, #32]	@ (8002c58 <__NVIC_SetPriority+0x50>)
 8002c38:	79fb      	ldrb	r3, [r7, #7]
 8002c3a:	f003 030f 	and.w	r3, r3, #15
 8002c3e:	3b04      	subs	r3, #4
 8002c40:	0112      	lsls	r2, r2, #4
 8002c42:	b2d2      	uxtb	r2, r2
 8002c44:	440b      	add	r3, r1
 8002c46:	761a      	strb	r2, [r3, #24]
}
 8002c48:	bf00      	nop
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr
 8002c54:	e000e100 	.word	0xe000e100
 8002c58:	e000ed00 	.word	0xe000ed00

08002c5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b089      	sub	sp, #36	@ 0x24
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	60f8      	str	r0, [r7, #12]
 8002c64:	60b9      	str	r1, [r7, #8]
 8002c66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	f003 0307 	and.w	r3, r3, #7
 8002c6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	f1c3 0307 	rsb	r3, r3, #7
 8002c76:	2b04      	cmp	r3, #4
 8002c78:	bf28      	it	cs
 8002c7a:	2304      	movcs	r3, #4
 8002c7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c7e:	69fb      	ldr	r3, [r7, #28]
 8002c80:	3304      	adds	r3, #4
 8002c82:	2b06      	cmp	r3, #6
 8002c84:	d902      	bls.n	8002c8c <NVIC_EncodePriority+0x30>
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	3b03      	subs	r3, #3
 8002c8a:	e000      	b.n	8002c8e <NVIC_EncodePriority+0x32>
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c90:	f04f 32ff 	mov.w	r2, #4294967295
 8002c94:	69bb      	ldr	r3, [r7, #24]
 8002c96:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9a:	43da      	mvns	r2, r3
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	401a      	ands	r2, r3
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ca4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	fa01 f303 	lsl.w	r3, r1, r3
 8002cae:	43d9      	mvns	r1, r3
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cb4:	4313      	orrs	r3, r2
         );
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3724      	adds	r7, #36	@ 0x24
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr
	...

08002cc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	3b01      	subs	r3, #1
 8002cd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002cd4:	d301      	bcc.n	8002cda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e00f      	b.n	8002cfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cda:	4a0a      	ldr	r2, [pc, #40]	@ (8002d04 <SysTick_Config+0x40>)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	3b01      	subs	r3, #1
 8002ce0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ce2:	210f      	movs	r1, #15
 8002ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ce8:	f7ff ff8e 	bl	8002c08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cec:	4b05      	ldr	r3, [pc, #20]	@ (8002d04 <SysTick_Config+0x40>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cf2:	4b04      	ldr	r3, [pc, #16]	@ (8002d04 <SysTick_Config+0x40>)
 8002cf4:	2207      	movs	r2, #7
 8002cf6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3708      	adds	r7, #8
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	e000e010 	.word	0xe000e010

08002d08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b082      	sub	sp, #8
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	f7ff ff05 	bl	8002b20 <__NVIC_SetPriorityGrouping>
}
 8002d16:	bf00      	nop
 8002d18:	3708      	adds	r7, #8
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b086      	sub	sp, #24
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	4603      	mov	r3, r0
 8002d26:	60b9      	str	r1, [r7, #8]
 8002d28:	607a      	str	r2, [r7, #4]
 8002d2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d30:	f7ff ff1a 	bl	8002b68 <__NVIC_GetPriorityGrouping>
 8002d34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	68b9      	ldr	r1, [r7, #8]
 8002d3a:	6978      	ldr	r0, [r7, #20]
 8002d3c:	f7ff ff8e 	bl	8002c5c <NVIC_EncodePriority>
 8002d40:	4602      	mov	r2, r0
 8002d42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d46:	4611      	mov	r1, r2
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7ff ff5d 	bl	8002c08 <__NVIC_SetPriority>
}
 8002d4e:	bf00      	nop
 8002d50:	3718      	adds	r7, #24
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}

08002d56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d56:	b580      	push	{r7, lr}
 8002d58:	b082      	sub	sp, #8
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d64:	4618      	mov	r0, r3
 8002d66:	f7ff ff0d 	bl	8002b84 <__NVIC_EnableIRQ>
}
 8002d6a:	bf00      	nop
 8002d6c:	3708      	adds	r7, #8
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}

08002d72 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002d72:	b580      	push	{r7, lr}
 8002d74:	b082      	sub	sp, #8
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	4603      	mov	r3, r0
 8002d7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d80:	4618      	mov	r0, r3
 8002d82:	f7ff ff1d 	bl	8002bc0 <__NVIC_DisableIRQ>
}
 8002d86:	bf00      	nop
 8002d88:	3708      	adds	r7, #8
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}

08002d8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d8e:	b580      	push	{r7, lr}
 8002d90:	b082      	sub	sp, #8
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f7ff ff94 	bl	8002cc4 <SysTick_Config>
 8002d9c:	4603      	mov	r3, r0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3708      	adds	r7, #8
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
	...

08002da8 <HAL_EXTI_ClearPending>:
  *           @arg @ref EXTI_TRIGGER_RISING_FALLING
  *         This parameter is kept for compatibility with other series.
  * @retval None.
  */
void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 031f 	and.w	r3, r3, #31
 8002dba:	2201      	movs	r2, #1
 8002dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc0:	60fb      	str	r3, [r7, #12]

  /* Clear Pending bit */
  EXTI->PR =  maskline;
 8002dc2:	4a04      	ldr	r2, [pc, #16]	@ (8002dd4 <HAL_EXTI_ClearPending+0x2c>)
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	6153      	str	r3, [r2, #20]
}
 8002dc8:	bf00      	nop
 8002dca:	3714      	adds	r7, #20
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr
 8002dd4:	40013c00 	.word	0x40013c00

08002dd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b089      	sub	sp, #36	@ 0x24
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
 8002de0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002de2:	2300      	movs	r3, #0
 8002de4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002de6:	2300      	movs	r3, #0
 8002de8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002dea:	2300      	movs	r3, #0
 8002dec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dee:	2300      	movs	r3, #0
 8002df0:	61fb      	str	r3, [r7, #28]
 8002df2:	e177      	b.n	80030e4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002df4:	2201      	movs	r2, #1
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	697a      	ldr	r2, [r7, #20]
 8002e04:	4013      	ands	r3, r2
 8002e06:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e08:	693a      	ldr	r2, [r7, #16]
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	f040 8166 	bne.w	80030de <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	f003 0303 	and.w	r3, r3, #3
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d005      	beq.n	8002e2a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d130      	bne.n	8002e8c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e30:	69fb      	ldr	r3, [r7, #28]
 8002e32:	005b      	lsls	r3, r3, #1
 8002e34:	2203      	movs	r2, #3
 8002e36:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3a:	43db      	mvns	r3, r3
 8002e3c:	69ba      	ldr	r2, [r7, #24]
 8002e3e:	4013      	ands	r3, r2
 8002e40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	68da      	ldr	r2, [r3, #12]
 8002e46:	69fb      	ldr	r3, [r7, #28]
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4e:	69ba      	ldr	r2, [r7, #24]
 8002e50:	4313      	orrs	r3, r2
 8002e52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	69ba      	ldr	r2, [r7, #24]
 8002e58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e60:	2201      	movs	r2, #1
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	fa02 f303 	lsl.w	r3, r2, r3
 8002e68:	43db      	mvns	r3, r3
 8002e6a:	69ba      	ldr	r2, [r7, #24]
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	091b      	lsrs	r3, r3, #4
 8002e76:	f003 0201 	and.w	r2, r3, #1
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e80:	69ba      	ldr	r2, [r7, #24]
 8002e82:	4313      	orrs	r3, r2
 8002e84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	69ba      	ldr	r2, [r7, #24]
 8002e8a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	f003 0303 	and.w	r3, r3, #3
 8002e94:	2b03      	cmp	r3, #3
 8002e96:	d017      	beq.n	8002ec8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	005b      	lsls	r3, r3, #1
 8002ea2:	2203      	movs	r2, #3
 8002ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea8:	43db      	mvns	r3, r3
 8002eaa:	69ba      	ldr	r2, [r7, #24]
 8002eac:	4013      	ands	r3, r2
 8002eae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	689a      	ldr	r2, [r3, #8]
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	005b      	lsls	r3, r3, #1
 8002eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebc:	69ba      	ldr	r2, [r7, #24]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	69ba      	ldr	r2, [r7, #24]
 8002ec6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	f003 0303 	and.w	r3, r3, #3
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d123      	bne.n	8002f1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	08da      	lsrs	r2, r3, #3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	3208      	adds	r2, #8
 8002edc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ee0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	f003 0307 	and.w	r3, r3, #7
 8002ee8:	009b      	lsls	r3, r3, #2
 8002eea:	220f      	movs	r2, #15
 8002eec:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef0:	43db      	mvns	r3, r3
 8002ef2:	69ba      	ldr	r2, [r7, #24]
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	691a      	ldr	r2, [r3, #16]
 8002efc:	69fb      	ldr	r3, [r7, #28]
 8002efe:	f003 0307 	and.w	r3, r3, #7
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	fa02 f303 	lsl.w	r3, r2, r3
 8002f08:	69ba      	ldr	r2, [r7, #24]
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f0e:	69fb      	ldr	r3, [r7, #28]
 8002f10:	08da      	lsrs	r2, r3, #3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	3208      	adds	r2, #8
 8002f16:	69b9      	ldr	r1, [r7, #24]
 8002f18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	005b      	lsls	r3, r3, #1
 8002f26:	2203      	movs	r2, #3
 8002f28:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2c:	43db      	mvns	r3, r3
 8002f2e:	69ba      	ldr	r2, [r7, #24]
 8002f30:	4013      	ands	r3, r2
 8002f32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f003 0203 	and.w	r2, r3, #3
 8002f3c:	69fb      	ldr	r3, [r7, #28]
 8002f3e:	005b      	lsls	r3, r3, #1
 8002f40:	fa02 f303 	lsl.w	r3, r2, r3
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	69ba      	ldr	r2, [r7, #24]
 8002f4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	f000 80c0 	beq.w	80030de <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f5e:	2300      	movs	r3, #0
 8002f60:	60fb      	str	r3, [r7, #12]
 8002f62:	4b66      	ldr	r3, [pc, #408]	@ (80030fc <HAL_GPIO_Init+0x324>)
 8002f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f66:	4a65      	ldr	r2, [pc, #404]	@ (80030fc <HAL_GPIO_Init+0x324>)
 8002f68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f6e:	4b63      	ldr	r3, [pc, #396]	@ (80030fc <HAL_GPIO_Init+0x324>)
 8002f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f76:	60fb      	str	r3, [r7, #12]
 8002f78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f7a:	4a61      	ldr	r2, [pc, #388]	@ (8003100 <HAL_GPIO_Init+0x328>)
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	089b      	lsrs	r3, r3, #2
 8002f80:	3302      	adds	r3, #2
 8002f82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	f003 0303 	and.w	r3, r3, #3
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	220f      	movs	r2, #15
 8002f92:	fa02 f303 	lsl.w	r3, r2, r3
 8002f96:	43db      	mvns	r3, r3
 8002f98:	69ba      	ldr	r2, [r7, #24]
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a58      	ldr	r2, [pc, #352]	@ (8003104 <HAL_GPIO_Init+0x32c>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d037      	beq.n	8003016 <HAL_GPIO_Init+0x23e>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a57      	ldr	r2, [pc, #348]	@ (8003108 <HAL_GPIO_Init+0x330>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d031      	beq.n	8003012 <HAL_GPIO_Init+0x23a>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a56      	ldr	r2, [pc, #344]	@ (800310c <HAL_GPIO_Init+0x334>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d02b      	beq.n	800300e <HAL_GPIO_Init+0x236>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a55      	ldr	r2, [pc, #340]	@ (8003110 <HAL_GPIO_Init+0x338>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d025      	beq.n	800300a <HAL_GPIO_Init+0x232>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a54      	ldr	r2, [pc, #336]	@ (8003114 <HAL_GPIO_Init+0x33c>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d01f      	beq.n	8003006 <HAL_GPIO_Init+0x22e>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a53      	ldr	r2, [pc, #332]	@ (8003118 <HAL_GPIO_Init+0x340>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d019      	beq.n	8003002 <HAL_GPIO_Init+0x22a>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a52      	ldr	r2, [pc, #328]	@ (800311c <HAL_GPIO_Init+0x344>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d013      	beq.n	8002ffe <HAL_GPIO_Init+0x226>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	4a51      	ldr	r2, [pc, #324]	@ (8003120 <HAL_GPIO_Init+0x348>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d00d      	beq.n	8002ffa <HAL_GPIO_Init+0x222>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a50      	ldr	r2, [pc, #320]	@ (8003124 <HAL_GPIO_Init+0x34c>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d007      	beq.n	8002ff6 <HAL_GPIO_Init+0x21e>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	4a4f      	ldr	r2, [pc, #316]	@ (8003128 <HAL_GPIO_Init+0x350>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d101      	bne.n	8002ff2 <HAL_GPIO_Init+0x21a>
 8002fee:	2309      	movs	r3, #9
 8002ff0:	e012      	b.n	8003018 <HAL_GPIO_Init+0x240>
 8002ff2:	230a      	movs	r3, #10
 8002ff4:	e010      	b.n	8003018 <HAL_GPIO_Init+0x240>
 8002ff6:	2308      	movs	r3, #8
 8002ff8:	e00e      	b.n	8003018 <HAL_GPIO_Init+0x240>
 8002ffa:	2307      	movs	r3, #7
 8002ffc:	e00c      	b.n	8003018 <HAL_GPIO_Init+0x240>
 8002ffe:	2306      	movs	r3, #6
 8003000:	e00a      	b.n	8003018 <HAL_GPIO_Init+0x240>
 8003002:	2305      	movs	r3, #5
 8003004:	e008      	b.n	8003018 <HAL_GPIO_Init+0x240>
 8003006:	2304      	movs	r3, #4
 8003008:	e006      	b.n	8003018 <HAL_GPIO_Init+0x240>
 800300a:	2303      	movs	r3, #3
 800300c:	e004      	b.n	8003018 <HAL_GPIO_Init+0x240>
 800300e:	2302      	movs	r3, #2
 8003010:	e002      	b.n	8003018 <HAL_GPIO_Init+0x240>
 8003012:	2301      	movs	r3, #1
 8003014:	e000      	b.n	8003018 <HAL_GPIO_Init+0x240>
 8003016:	2300      	movs	r3, #0
 8003018:	69fa      	ldr	r2, [r7, #28]
 800301a:	f002 0203 	and.w	r2, r2, #3
 800301e:	0092      	lsls	r2, r2, #2
 8003020:	4093      	lsls	r3, r2
 8003022:	69ba      	ldr	r2, [r7, #24]
 8003024:	4313      	orrs	r3, r2
 8003026:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003028:	4935      	ldr	r1, [pc, #212]	@ (8003100 <HAL_GPIO_Init+0x328>)
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	089b      	lsrs	r3, r3, #2
 800302e:	3302      	adds	r3, #2
 8003030:	69ba      	ldr	r2, [r7, #24]
 8003032:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003036:	4b3d      	ldr	r3, [pc, #244]	@ (800312c <HAL_GPIO_Init+0x354>)
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	43db      	mvns	r3, r3
 8003040:	69ba      	ldr	r2, [r7, #24]
 8003042:	4013      	ands	r3, r2
 8003044:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d003      	beq.n	800305a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003052:	69ba      	ldr	r2, [r7, #24]
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	4313      	orrs	r3, r2
 8003058:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800305a:	4a34      	ldr	r2, [pc, #208]	@ (800312c <HAL_GPIO_Init+0x354>)
 800305c:	69bb      	ldr	r3, [r7, #24]
 800305e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003060:	4b32      	ldr	r3, [pc, #200]	@ (800312c <HAL_GPIO_Init+0x354>)
 8003062:	68db      	ldr	r3, [r3, #12]
 8003064:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	43db      	mvns	r3, r3
 800306a:	69ba      	ldr	r2, [r7, #24]
 800306c:	4013      	ands	r3, r2
 800306e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003078:	2b00      	cmp	r3, #0
 800307a:	d003      	beq.n	8003084 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800307c:	69ba      	ldr	r2, [r7, #24]
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	4313      	orrs	r3, r2
 8003082:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003084:	4a29      	ldr	r2, [pc, #164]	@ (800312c <HAL_GPIO_Init+0x354>)
 8003086:	69bb      	ldr	r3, [r7, #24]
 8003088:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800308a:	4b28      	ldr	r3, [pc, #160]	@ (800312c <HAL_GPIO_Init+0x354>)
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	43db      	mvns	r3, r3
 8003094:	69ba      	ldr	r2, [r7, #24]
 8003096:	4013      	ands	r3, r2
 8003098:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d003      	beq.n	80030ae <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80030a6:	69ba      	ldr	r2, [r7, #24]
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	4313      	orrs	r3, r2
 80030ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80030ae:	4a1f      	ldr	r2, [pc, #124]	@ (800312c <HAL_GPIO_Init+0x354>)
 80030b0:	69bb      	ldr	r3, [r7, #24]
 80030b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030b4:	4b1d      	ldr	r3, [pc, #116]	@ (800312c <HAL_GPIO_Init+0x354>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	43db      	mvns	r3, r3
 80030be:	69ba      	ldr	r2, [r7, #24]
 80030c0:	4013      	ands	r3, r2
 80030c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d003      	beq.n	80030d8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80030d0:	69ba      	ldr	r2, [r7, #24]
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80030d8:	4a14      	ldr	r2, [pc, #80]	@ (800312c <HAL_GPIO_Init+0x354>)
 80030da:	69bb      	ldr	r3, [r7, #24]
 80030dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	3301      	adds	r3, #1
 80030e2:	61fb      	str	r3, [r7, #28]
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	2b0f      	cmp	r3, #15
 80030e8:	f67f ae84 	bls.w	8002df4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80030ec:	bf00      	nop
 80030ee:	bf00      	nop
 80030f0:	3724      	adds	r7, #36	@ 0x24
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	40023800 	.word	0x40023800
 8003100:	40013800 	.word	0x40013800
 8003104:	40020000 	.word	0x40020000
 8003108:	40020400 	.word	0x40020400
 800310c:	40020800 	.word	0x40020800
 8003110:	40020c00 	.word	0x40020c00
 8003114:	40021000 	.word	0x40021000
 8003118:	40021400 	.word	0x40021400
 800311c:	40021800 	.word	0x40021800
 8003120:	40021c00 	.word	0x40021c00
 8003124:	40022000 	.word	0x40022000
 8003128:	40022400 	.word	0x40022400
 800312c:	40013c00 	.word	0x40013c00

08003130 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003130:	b480      	push	{r7}
 8003132:	b087      	sub	sp, #28
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
 8003138:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800313a:	2300      	movs	r3, #0
 800313c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800313e:	2300      	movs	r3, #0
 8003140:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003142:	2300      	movs	r3, #0
 8003144:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003146:	2300      	movs	r3, #0
 8003148:	617b      	str	r3, [r7, #20]
 800314a:	e0d9      	b.n	8003300 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800314c:	2201      	movs	r2, #1
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	fa02 f303 	lsl.w	r3, r2, r3
 8003154:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003156:	683a      	ldr	r2, [r7, #0]
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	4013      	ands	r3, r2
 800315c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800315e:	68fa      	ldr	r2, [r7, #12]
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	429a      	cmp	r2, r3
 8003164:	f040 80c9 	bne.w	80032fa <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003168:	4a6b      	ldr	r2, [pc, #428]	@ (8003318 <HAL_GPIO_DeInit+0x1e8>)
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	089b      	lsrs	r3, r3, #2
 800316e:	3302      	adds	r3, #2
 8003170:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003174:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	f003 0303 	and.w	r3, r3, #3
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	220f      	movs	r2, #15
 8003180:	fa02 f303 	lsl.w	r3, r2, r3
 8003184:	68ba      	ldr	r2, [r7, #8]
 8003186:	4013      	ands	r3, r2
 8003188:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	4a63      	ldr	r2, [pc, #396]	@ (800331c <HAL_GPIO_DeInit+0x1ec>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d037      	beq.n	8003202 <HAL_GPIO_DeInit+0xd2>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4a62      	ldr	r2, [pc, #392]	@ (8003320 <HAL_GPIO_DeInit+0x1f0>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d031      	beq.n	80031fe <HAL_GPIO_DeInit+0xce>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	4a61      	ldr	r2, [pc, #388]	@ (8003324 <HAL_GPIO_DeInit+0x1f4>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d02b      	beq.n	80031fa <HAL_GPIO_DeInit+0xca>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a60      	ldr	r2, [pc, #384]	@ (8003328 <HAL_GPIO_DeInit+0x1f8>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d025      	beq.n	80031f6 <HAL_GPIO_DeInit+0xc6>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4a5f      	ldr	r2, [pc, #380]	@ (800332c <HAL_GPIO_DeInit+0x1fc>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d01f      	beq.n	80031f2 <HAL_GPIO_DeInit+0xc2>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4a5e      	ldr	r2, [pc, #376]	@ (8003330 <HAL_GPIO_DeInit+0x200>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d019      	beq.n	80031ee <HAL_GPIO_DeInit+0xbe>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4a5d      	ldr	r2, [pc, #372]	@ (8003334 <HAL_GPIO_DeInit+0x204>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d013      	beq.n	80031ea <HAL_GPIO_DeInit+0xba>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4a5c      	ldr	r2, [pc, #368]	@ (8003338 <HAL_GPIO_DeInit+0x208>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d00d      	beq.n	80031e6 <HAL_GPIO_DeInit+0xb6>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4a5b      	ldr	r2, [pc, #364]	@ (800333c <HAL_GPIO_DeInit+0x20c>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d007      	beq.n	80031e2 <HAL_GPIO_DeInit+0xb2>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	4a5a      	ldr	r2, [pc, #360]	@ (8003340 <HAL_GPIO_DeInit+0x210>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d101      	bne.n	80031de <HAL_GPIO_DeInit+0xae>
 80031da:	2309      	movs	r3, #9
 80031dc:	e012      	b.n	8003204 <HAL_GPIO_DeInit+0xd4>
 80031de:	230a      	movs	r3, #10
 80031e0:	e010      	b.n	8003204 <HAL_GPIO_DeInit+0xd4>
 80031e2:	2308      	movs	r3, #8
 80031e4:	e00e      	b.n	8003204 <HAL_GPIO_DeInit+0xd4>
 80031e6:	2307      	movs	r3, #7
 80031e8:	e00c      	b.n	8003204 <HAL_GPIO_DeInit+0xd4>
 80031ea:	2306      	movs	r3, #6
 80031ec:	e00a      	b.n	8003204 <HAL_GPIO_DeInit+0xd4>
 80031ee:	2305      	movs	r3, #5
 80031f0:	e008      	b.n	8003204 <HAL_GPIO_DeInit+0xd4>
 80031f2:	2304      	movs	r3, #4
 80031f4:	e006      	b.n	8003204 <HAL_GPIO_DeInit+0xd4>
 80031f6:	2303      	movs	r3, #3
 80031f8:	e004      	b.n	8003204 <HAL_GPIO_DeInit+0xd4>
 80031fa:	2302      	movs	r3, #2
 80031fc:	e002      	b.n	8003204 <HAL_GPIO_DeInit+0xd4>
 80031fe:	2301      	movs	r3, #1
 8003200:	e000      	b.n	8003204 <HAL_GPIO_DeInit+0xd4>
 8003202:	2300      	movs	r3, #0
 8003204:	697a      	ldr	r2, [r7, #20]
 8003206:	f002 0203 	and.w	r2, r2, #3
 800320a:	0092      	lsls	r2, r2, #2
 800320c:	4093      	lsls	r3, r2
 800320e:	68ba      	ldr	r2, [r7, #8]
 8003210:	429a      	cmp	r2, r3
 8003212:	d132      	bne.n	800327a <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003214:	4b4b      	ldr	r3, [pc, #300]	@ (8003344 <HAL_GPIO_DeInit+0x214>)
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	43db      	mvns	r3, r3
 800321c:	4949      	ldr	r1, [pc, #292]	@ (8003344 <HAL_GPIO_DeInit+0x214>)
 800321e:	4013      	ands	r3, r2
 8003220:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003222:	4b48      	ldr	r3, [pc, #288]	@ (8003344 <HAL_GPIO_DeInit+0x214>)
 8003224:	685a      	ldr	r2, [r3, #4]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	43db      	mvns	r3, r3
 800322a:	4946      	ldr	r1, [pc, #280]	@ (8003344 <HAL_GPIO_DeInit+0x214>)
 800322c:	4013      	ands	r3, r2
 800322e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003230:	4b44      	ldr	r3, [pc, #272]	@ (8003344 <HAL_GPIO_DeInit+0x214>)
 8003232:	68da      	ldr	r2, [r3, #12]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	43db      	mvns	r3, r3
 8003238:	4942      	ldr	r1, [pc, #264]	@ (8003344 <HAL_GPIO_DeInit+0x214>)
 800323a:	4013      	ands	r3, r2
 800323c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800323e:	4b41      	ldr	r3, [pc, #260]	@ (8003344 <HAL_GPIO_DeInit+0x214>)
 8003240:	689a      	ldr	r2, [r3, #8]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	43db      	mvns	r3, r3
 8003246:	493f      	ldr	r1, [pc, #252]	@ (8003344 <HAL_GPIO_DeInit+0x214>)
 8003248:	4013      	ands	r3, r2
 800324a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	f003 0303 	and.w	r3, r3, #3
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	220f      	movs	r2, #15
 8003256:	fa02 f303 	lsl.w	r3, r2, r3
 800325a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800325c:	4a2e      	ldr	r2, [pc, #184]	@ (8003318 <HAL_GPIO_DeInit+0x1e8>)
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	089b      	lsrs	r3, r3, #2
 8003262:	3302      	adds	r3, #2
 8003264:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	43da      	mvns	r2, r3
 800326c:	482a      	ldr	r0, [pc, #168]	@ (8003318 <HAL_GPIO_DeInit+0x1e8>)
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	089b      	lsrs	r3, r3, #2
 8003272:	400a      	ands	r2, r1
 8003274:	3302      	adds	r3, #2
 8003276:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	005b      	lsls	r3, r3, #1
 8003282:	2103      	movs	r1, #3
 8003284:	fa01 f303 	lsl.w	r3, r1, r3
 8003288:	43db      	mvns	r3, r3
 800328a:	401a      	ands	r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	08da      	lsrs	r2, r3, #3
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	3208      	adds	r2, #8
 8003298:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	f003 0307 	and.w	r3, r3, #7
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	220f      	movs	r2, #15
 80032a6:	fa02 f303 	lsl.w	r3, r2, r3
 80032aa:	43db      	mvns	r3, r3
 80032ac:	697a      	ldr	r2, [r7, #20]
 80032ae:	08d2      	lsrs	r2, r2, #3
 80032b0:	4019      	ands	r1, r3
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	3208      	adds	r2, #8
 80032b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	68da      	ldr	r2, [r3, #12]
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	005b      	lsls	r3, r3, #1
 80032c2:	2103      	movs	r1, #3
 80032c4:	fa01 f303 	lsl.w	r3, r1, r3
 80032c8:	43db      	mvns	r3, r3
 80032ca:	401a      	ands	r2, r3
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	685a      	ldr	r2, [r3, #4]
 80032d4:	2101      	movs	r1, #1
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	fa01 f303 	lsl.w	r3, r1, r3
 80032dc:	43db      	mvns	r3, r3
 80032de:	401a      	ands	r2, r3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	689a      	ldr	r2, [r3, #8]
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	005b      	lsls	r3, r3, #1
 80032ec:	2103      	movs	r1, #3
 80032ee:	fa01 f303 	lsl.w	r3, r1, r3
 80032f2:	43db      	mvns	r3, r3
 80032f4:	401a      	ands	r2, r3
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	3301      	adds	r3, #1
 80032fe:	617b      	str	r3, [r7, #20]
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	2b0f      	cmp	r3, #15
 8003304:	f67f af22 	bls.w	800314c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003308:	bf00      	nop
 800330a:	bf00      	nop
 800330c:	371c      	adds	r7, #28
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
 8003316:	bf00      	nop
 8003318:	40013800 	.word	0x40013800
 800331c:	40020000 	.word	0x40020000
 8003320:	40020400 	.word	0x40020400
 8003324:	40020800 	.word	0x40020800
 8003328:	40020c00 	.word	0x40020c00
 800332c:	40021000 	.word	0x40021000
 8003330:	40021400 	.word	0x40021400
 8003334:	40021800 	.word	0x40021800
 8003338:	40021c00 	.word	0x40021c00
 800333c:	40022000 	.word	0x40022000
 8003340:	40022400 	.word	0x40022400
 8003344:	40013c00 	.word	0x40013c00

08003348 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	460b      	mov	r3, r1
 8003352:	807b      	strh	r3, [r7, #2]
 8003354:	4613      	mov	r3, r2
 8003356:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003358:	787b      	ldrb	r3, [r7, #1]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d003      	beq.n	8003366 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800335e:	887a      	ldrh	r2, [r7, #2]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003364:	e003      	b.n	800336e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003366:	887b      	ldrh	r3, [r7, #2]
 8003368:	041a      	lsls	r2, r3, #16
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	619a      	str	r2, [r3, #24]
}
 800336e:	bf00      	nop
 8003370:	370c      	adds	r7, #12
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr
	...

0800337c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b084      	sub	sp, #16
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d101      	bne.n	800338e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e0bf      	b.n	800350e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8003394:	b2db      	uxtb	r3, r3
 8003396:	2b00      	cmp	r3, #0
 8003398:	d106      	bne.n	80033a8 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f7ff f8b6 	bl	8002514 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2202      	movs	r2, #2
 80033ac:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	699a      	ldr	r2, [r3, #24]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 80033be:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	6999      	ldr	r1, [r3, #24]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	685a      	ldr	r2, [r3, #4]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80033d4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	691b      	ldr	r3, [r3, #16]
 80033da:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	430a      	orrs	r2, r1
 80033e2:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	6899      	ldr	r1, [r3, #8]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	4b4a      	ldr	r3, [pc, #296]	@ (8003518 <HAL_LTDC_Init+0x19c>)
 80033f0:	400b      	ands	r3, r1
 80033f2:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	695b      	ldr	r3, [r3, #20]
 80033f8:	041b      	lsls	r3, r3, #16
 80033fa:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	6899      	ldr	r1, [r3, #8]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	699a      	ldr	r2, [r3, #24]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	431a      	orrs	r2, r3
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	430a      	orrs	r2, r1
 8003410:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	68d9      	ldr	r1, [r3, #12]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	4b3e      	ldr	r3, [pc, #248]	@ (8003518 <HAL_LTDC_Init+0x19c>)
 800341e:	400b      	ands	r3, r1
 8003420:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	69db      	ldr	r3, [r3, #28]
 8003426:	041b      	lsls	r3, r3, #16
 8003428:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	68d9      	ldr	r1, [r3, #12]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6a1a      	ldr	r2, [r3, #32]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	431a      	orrs	r2, r3
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	430a      	orrs	r2, r1
 800343e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	6919      	ldr	r1, [r3, #16]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	4b33      	ldr	r3, [pc, #204]	@ (8003518 <HAL_LTDC_Init+0x19c>)
 800344c:	400b      	ands	r3, r1
 800344e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003454:	041b      	lsls	r3, r3, #16
 8003456:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	6919      	ldr	r1, [r3, #16]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	431a      	orrs	r2, r3
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	430a      	orrs	r2, r1
 800346c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	6959      	ldr	r1, [r3, #20]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	4b27      	ldr	r3, [pc, #156]	@ (8003518 <HAL_LTDC_Init+0x19c>)
 800347a:	400b      	ands	r3, r1
 800347c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003482:	041b      	lsls	r3, r3, #16
 8003484:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	6959      	ldr	r1, [r3, #20]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	431a      	orrs	r2, r3
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	430a      	orrs	r2, r1
 800349a:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80034a2:	021b      	lsls	r3, r3, #8
 80034a4:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80034ac:	041b      	lsls	r3, r3, #16
 80034ae:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 80034be:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80034c6:	68ba      	ldr	r2, [r7, #8]
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	687a      	ldr	r2, [r7, #4]
 80034ce:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 80034d2:	431a      	orrs	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	430a      	orrs	r2, r1
 80034da:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f042 0206 	orr.w	r2, r2, #6
 80034ea:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	699a      	ldr	r2, [r3, #24]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f042 0201 	orr.w	r2, r2, #1
 80034fa:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2200      	movs	r2, #0
 8003500:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2201      	movs	r2, #1
 8003508:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800350c:	2300      	movs	r3, #0
}
 800350e:	4618      	mov	r0, r3
 8003510:	3710      	adds	r7, #16
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	f000f800 	.word	0xf000f800

0800351c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800351c:	b5b0      	push	{r4, r5, r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
 8003522:	60f8      	str	r0, [r7, #12]
 8003524:	60b9      	str	r1, [r7, #8]
 8003526:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800352e:	2b01      	cmp	r3, #1
 8003530:	d101      	bne.n	8003536 <HAL_LTDC_ConfigLayer+0x1a>
 8003532:	2302      	movs	r3, #2
 8003534:	e02c      	b.n	8003590 <HAL_LTDC_ConfigLayer+0x74>
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2201      	movs	r2, #1
 800353a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2202      	movs	r2, #2
 8003542:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8003546:	68fa      	ldr	r2, [r7, #12]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2134      	movs	r1, #52	@ 0x34
 800354c:	fb01 f303 	mul.w	r3, r1, r3
 8003550:	4413      	add	r3, r2
 8003552:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	4614      	mov	r4, r2
 800355a:	461d      	mov	r5, r3
 800355c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800355e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003560:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003562:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003564:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003566:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003568:	682b      	ldr	r3, [r5, #0]
 800356a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800356c:	687a      	ldr	r2, [r7, #4]
 800356e:	68b9      	ldr	r1, [r7, #8]
 8003570:	68f8      	ldr	r0, [r7, #12]
 8003572:	f000 f811 	bl	8003598 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	2201      	movs	r2, #1
 800357c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2201      	movs	r2, #1
 8003582:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2200      	movs	r2, #0
 800358a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800358e:	2300      	movs	r3, #0
}
 8003590:	4618      	mov	r0, r3
 8003592:	3710      	adds	r7, #16
 8003594:	46bd      	mov	sp, r7
 8003596:	bdb0      	pop	{r4, r5, r7, pc}

08003598 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003598:	b480      	push	{r7}
 800359a:	b089      	sub	sp, #36	@ 0x24
 800359c:	af00      	add	r7, sp, #0
 800359e:	60f8      	str	r0, [r7, #12]
 80035a0:	60b9      	str	r1, [r7, #8]
 80035a2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	685a      	ldr	r2, [r3, #4]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	68db      	ldr	r3, [r3, #12]
 80035ae:	0c1b      	lsrs	r3, r3, #16
 80035b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035b4:	4413      	add	r3, r2
 80035b6:	041b      	lsls	r3, r3, #16
 80035b8:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	461a      	mov	r2, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	01db      	lsls	r3, r3, #7
 80035c4:	4413      	add	r3, r2
 80035c6:	3384      	adds	r3, #132	@ 0x84
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	68fa      	ldr	r2, [r7, #12]
 80035cc:	6812      	ldr	r2, [r2, #0]
 80035ce:	4611      	mov	r1, r2
 80035d0:	687a      	ldr	r2, [r7, #4]
 80035d2:	01d2      	lsls	r2, r2, #7
 80035d4:	440a      	add	r2, r1
 80035d6:	3284      	adds	r2, #132	@ 0x84
 80035d8:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80035dc:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	0c1b      	lsrs	r3, r3, #16
 80035ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80035ee:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80035f0:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4619      	mov	r1, r3
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	01db      	lsls	r3, r3, #7
 80035fc:	440b      	add	r3, r1
 80035fe:	3384      	adds	r3, #132	@ 0x84
 8003600:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003602:	69fb      	ldr	r3, [r7, #28]
 8003604:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003606:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	68da      	ldr	r2, [r3, #12]
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	68db      	ldr	r3, [r3, #12]
 8003612:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003616:	4413      	add	r3, r2
 8003618:	041b      	lsls	r3, r3, #16
 800361a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	461a      	mov	r2, r3
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	01db      	lsls	r3, r3, #7
 8003626:	4413      	add	r3, r2
 8003628:	3384      	adds	r3, #132	@ 0x84
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	68fa      	ldr	r2, [r7, #12]
 800362e:	6812      	ldr	r2, [r2, #0]
 8003630:	4611      	mov	r1, r2
 8003632:	687a      	ldr	r2, [r7, #4]
 8003634:	01d2      	lsls	r2, r2, #7
 8003636:	440a      	add	r2, r1
 8003638:	3284      	adds	r2, #132	@ 0x84
 800363a:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800363e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	689a      	ldr	r2, [r3, #8]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	68db      	ldr	r3, [r3, #12]
 800364a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800364e:	4413      	add	r3, r2
 8003650:	1c5a      	adds	r2, r3, #1
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4619      	mov	r1, r3
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	01db      	lsls	r3, r3, #7
 800365c:	440b      	add	r3, r1
 800365e:	3384      	adds	r3, #132	@ 0x84
 8003660:	4619      	mov	r1, r3
 8003662:	69fb      	ldr	r3, [r7, #28]
 8003664:	4313      	orrs	r3, r2
 8003666:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	461a      	mov	r2, r3
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	01db      	lsls	r3, r3, #7
 8003672:	4413      	add	r3, r2
 8003674:	3384      	adds	r3, #132	@ 0x84
 8003676:	691b      	ldr	r3, [r3, #16]
 8003678:	68fa      	ldr	r2, [r7, #12]
 800367a:	6812      	ldr	r2, [r2, #0]
 800367c:	4611      	mov	r1, r2
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	01d2      	lsls	r2, r2, #7
 8003682:	440a      	add	r2, r1
 8003684:	3284      	adds	r2, #132	@ 0x84
 8003686:	f023 0307 	bic.w	r3, r3, #7
 800368a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	461a      	mov	r2, r3
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	01db      	lsls	r3, r3, #7
 8003696:	4413      	add	r3, r2
 8003698:	3384      	adds	r3, #132	@ 0x84
 800369a:	461a      	mov	r2, r3
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	691b      	ldr	r3, [r3, #16]
 80036a0:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80036a8:	021b      	lsls	r3, r3, #8
 80036aa:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80036b2:	041b      	lsls	r3, r3, #16
 80036b4:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	699b      	ldr	r3, [r3, #24]
 80036ba:	061b      	lsls	r3, r3, #24
 80036bc:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	461a      	mov	r2, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	01db      	lsls	r3, r3, #7
 80036c8:	4413      	add	r3, r2
 80036ca:	3384      	adds	r3, #132	@ 0x84
 80036cc:	699b      	ldr	r3, [r3, #24]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	461a      	mov	r2, r3
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	01db      	lsls	r3, r3, #7
 80036d8:	4413      	add	r3, r2
 80036da:	3384      	adds	r3, #132	@ 0x84
 80036dc:	461a      	mov	r2, r3
 80036de:	2300      	movs	r3, #0
 80036e0:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80036e8:	461a      	mov	r2, r3
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	431a      	orrs	r2, r3
 80036ee:	69bb      	ldr	r3, [r7, #24]
 80036f0:	431a      	orrs	r2, r3
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4619      	mov	r1, r3
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	01db      	lsls	r3, r3, #7
 80036fc:	440b      	add	r3, r1
 80036fe:	3384      	adds	r3, #132	@ 0x84
 8003700:	4619      	mov	r1, r3
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	4313      	orrs	r3, r2
 8003706:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	461a      	mov	r2, r3
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	01db      	lsls	r3, r3, #7
 8003712:	4413      	add	r3, r2
 8003714:	3384      	adds	r3, #132	@ 0x84
 8003716:	695b      	ldr	r3, [r3, #20]
 8003718:	68fa      	ldr	r2, [r7, #12]
 800371a:	6812      	ldr	r2, [r2, #0]
 800371c:	4611      	mov	r1, r2
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	01d2      	lsls	r2, r2, #7
 8003722:	440a      	add	r2, r1
 8003724:	3284      	adds	r2, #132	@ 0x84
 8003726:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800372a:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	461a      	mov	r2, r3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	01db      	lsls	r3, r3, #7
 8003736:	4413      	add	r3, r2
 8003738:	3384      	adds	r3, #132	@ 0x84
 800373a:	461a      	mov	r2, r3
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	695b      	ldr	r3, [r3, #20]
 8003740:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	461a      	mov	r2, r3
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	01db      	lsls	r3, r3, #7
 800374c:	4413      	add	r3, r2
 800374e:	3384      	adds	r3, #132	@ 0x84
 8003750:	69db      	ldr	r3, [r3, #28]
 8003752:	68fa      	ldr	r2, [r7, #12]
 8003754:	6812      	ldr	r2, [r2, #0]
 8003756:	4611      	mov	r1, r2
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	01d2      	lsls	r2, r2, #7
 800375c:	440a      	add	r2, r1
 800375e:	3284      	adds	r2, #132	@ 0x84
 8003760:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003764:	f023 0307 	bic.w	r3, r3, #7
 8003768:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	69da      	ldr	r2, [r3, #28]
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	6a1b      	ldr	r3, [r3, #32]
 8003772:	68f9      	ldr	r1, [r7, #12]
 8003774:	6809      	ldr	r1, [r1, #0]
 8003776:	4608      	mov	r0, r1
 8003778:	6879      	ldr	r1, [r7, #4]
 800377a:	01c9      	lsls	r1, r1, #7
 800377c:	4401      	add	r1, r0
 800377e:	3184      	adds	r1, #132	@ 0x84
 8003780:	4313      	orrs	r3, r2
 8003782:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	461a      	mov	r2, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	01db      	lsls	r3, r3, #7
 800378e:	4413      	add	r3, r2
 8003790:	3384      	adds	r3, #132	@ 0x84
 8003792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	461a      	mov	r2, r3
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	01db      	lsls	r3, r3, #7
 800379e:	4413      	add	r3, r2
 80037a0:	3384      	adds	r3, #132	@ 0x84
 80037a2:	461a      	mov	r2, r3
 80037a4:	2300      	movs	r3, #0
 80037a6:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	461a      	mov	r2, r3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	01db      	lsls	r3, r3, #7
 80037b2:	4413      	add	r3, r2
 80037b4:	3384      	adds	r3, #132	@ 0x84
 80037b6:	461a      	mov	r2, r3
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037bc:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	691b      	ldr	r3, [r3, #16]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d102      	bne.n	80037cc <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 80037c6:	2304      	movs	r3, #4
 80037c8:	61fb      	str	r3, [r7, #28]
 80037ca:	e01b      	b.n	8003804 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	691b      	ldr	r3, [r3, #16]
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d102      	bne.n	80037da <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 80037d4:	2303      	movs	r3, #3
 80037d6:	61fb      	str	r3, [r7, #28]
 80037d8:	e014      	b.n	8003804 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	691b      	ldr	r3, [r3, #16]
 80037de:	2b04      	cmp	r3, #4
 80037e0:	d00b      	beq.n	80037fa <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d007      	beq.n	80037fa <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80037ee:	2b03      	cmp	r3, #3
 80037f0:	d003      	beq.n	80037fa <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80037f6:	2b07      	cmp	r3, #7
 80037f8:	d102      	bne.n	8003800 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 80037fa:	2302      	movs	r3, #2
 80037fc:	61fb      	str	r3, [r7, #28]
 80037fe:	e001      	b.n	8003804 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8003800:	2301      	movs	r3, #1
 8003802:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	461a      	mov	r2, r3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	01db      	lsls	r3, r3, #7
 800380e:	4413      	add	r3, r2
 8003810:	3384      	adds	r3, #132	@ 0x84
 8003812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003814:	68fa      	ldr	r2, [r7, #12]
 8003816:	6812      	ldr	r2, [r2, #0]
 8003818:	4611      	mov	r1, r2
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	01d2      	lsls	r2, r2, #7
 800381e:	440a      	add	r2, r1
 8003820:	3284      	adds	r2, #132	@ 0x84
 8003822:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8003826:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800382c:	69fa      	ldr	r2, [r7, #28]
 800382e:	fb02 f303 	mul.w	r3, r2, r3
 8003832:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	6859      	ldr	r1, [r3, #4]
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	1acb      	subs	r3, r1, r3
 800383e:	69f9      	ldr	r1, [r7, #28]
 8003840:	fb01 f303 	mul.w	r3, r1, r3
 8003844:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8003846:	68f9      	ldr	r1, [r7, #12]
 8003848:	6809      	ldr	r1, [r1, #0]
 800384a:	4608      	mov	r0, r1
 800384c:	6879      	ldr	r1, [r7, #4]
 800384e:	01c9      	lsls	r1, r1, #7
 8003850:	4401      	add	r1, r0
 8003852:	3184      	adds	r1, #132	@ 0x84
 8003854:	4313      	orrs	r3, r2
 8003856:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	461a      	mov	r2, r3
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	01db      	lsls	r3, r3, #7
 8003862:	4413      	add	r3, r2
 8003864:	3384      	adds	r3, #132	@ 0x84
 8003866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003868:	68fa      	ldr	r2, [r7, #12]
 800386a:	6812      	ldr	r2, [r2, #0]
 800386c:	4611      	mov	r1, r2
 800386e:	687a      	ldr	r2, [r7, #4]
 8003870:	01d2      	lsls	r2, r2, #7
 8003872:	440a      	add	r2, r1
 8003874:	3284      	adds	r2, #132	@ 0x84
 8003876:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800387a:	f023 0307 	bic.w	r3, r3, #7
 800387e:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	461a      	mov	r2, r3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	01db      	lsls	r3, r3, #7
 800388a:	4413      	add	r3, r2
 800388c:	3384      	adds	r3, #132	@ 0x84
 800388e:	461a      	mov	r2, r3
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003894:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	461a      	mov	r2, r3
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	01db      	lsls	r3, r3, #7
 80038a0:	4413      	add	r3, r2
 80038a2:	3384      	adds	r3, #132	@ 0x84
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	68fa      	ldr	r2, [r7, #12]
 80038a8:	6812      	ldr	r2, [r2, #0]
 80038aa:	4611      	mov	r1, r2
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	01d2      	lsls	r2, r2, #7
 80038b0:	440a      	add	r2, r1
 80038b2:	3284      	adds	r2, #132	@ 0x84
 80038b4:	f043 0301 	orr.w	r3, r3, #1
 80038b8:	6013      	str	r3, [r2, #0]
}
 80038ba:	bf00      	nop
 80038bc:	3724      	adds	r7, #36	@ 0x24
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr
	...

080038c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b086      	sub	sp, #24
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d101      	bne.n	80038da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e267      	b.n	8003daa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f003 0301 	and.w	r3, r3, #1
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d075      	beq.n	80039d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80038e6:	4b88      	ldr	r3, [pc, #544]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	f003 030c 	and.w	r3, r3, #12
 80038ee:	2b04      	cmp	r3, #4
 80038f0:	d00c      	beq.n	800390c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038f2:	4b85      	ldr	r3, [pc, #532]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80038fa:	2b08      	cmp	r3, #8
 80038fc:	d112      	bne.n	8003924 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038fe:	4b82      	ldr	r3, [pc, #520]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003906:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800390a:	d10b      	bne.n	8003924 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800390c:	4b7e      	ldr	r3, [pc, #504]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003914:	2b00      	cmp	r3, #0
 8003916:	d05b      	beq.n	80039d0 <HAL_RCC_OscConfig+0x108>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d157      	bne.n	80039d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	e242      	b.n	8003daa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800392c:	d106      	bne.n	800393c <HAL_RCC_OscConfig+0x74>
 800392e:	4b76      	ldr	r3, [pc, #472]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a75      	ldr	r2, [pc, #468]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 8003934:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003938:	6013      	str	r3, [r2, #0]
 800393a:	e01d      	b.n	8003978 <HAL_RCC_OscConfig+0xb0>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003944:	d10c      	bne.n	8003960 <HAL_RCC_OscConfig+0x98>
 8003946:	4b70      	ldr	r3, [pc, #448]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a6f      	ldr	r2, [pc, #444]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 800394c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003950:	6013      	str	r3, [r2, #0]
 8003952:	4b6d      	ldr	r3, [pc, #436]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a6c      	ldr	r2, [pc, #432]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 8003958:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800395c:	6013      	str	r3, [r2, #0]
 800395e:	e00b      	b.n	8003978 <HAL_RCC_OscConfig+0xb0>
 8003960:	4b69      	ldr	r3, [pc, #420]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a68      	ldr	r2, [pc, #416]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 8003966:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800396a:	6013      	str	r3, [r2, #0]
 800396c:	4b66      	ldr	r3, [pc, #408]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a65      	ldr	r2, [pc, #404]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 8003972:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003976:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d013      	beq.n	80039a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003980:	f7ff f89e 	bl	8002ac0 <HAL_GetTick>
 8003984:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003986:	e008      	b.n	800399a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003988:	f7ff f89a 	bl	8002ac0 <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	2b64      	cmp	r3, #100	@ 0x64
 8003994:	d901      	bls.n	800399a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e207      	b.n	8003daa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800399a:	4b5b      	ldr	r3, [pc, #364]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d0f0      	beq.n	8003988 <HAL_RCC_OscConfig+0xc0>
 80039a6:	e014      	b.n	80039d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039a8:	f7ff f88a 	bl	8002ac0 <HAL_GetTick>
 80039ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039ae:	e008      	b.n	80039c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039b0:	f7ff f886 	bl	8002ac0 <HAL_GetTick>
 80039b4:	4602      	mov	r2, r0
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	2b64      	cmp	r3, #100	@ 0x64
 80039bc:	d901      	bls.n	80039c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80039be:	2303      	movs	r3, #3
 80039c0:	e1f3      	b.n	8003daa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039c2:	4b51      	ldr	r3, [pc, #324]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d1f0      	bne.n	80039b0 <HAL_RCC_OscConfig+0xe8>
 80039ce:	e000      	b.n	80039d2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f003 0302 	and.w	r3, r3, #2
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d063      	beq.n	8003aa6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80039de:	4b4a      	ldr	r3, [pc, #296]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	f003 030c 	and.w	r3, r3, #12
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d00b      	beq.n	8003a02 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039ea:	4b47      	ldr	r3, [pc, #284]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80039f2:	2b08      	cmp	r3, #8
 80039f4:	d11c      	bne.n	8003a30 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039f6:	4b44      	ldr	r3, [pc, #272]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d116      	bne.n	8003a30 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a02:	4b41      	ldr	r3, [pc, #260]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 0302 	and.w	r3, r3, #2
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d005      	beq.n	8003a1a <HAL_RCC_OscConfig+0x152>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d001      	beq.n	8003a1a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e1c7      	b.n	8003daa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a1a:	4b3b      	ldr	r3, [pc, #236]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	691b      	ldr	r3, [r3, #16]
 8003a26:	00db      	lsls	r3, r3, #3
 8003a28:	4937      	ldr	r1, [pc, #220]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a2e:	e03a      	b.n	8003aa6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d020      	beq.n	8003a7a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a38:	4b34      	ldr	r3, [pc, #208]	@ (8003b0c <HAL_RCC_OscConfig+0x244>)
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a3e:	f7ff f83f 	bl	8002ac0 <HAL_GetTick>
 8003a42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a44:	e008      	b.n	8003a58 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a46:	f7ff f83b 	bl	8002ac0 <HAL_GetTick>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	1ad3      	subs	r3, r2, r3
 8003a50:	2b02      	cmp	r3, #2
 8003a52:	d901      	bls.n	8003a58 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003a54:	2303      	movs	r3, #3
 8003a56:	e1a8      	b.n	8003daa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a58:	4b2b      	ldr	r3, [pc, #172]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 0302 	and.w	r3, r3, #2
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d0f0      	beq.n	8003a46 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a64:	4b28      	ldr	r3, [pc, #160]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	691b      	ldr	r3, [r3, #16]
 8003a70:	00db      	lsls	r3, r3, #3
 8003a72:	4925      	ldr	r1, [pc, #148]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 8003a74:	4313      	orrs	r3, r2
 8003a76:	600b      	str	r3, [r1, #0]
 8003a78:	e015      	b.n	8003aa6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a7a:	4b24      	ldr	r3, [pc, #144]	@ (8003b0c <HAL_RCC_OscConfig+0x244>)
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a80:	f7ff f81e 	bl	8002ac0 <HAL_GetTick>
 8003a84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a86:	e008      	b.n	8003a9a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a88:	f7ff f81a 	bl	8002ac0 <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e187      	b.n	8003daa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a9a:	4b1b      	ldr	r3, [pc, #108]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0302 	and.w	r3, r3, #2
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1f0      	bne.n	8003a88 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0308 	and.w	r3, r3, #8
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d036      	beq.n	8003b20 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	695b      	ldr	r3, [r3, #20]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d016      	beq.n	8003ae8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003aba:	4b15      	ldr	r3, [pc, #84]	@ (8003b10 <HAL_RCC_OscConfig+0x248>)
 8003abc:	2201      	movs	r2, #1
 8003abe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ac0:	f7fe fffe 	bl	8002ac0 <HAL_GetTick>
 8003ac4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ac6:	e008      	b.n	8003ada <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ac8:	f7fe fffa 	bl	8002ac0 <HAL_GetTick>
 8003acc:	4602      	mov	r2, r0
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	1ad3      	subs	r3, r2, r3
 8003ad2:	2b02      	cmp	r3, #2
 8003ad4:	d901      	bls.n	8003ada <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	e167      	b.n	8003daa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ada:	4b0b      	ldr	r3, [pc, #44]	@ (8003b08 <HAL_RCC_OscConfig+0x240>)
 8003adc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ade:	f003 0302 	and.w	r3, r3, #2
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d0f0      	beq.n	8003ac8 <HAL_RCC_OscConfig+0x200>
 8003ae6:	e01b      	b.n	8003b20 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ae8:	4b09      	ldr	r3, [pc, #36]	@ (8003b10 <HAL_RCC_OscConfig+0x248>)
 8003aea:	2200      	movs	r2, #0
 8003aec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003aee:	f7fe ffe7 	bl	8002ac0 <HAL_GetTick>
 8003af2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003af4:	e00e      	b.n	8003b14 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003af6:	f7fe ffe3 	bl	8002ac0 <HAL_GetTick>
 8003afa:	4602      	mov	r2, r0
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d907      	bls.n	8003b14 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e150      	b.n	8003daa <HAL_RCC_OscConfig+0x4e2>
 8003b08:	40023800 	.word	0x40023800
 8003b0c:	42470000 	.word	0x42470000
 8003b10:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b14:	4b88      	ldr	r3, [pc, #544]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003b16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b18:	f003 0302 	and.w	r3, r3, #2
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d1ea      	bne.n	8003af6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 0304 	and.w	r3, r3, #4
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	f000 8097 	beq.w	8003c5c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b32:	4b81      	ldr	r3, [pc, #516]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d10f      	bne.n	8003b5e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b3e:	2300      	movs	r3, #0
 8003b40:	60bb      	str	r3, [r7, #8]
 8003b42:	4b7d      	ldr	r3, [pc, #500]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b46:	4a7c      	ldr	r2, [pc, #496]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003b48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b4e:	4b7a      	ldr	r3, [pc, #488]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b56:	60bb      	str	r3, [r7, #8]
 8003b58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b5e:	4b77      	ldr	r3, [pc, #476]	@ (8003d3c <HAL_RCC_OscConfig+0x474>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d118      	bne.n	8003b9c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b6a:	4b74      	ldr	r3, [pc, #464]	@ (8003d3c <HAL_RCC_OscConfig+0x474>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a73      	ldr	r2, [pc, #460]	@ (8003d3c <HAL_RCC_OscConfig+0x474>)
 8003b70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b76:	f7fe ffa3 	bl	8002ac0 <HAL_GetTick>
 8003b7a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b7c:	e008      	b.n	8003b90 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b7e:	f7fe ff9f 	bl	8002ac0 <HAL_GetTick>
 8003b82:	4602      	mov	r2, r0
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	2b02      	cmp	r3, #2
 8003b8a:	d901      	bls.n	8003b90 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003b8c:	2303      	movs	r3, #3
 8003b8e:	e10c      	b.n	8003daa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b90:	4b6a      	ldr	r3, [pc, #424]	@ (8003d3c <HAL_RCC_OscConfig+0x474>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d0f0      	beq.n	8003b7e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d106      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x2ea>
 8003ba4:	4b64      	ldr	r3, [pc, #400]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003ba6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ba8:	4a63      	ldr	r2, [pc, #396]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003baa:	f043 0301 	orr.w	r3, r3, #1
 8003bae:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bb0:	e01c      	b.n	8003bec <HAL_RCC_OscConfig+0x324>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	2b05      	cmp	r3, #5
 8003bb8:	d10c      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x30c>
 8003bba:	4b5f      	ldr	r3, [pc, #380]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003bbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bbe:	4a5e      	ldr	r2, [pc, #376]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003bc0:	f043 0304 	orr.w	r3, r3, #4
 8003bc4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bc6:	4b5c      	ldr	r3, [pc, #368]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003bc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bca:	4a5b      	ldr	r2, [pc, #364]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003bcc:	f043 0301 	orr.w	r3, r3, #1
 8003bd0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bd2:	e00b      	b.n	8003bec <HAL_RCC_OscConfig+0x324>
 8003bd4:	4b58      	ldr	r3, [pc, #352]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003bd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bd8:	4a57      	ldr	r2, [pc, #348]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003bda:	f023 0301 	bic.w	r3, r3, #1
 8003bde:	6713      	str	r3, [r2, #112]	@ 0x70
 8003be0:	4b55      	ldr	r3, [pc, #340]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003be2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003be4:	4a54      	ldr	r2, [pc, #336]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003be6:	f023 0304 	bic.w	r3, r3, #4
 8003bea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d015      	beq.n	8003c20 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bf4:	f7fe ff64 	bl	8002ac0 <HAL_GetTick>
 8003bf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bfa:	e00a      	b.n	8003c12 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bfc:	f7fe ff60 	bl	8002ac0 <HAL_GetTick>
 8003c00:	4602      	mov	r2, r0
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d901      	bls.n	8003c12 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e0cb      	b.n	8003daa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c12:	4b49      	ldr	r3, [pc, #292]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003c14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c16:	f003 0302 	and.w	r3, r3, #2
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d0ee      	beq.n	8003bfc <HAL_RCC_OscConfig+0x334>
 8003c1e:	e014      	b.n	8003c4a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c20:	f7fe ff4e 	bl	8002ac0 <HAL_GetTick>
 8003c24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c26:	e00a      	b.n	8003c3e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c28:	f7fe ff4a 	bl	8002ac0 <HAL_GetTick>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d901      	bls.n	8003c3e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	e0b5      	b.n	8003daa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c3e:	4b3e      	ldr	r3, [pc, #248]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003c40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c42:	f003 0302 	and.w	r3, r3, #2
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d1ee      	bne.n	8003c28 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c4a:	7dfb      	ldrb	r3, [r7, #23]
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d105      	bne.n	8003c5c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c50:	4b39      	ldr	r3, [pc, #228]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c54:	4a38      	ldr	r2, [pc, #224]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003c56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c5a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	699b      	ldr	r3, [r3, #24]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	f000 80a1 	beq.w	8003da8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c66:	4b34      	ldr	r3, [pc, #208]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	f003 030c 	and.w	r3, r3, #12
 8003c6e:	2b08      	cmp	r3, #8
 8003c70:	d05c      	beq.n	8003d2c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	699b      	ldr	r3, [r3, #24]
 8003c76:	2b02      	cmp	r3, #2
 8003c78:	d141      	bne.n	8003cfe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c7a:	4b31      	ldr	r3, [pc, #196]	@ (8003d40 <HAL_RCC_OscConfig+0x478>)
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c80:	f7fe ff1e 	bl	8002ac0 <HAL_GetTick>
 8003c84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c86:	e008      	b.n	8003c9a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c88:	f7fe ff1a 	bl	8002ac0 <HAL_GetTick>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d901      	bls.n	8003c9a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	e087      	b.n	8003daa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c9a:	4b27      	ldr	r3, [pc, #156]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d1f0      	bne.n	8003c88 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	69da      	ldr	r2, [r3, #28]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a1b      	ldr	r3, [r3, #32]
 8003cae:	431a      	orrs	r2, r3
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb4:	019b      	lsls	r3, r3, #6
 8003cb6:	431a      	orrs	r2, r3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cbc:	085b      	lsrs	r3, r3, #1
 8003cbe:	3b01      	subs	r3, #1
 8003cc0:	041b      	lsls	r3, r3, #16
 8003cc2:	431a      	orrs	r2, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cc8:	061b      	lsls	r3, r3, #24
 8003cca:	491b      	ldr	r1, [pc, #108]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cd0:	4b1b      	ldr	r3, [pc, #108]	@ (8003d40 <HAL_RCC_OscConfig+0x478>)
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cd6:	f7fe fef3 	bl	8002ac0 <HAL_GetTick>
 8003cda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cdc:	e008      	b.n	8003cf0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cde:	f7fe feef 	bl	8002ac0 <HAL_GetTick>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	1ad3      	subs	r3, r2, r3
 8003ce8:	2b02      	cmp	r3, #2
 8003cea:	d901      	bls.n	8003cf0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003cec:	2303      	movs	r3, #3
 8003cee:	e05c      	b.n	8003daa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cf0:	4b11      	ldr	r3, [pc, #68]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d0f0      	beq.n	8003cde <HAL_RCC_OscConfig+0x416>
 8003cfc:	e054      	b.n	8003da8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cfe:	4b10      	ldr	r3, [pc, #64]	@ (8003d40 <HAL_RCC_OscConfig+0x478>)
 8003d00:	2200      	movs	r2, #0
 8003d02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d04:	f7fe fedc 	bl	8002ac0 <HAL_GetTick>
 8003d08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d0a:	e008      	b.n	8003d1e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d0c:	f7fe fed8 	bl	8002ac0 <HAL_GetTick>
 8003d10:	4602      	mov	r2, r0
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	2b02      	cmp	r3, #2
 8003d18:	d901      	bls.n	8003d1e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	e045      	b.n	8003daa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d1e:	4b06      	ldr	r3, [pc, #24]	@ (8003d38 <HAL_RCC_OscConfig+0x470>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d1f0      	bne.n	8003d0c <HAL_RCC_OscConfig+0x444>
 8003d2a:	e03d      	b.n	8003da8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	699b      	ldr	r3, [r3, #24]
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d107      	bne.n	8003d44 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	e038      	b.n	8003daa <HAL_RCC_OscConfig+0x4e2>
 8003d38:	40023800 	.word	0x40023800
 8003d3c:	40007000 	.word	0x40007000
 8003d40:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d44:	4b1b      	ldr	r3, [pc, #108]	@ (8003db4 <HAL_RCC_OscConfig+0x4ec>)
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	699b      	ldr	r3, [r3, #24]
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d028      	beq.n	8003da4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d121      	bne.n	8003da4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	d11a      	bne.n	8003da4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d6e:	68fa      	ldr	r2, [r7, #12]
 8003d70:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003d74:	4013      	ands	r3, r2
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d7a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d111      	bne.n	8003da4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d8a:	085b      	lsrs	r3, r3, #1
 8003d8c:	3b01      	subs	r3, #1
 8003d8e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d90:	429a      	cmp	r2, r3
 8003d92:	d107      	bne.n	8003da4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d9e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d001      	beq.n	8003da8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e000      	b.n	8003daa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003da8:	2300      	movs	r3, #0
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	3718      	adds	r7, #24
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}
 8003db2:	bf00      	nop
 8003db4:	40023800 	.word	0x40023800

08003db8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b084      	sub	sp, #16
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d101      	bne.n	8003dcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e0cc      	b.n	8003f66 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003dcc:	4b68      	ldr	r3, [pc, #416]	@ (8003f70 <HAL_RCC_ClockConfig+0x1b8>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 030f 	and.w	r3, r3, #15
 8003dd4:	683a      	ldr	r2, [r7, #0]
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d90c      	bls.n	8003df4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dda:	4b65      	ldr	r3, [pc, #404]	@ (8003f70 <HAL_RCC_ClockConfig+0x1b8>)
 8003ddc:	683a      	ldr	r2, [r7, #0]
 8003dde:	b2d2      	uxtb	r2, r2
 8003de0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003de2:	4b63      	ldr	r3, [pc, #396]	@ (8003f70 <HAL_RCC_ClockConfig+0x1b8>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f003 030f 	and.w	r3, r3, #15
 8003dea:	683a      	ldr	r2, [r7, #0]
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d001      	beq.n	8003df4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
 8003df2:	e0b8      	b.n	8003f66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 0302 	and.w	r3, r3, #2
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d020      	beq.n	8003e42 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 0304 	and.w	r3, r3, #4
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d005      	beq.n	8003e18 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e0c:	4b59      	ldr	r3, [pc, #356]	@ (8003f74 <HAL_RCC_ClockConfig+0x1bc>)
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	4a58      	ldr	r2, [pc, #352]	@ (8003f74 <HAL_RCC_ClockConfig+0x1bc>)
 8003e12:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003e16:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 0308 	and.w	r3, r3, #8
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d005      	beq.n	8003e30 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e24:	4b53      	ldr	r3, [pc, #332]	@ (8003f74 <HAL_RCC_ClockConfig+0x1bc>)
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	4a52      	ldr	r2, [pc, #328]	@ (8003f74 <HAL_RCC_ClockConfig+0x1bc>)
 8003e2a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003e2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e30:	4b50      	ldr	r3, [pc, #320]	@ (8003f74 <HAL_RCC_ClockConfig+0x1bc>)
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	494d      	ldr	r1, [pc, #308]	@ (8003f74 <HAL_RCC_ClockConfig+0x1bc>)
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0301 	and.w	r3, r3, #1
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d044      	beq.n	8003ed8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	d107      	bne.n	8003e66 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e56:	4b47      	ldr	r3, [pc, #284]	@ (8003f74 <HAL_RCC_ClockConfig+0x1bc>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d119      	bne.n	8003e96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e07f      	b.n	8003f66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	2b02      	cmp	r3, #2
 8003e6c:	d003      	beq.n	8003e76 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e72:	2b03      	cmp	r3, #3
 8003e74:	d107      	bne.n	8003e86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e76:	4b3f      	ldr	r3, [pc, #252]	@ (8003f74 <HAL_RCC_ClockConfig+0x1bc>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d109      	bne.n	8003e96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e06f      	b.n	8003f66 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e86:	4b3b      	ldr	r3, [pc, #236]	@ (8003f74 <HAL_RCC_ClockConfig+0x1bc>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 0302 	and.w	r3, r3, #2
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d101      	bne.n	8003e96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	e067      	b.n	8003f66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e96:	4b37      	ldr	r3, [pc, #220]	@ (8003f74 <HAL_RCC_ClockConfig+0x1bc>)
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	f023 0203 	bic.w	r2, r3, #3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	4934      	ldr	r1, [pc, #208]	@ (8003f74 <HAL_RCC_ClockConfig+0x1bc>)
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ea8:	f7fe fe0a 	bl	8002ac0 <HAL_GetTick>
 8003eac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eae:	e00a      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eb0:	f7fe fe06 	bl	8002ac0 <HAL_GetTick>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d901      	bls.n	8003ec6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	e04f      	b.n	8003f66 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ec6:	4b2b      	ldr	r3, [pc, #172]	@ (8003f74 <HAL_RCC_ClockConfig+0x1bc>)
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	f003 020c 	and.w	r2, r3, #12
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	d1eb      	bne.n	8003eb0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ed8:	4b25      	ldr	r3, [pc, #148]	@ (8003f70 <HAL_RCC_ClockConfig+0x1b8>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 030f 	and.w	r3, r3, #15
 8003ee0:	683a      	ldr	r2, [r7, #0]
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	d20c      	bcs.n	8003f00 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ee6:	4b22      	ldr	r3, [pc, #136]	@ (8003f70 <HAL_RCC_ClockConfig+0x1b8>)
 8003ee8:	683a      	ldr	r2, [r7, #0]
 8003eea:	b2d2      	uxtb	r2, r2
 8003eec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eee:	4b20      	ldr	r3, [pc, #128]	@ (8003f70 <HAL_RCC_ClockConfig+0x1b8>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 030f 	and.w	r3, r3, #15
 8003ef6:	683a      	ldr	r2, [r7, #0]
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d001      	beq.n	8003f00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e032      	b.n	8003f66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0304 	and.w	r3, r3, #4
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d008      	beq.n	8003f1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f0c:	4b19      	ldr	r3, [pc, #100]	@ (8003f74 <HAL_RCC_ClockConfig+0x1bc>)
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	4916      	ldr	r1, [pc, #88]	@ (8003f74 <HAL_RCC_ClockConfig+0x1bc>)
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f003 0308 	and.w	r3, r3, #8
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d009      	beq.n	8003f3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f2a:	4b12      	ldr	r3, [pc, #72]	@ (8003f74 <HAL_RCC_ClockConfig+0x1bc>)
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	691b      	ldr	r3, [r3, #16]
 8003f36:	00db      	lsls	r3, r3, #3
 8003f38:	490e      	ldr	r1, [pc, #56]	@ (8003f74 <HAL_RCC_ClockConfig+0x1bc>)
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f3e:	f000 f821 	bl	8003f84 <HAL_RCC_GetSysClockFreq>
 8003f42:	4602      	mov	r2, r0
 8003f44:	4b0b      	ldr	r3, [pc, #44]	@ (8003f74 <HAL_RCC_ClockConfig+0x1bc>)
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	091b      	lsrs	r3, r3, #4
 8003f4a:	f003 030f 	and.w	r3, r3, #15
 8003f4e:	490a      	ldr	r1, [pc, #40]	@ (8003f78 <HAL_RCC_ClockConfig+0x1c0>)
 8003f50:	5ccb      	ldrb	r3, [r1, r3]
 8003f52:	fa22 f303 	lsr.w	r3, r2, r3
 8003f56:	4a09      	ldr	r2, [pc, #36]	@ (8003f7c <HAL_RCC_ClockConfig+0x1c4>)
 8003f58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003f5a:	4b09      	ldr	r3, [pc, #36]	@ (8003f80 <HAL_RCC_ClockConfig+0x1c8>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f7fe fd6a 	bl	8002a38 <HAL_InitTick>

  return HAL_OK;
 8003f64:	2300      	movs	r3, #0
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3710      	adds	r7, #16
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}
 8003f6e:	bf00      	nop
 8003f70:	40023c00 	.word	0x40023c00
 8003f74:	40023800 	.word	0x40023800
 8003f78:	08006458 	.word	0x08006458
 8003f7c:	20000010 	.word	0x20000010
 8003f80:	20000014 	.word	0x20000014

08003f84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f88:	b094      	sub	sp, #80	@ 0x50
 8003f8a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003f90:	2300      	movs	r3, #0
 8003f92:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003f94:	2300      	movs	r3, #0
 8003f96:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f9c:	4b79      	ldr	r3, [pc, #484]	@ (8004184 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	f003 030c 	and.w	r3, r3, #12
 8003fa4:	2b08      	cmp	r3, #8
 8003fa6:	d00d      	beq.n	8003fc4 <HAL_RCC_GetSysClockFreq+0x40>
 8003fa8:	2b08      	cmp	r3, #8
 8003faa:	f200 80e1 	bhi.w	8004170 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d002      	beq.n	8003fb8 <HAL_RCC_GetSysClockFreq+0x34>
 8003fb2:	2b04      	cmp	r3, #4
 8003fb4:	d003      	beq.n	8003fbe <HAL_RCC_GetSysClockFreq+0x3a>
 8003fb6:	e0db      	b.n	8004170 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003fb8:	4b73      	ldr	r3, [pc, #460]	@ (8004188 <HAL_RCC_GetSysClockFreq+0x204>)
 8003fba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fbc:	e0db      	b.n	8004176 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003fbe:	4b73      	ldr	r3, [pc, #460]	@ (800418c <HAL_RCC_GetSysClockFreq+0x208>)
 8003fc0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fc2:	e0d8      	b.n	8004176 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003fc4:	4b6f      	ldr	r3, [pc, #444]	@ (8004184 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003fcc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003fce:	4b6d      	ldr	r3, [pc, #436]	@ (8004184 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d063      	beq.n	80040a2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fda:	4b6a      	ldr	r3, [pc, #424]	@ (8004184 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	099b      	lsrs	r3, r3, #6
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003fe4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003fe6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fe8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fec:	633b      	str	r3, [r7, #48]	@ 0x30
 8003fee:	2300      	movs	r3, #0
 8003ff0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ff2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003ff6:	4622      	mov	r2, r4
 8003ff8:	462b      	mov	r3, r5
 8003ffa:	f04f 0000 	mov.w	r0, #0
 8003ffe:	f04f 0100 	mov.w	r1, #0
 8004002:	0159      	lsls	r1, r3, #5
 8004004:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004008:	0150      	lsls	r0, r2, #5
 800400a:	4602      	mov	r2, r0
 800400c:	460b      	mov	r3, r1
 800400e:	4621      	mov	r1, r4
 8004010:	1a51      	subs	r1, r2, r1
 8004012:	6139      	str	r1, [r7, #16]
 8004014:	4629      	mov	r1, r5
 8004016:	eb63 0301 	sbc.w	r3, r3, r1
 800401a:	617b      	str	r3, [r7, #20]
 800401c:	f04f 0200 	mov.w	r2, #0
 8004020:	f04f 0300 	mov.w	r3, #0
 8004024:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004028:	4659      	mov	r1, fp
 800402a:	018b      	lsls	r3, r1, #6
 800402c:	4651      	mov	r1, sl
 800402e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004032:	4651      	mov	r1, sl
 8004034:	018a      	lsls	r2, r1, #6
 8004036:	4651      	mov	r1, sl
 8004038:	ebb2 0801 	subs.w	r8, r2, r1
 800403c:	4659      	mov	r1, fp
 800403e:	eb63 0901 	sbc.w	r9, r3, r1
 8004042:	f04f 0200 	mov.w	r2, #0
 8004046:	f04f 0300 	mov.w	r3, #0
 800404a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800404e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004052:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004056:	4690      	mov	r8, r2
 8004058:	4699      	mov	r9, r3
 800405a:	4623      	mov	r3, r4
 800405c:	eb18 0303 	adds.w	r3, r8, r3
 8004060:	60bb      	str	r3, [r7, #8]
 8004062:	462b      	mov	r3, r5
 8004064:	eb49 0303 	adc.w	r3, r9, r3
 8004068:	60fb      	str	r3, [r7, #12]
 800406a:	f04f 0200 	mov.w	r2, #0
 800406e:	f04f 0300 	mov.w	r3, #0
 8004072:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004076:	4629      	mov	r1, r5
 8004078:	024b      	lsls	r3, r1, #9
 800407a:	4621      	mov	r1, r4
 800407c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004080:	4621      	mov	r1, r4
 8004082:	024a      	lsls	r2, r1, #9
 8004084:	4610      	mov	r0, r2
 8004086:	4619      	mov	r1, r3
 8004088:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800408a:	2200      	movs	r2, #0
 800408c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800408e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004090:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004094:	f7fc f8aa 	bl	80001ec <__aeabi_uldivmod>
 8004098:	4602      	mov	r2, r0
 800409a:	460b      	mov	r3, r1
 800409c:	4613      	mov	r3, r2
 800409e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040a0:	e058      	b.n	8004154 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040a2:	4b38      	ldr	r3, [pc, #224]	@ (8004184 <HAL_RCC_GetSysClockFreq+0x200>)
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	099b      	lsrs	r3, r3, #6
 80040a8:	2200      	movs	r2, #0
 80040aa:	4618      	mov	r0, r3
 80040ac:	4611      	mov	r1, r2
 80040ae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80040b2:	623b      	str	r3, [r7, #32]
 80040b4:	2300      	movs	r3, #0
 80040b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80040b8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80040bc:	4642      	mov	r2, r8
 80040be:	464b      	mov	r3, r9
 80040c0:	f04f 0000 	mov.w	r0, #0
 80040c4:	f04f 0100 	mov.w	r1, #0
 80040c8:	0159      	lsls	r1, r3, #5
 80040ca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040ce:	0150      	lsls	r0, r2, #5
 80040d0:	4602      	mov	r2, r0
 80040d2:	460b      	mov	r3, r1
 80040d4:	4641      	mov	r1, r8
 80040d6:	ebb2 0a01 	subs.w	sl, r2, r1
 80040da:	4649      	mov	r1, r9
 80040dc:	eb63 0b01 	sbc.w	fp, r3, r1
 80040e0:	f04f 0200 	mov.w	r2, #0
 80040e4:	f04f 0300 	mov.w	r3, #0
 80040e8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80040ec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80040f0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80040f4:	ebb2 040a 	subs.w	r4, r2, sl
 80040f8:	eb63 050b 	sbc.w	r5, r3, fp
 80040fc:	f04f 0200 	mov.w	r2, #0
 8004100:	f04f 0300 	mov.w	r3, #0
 8004104:	00eb      	lsls	r3, r5, #3
 8004106:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800410a:	00e2      	lsls	r2, r4, #3
 800410c:	4614      	mov	r4, r2
 800410e:	461d      	mov	r5, r3
 8004110:	4643      	mov	r3, r8
 8004112:	18e3      	adds	r3, r4, r3
 8004114:	603b      	str	r3, [r7, #0]
 8004116:	464b      	mov	r3, r9
 8004118:	eb45 0303 	adc.w	r3, r5, r3
 800411c:	607b      	str	r3, [r7, #4]
 800411e:	f04f 0200 	mov.w	r2, #0
 8004122:	f04f 0300 	mov.w	r3, #0
 8004126:	e9d7 4500 	ldrd	r4, r5, [r7]
 800412a:	4629      	mov	r1, r5
 800412c:	028b      	lsls	r3, r1, #10
 800412e:	4621      	mov	r1, r4
 8004130:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004134:	4621      	mov	r1, r4
 8004136:	028a      	lsls	r2, r1, #10
 8004138:	4610      	mov	r0, r2
 800413a:	4619      	mov	r1, r3
 800413c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800413e:	2200      	movs	r2, #0
 8004140:	61bb      	str	r3, [r7, #24]
 8004142:	61fa      	str	r2, [r7, #28]
 8004144:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004148:	f7fc f850 	bl	80001ec <__aeabi_uldivmod>
 800414c:	4602      	mov	r2, r0
 800414e:	460b      	mov	r3, r1
 8004150:	4613      	mov	r3, r2
 8004152:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004154:	4b0b      	ldr	r3, [pc, #44]	@ (8004184 <HAL_RCC_GetSysClockFreq+0x200>)
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	0c1b      	lsrs	r3, r3, #16
 800415a:	f003 0303 	and.w	r3, r3, #3
 800415e:	3301      	adds	r3, #1
 8004160:	005b      	lsls	r3, r3, #1
 8004162:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004164:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004166:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004168:	fbb2 f3f3 	udiv	r3, r2, r3
 800416c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800416e:	e002      	b.n	8004176 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004170:	4b05      	ldr	r3, [pc, #20]	@ (8004188 <HAL_RCC_GetSysClockFreq+0x204>)
 8004172:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004174:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004176:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004178:	4618      	mov	r0, r3
 800417a:	3750      	adds	r7, #80	@ 0x50
 800417c:	46bd      	mov	sp, r7
 800417e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004182:	bf00      	nop
 8004184:	40023800 	.word	0x40023800
 8004188:	00f42400 	.word	0x00f42400
 800418c:	007a1200 	.word	0x007a1200

08004190 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b086      	sub	sp, #24
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004198:	2300      	movs	r3, #0
 800419a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800419c:	2300      	movs	r3, #0
 800419e:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f003 0301 	and.w	r3, r3, #1
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d10b      	bne.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d105      	bne.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d075      	beq.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80041c4:	4b91      	ldr	r3, [pc, #580]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80041c6:	2200      	movs	r2, #0
 80041c8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80041ca:	f7fe fc79 	bl	8002ac0 <HAL_GetTick>
 80041ce:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80041d0:	e008      	b.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80041d2:	f7fe fc75 	bl	8002ac0 <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d901      	bls.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80041e0:	2303      	movs	r3, #3
 80041e2:	e189      	b.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80041e4:	4b8a      	ldr	r3, [pc, #552]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d1f0      	bne.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0301 	and.w	r3, r3, #1
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d009      	beq.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	019a      	lsls	r2, r3, #6
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	071b      	lsls	r3, r3, #28
 8004208:	4981      	ldr	r1, [pc, #516]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800420a:	4313      	orrs	r3, r2
 800420c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0302 	and.w	r3, r3, #2
 8004218:	2b00      	cmp	r3, #0
 800421a:	d01f      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800421c:	4b7c      	ldr	r3, [pc, #496]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800421e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004222:	0f1b      	lsrs	r3, r3, #28
 8004224:	f003 0307 	and.w	r3, r3, #7
 8004228:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	019a      	lsls	r2, r3, #6
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	68db      	ldr	r3, [r3, #12]
 8004234:	061b      	lsls	r3, r3, #24
 8004236:	431a      	orrs	r2, r3
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	071b      	lsls	r3, r3, #28
 800423c:	4974      	ldr	r1, [pc, #464]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800423e:	4313      	orrs	r3, r2
 8004240:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004244:	4b72      	ldr	r3, [pc, #456]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004246:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800424a:	f023 021f 	bic.w	r2, r3, #31
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	69db      	ldr	r3, [r3, #28]
 8004252:	3b01      	subs	r3, #1
 8004254:	496e      	ldr	r1, [pc, #440]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004256:	4313      	orrs	r3, r2
 8004258:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004264:	2b00      	cmp	r3, #0
 8004266:	d00d      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	019a      	lsls	r2, r3, #6
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	061b      	lsls	r3, r3, #24
 8004274:	431a      	orrs	r2, r3
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	071b      	lsls	r3, r3, #28
 800427c:	4964      	ldr	r1, [pc, #400]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800427e:	4313      	orrs	r3, r2
 8004280:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004284:	4b61      	ldr	r3, [pc, #388]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004286:	2201      	movs	r2, #1
 8004288:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800428a:	f7fe fc19 	bl	8002ac0 <HAL_GetTick>
 800428e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004290:	e008      	b.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004292:	f7fe fc15 	bl	8002ac0 <HAL_GetTick>
 8004296:	4602      	mov	r2, r0
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	1ad3      	subs	r3, r2, r3
 800429c:	2b02      	cmp	r3, #2
 800429e:	d901      	bls.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	e129      	b.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80042a4:	4b5a      	ldr	r3, [pc, #360]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d0f0      	beq.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 0304 	and.w	r3, r3, #4
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d105      	bne.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d079      	beq.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80042c8:	4b52      	ldr	r3, [pc, #328]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80042ca:	2200      	movs	r2, #0
 80042cc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80042ce:	f7fe fbf7 	bl	8002ac0 <HAL_GetTick>
 80042d2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80042d4:	e008      	b.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80042d6:	f7fe fbf3 	bl	8002ac0 <HAL_GetTick>
 80042da:	4602      	mov	r2, r0
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	1ad3      	subs	r3, r2, r3
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	d901      	bls.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80042e4:	2303      	movs	r3, #3
 80042e6:	e107      	b.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80042e8:	4b49      	ldr	r3, [pc, #292]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80042f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80042f4:	d0ef      	beq.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 0304 	and.w	r3, r3, #4
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d020      	beq.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004302:	4b43      	ldr	r3, [pc, #268]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004304:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004308:	0f1b      	lsrs	r3, r3, #28
 800430a:	f003 0307 	and.w	r3, r3, #7
 800430e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	691b      	ldr	r3, [r3, #16]
 8004314:	019a      	lsls	r2, r3, #6
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	695b      	ldr	r3, [r3, #20]
 800431a:	061b      	lsls	r3, r3, #24
 800431c:	431a      	orrs	r2, r3
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	071b      	lsls	r3, r3, #28
 8004322:	493b      	ldr	r1, [pc, #236]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004324:	4313      	orrs	r3, r2
 8004326:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800432a:	4b39      	ldr	r3, [pc, #228]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800432c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004330:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6a1b      	ldr	r3, [r3, #32]
 8004338:	3b01      	subs	r3, #1
 800433a:	021b      	lsls	r3, r3, #8
 800433c:	4934      	ldr	r1, [pc, #208]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800433e:	4313      	orrs	r3, r2
 8004340:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 0308 	and.w	r3, r3, #8
 800434c:	2b00      	cmp	r3, #0
 800434e:	d01e      	beq.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004350:	4b2f      	ldr	r3, [pc, #188]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004356:	0e1b      	lsrs	r3, r3, #24
 8004358:	f003 030f 	and.w	r3, r3, #15
 800435c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	691b      	ldr	r3, [r3, #16]
 8004362:	019a      	lsls	r2, r3, #6
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	061b      	lsls	r3, r3, #24
 8004368:	431a      	orrs	r2, r3
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	699b      	ldr	r3, [r3, #24]
 800436e:	071b      	lsls	r3, r3, #28
 8004370:	4927      	ldr	r1, [pc, #156]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004372:	4313      	orrs	r3, r2
 8004374:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004378:	4b25      	ldr	r3, [pc, #148]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800437a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800437e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004386:	4922      	ldr	r1, [pc, #136]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004388:	4313      	orrs	r3, r2
 800438a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800438e:	4b21      	ldr	r3, [pc, #132]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004390:	2201      	movs	r2, #1
 8004392:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004394:	f7fe fb94 	bl	8002ac0 <HAL_GetTick>
 8004398:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800439a:	e008      	b.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800439c:	f7fe fb90 	bl	8002ac0 <HAL_GetTick>
 80043a0:	4602      	mov	r2, r0
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	1ad3      	subs	r3, r2, r3
 80043a6:	2b02      	cmp	r3, #2
 80043a8:	d901      	bls.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80043aa:	2303      	movs	r3, #3
 80043ac:	e0a4      	b.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80043ae:	4b18      	ldr	r3, [pc, #96]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80043b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043ba:	d1ef      	bne.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 0320 	and.w	r3, r3, #32
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	f000 808b 	beq.w	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80043ca:	2300      	movs	r3, #0
 80043cc:	60fb      	str	r3, [r7, #12]
 80043ce:	4b10      	ldr	r3, [pc, #64]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80043d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d2:	4a0f      	ldr	r2, [pc, #60]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80043d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80043da:	4b0d      	ldr	r3, [pc, #52]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80043dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043e2:	60fb      	str	r3, [r7, #12]
 80043e4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80043e6:	4b0c      	ldr	r3, [pc, #48]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a0b      	ldr	r2, [pc, #44]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80043ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043f0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80043f2:	f7fe fb65 	bl	8002ac0 <HAL_GetTick>
 80043f6:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80043f8:	e010      	b.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043fa:	f7fe fb61 	bl	8002ac0 <HAL_GetTick>
 80043fe:	4602      	mov	r2, r0
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	1ad3      	subs	r3, r2, r3
 8004404:	2b02      	cmp	r3, #2
 8004406:	d909      	bls.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004408:	2303      	movs	r3, #3
 800440a:	e075      	b.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800440c:	42470068 	.word	0x42470068
 8004410:	40023800 	.word	0x40023800
 8004414:	42470070 	.word	0x42470070
 8004418:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800441c:	4b38      	ldr	r3, [pc, #224]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004424:	2b00      	cmp	r3, #0
 8004426:	d0e8      	beq.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004428:	4b36      	ldr	r3, [pc, #216]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800442a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800442c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004430:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d02f      	beq.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800443c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004440:	693a      	ldr	r2, [r7, #16]
 8004442:	429a      	cmp	r2, r3
 8004444:	d028      	beq.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004446:	4b2f      	ldr	r3, [pc, #188]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004448:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800444a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800444e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004450:	4b2d      	ldr	r3, [pc, #180]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004452:	2201      	movs	r2, #1
 8004454:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004456:	4b2c      	ldr	r3, [pc, #176]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004458:	2200      	movs	r2, #0
 800445a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800445c:	4a29      	ldr	r2, [pc, #164]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004462:	4b28      	ldr	r3, [pc, #160]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004464:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004466:	f003 0301 	and.w	r3, r3, #1
 800446a:	2b01      	cmp	r3, #1
 800446c:	d114      	bne.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800446e:	f7fe fb27 	bl	8002ac0 <HAL_GetTick>
 8004472:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004474:	e00a      	b.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004476:	f7fe fb23 	bl	8002ac0 <HAL_GetTick>
 800447a:	4602      	mov	r2, r0
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004484:	4293      	cmp	r3, r2
 8004486:	d901      	bls.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	e035      	b.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800448c:	4b1d      	ldr	r3, [pc, #116]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800448e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004490:	f003 0302 	and.w	r3, r3, #2
 8004494:	2b00      	cmp	r3, #0
 8004496:	d0ee      	beq.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800449c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044a4:	d10d      	bne.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 80044a6:	4b17      	ldr	r3, [pc, #92]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044b2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80044b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044ba:	4912      	ldr	r1, [pc, #72]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044bc:	4313      	orrs	r3, r2
 80044be:	608b      	str	r3, [r1, #8]
 80044c0:	e005      	b.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80044c2:	4b10      	ldr	r3, [pc, #64]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	4a0f      	ldr	r2, [pc, #60]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044c8:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80044cc:	6093      	str	r3, [r2, #8]
 80044ce:	4b0d      	ldr	r3, [pc, #52]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044d0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044da:	490a      	ldr	r1, [pc, #40]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044dc:	4313      	orrs	r3, r2
 80044de:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 0310 	and.w	r3, r3, #16
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d004      	beq.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80044f2:	4b06      	ldr	r3, [pc, #24]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80044f4:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80044f6:	2300      	movs	r3, #0
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	3718      	adds	r7, #24
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}
 8004500:	40007000 	.word	0x40007000
 8004504:	40023800 	.word	0x40023800
 8004508:	42470e40 	.word	0x42470e40
 800450c:	424711e0 	.word	0x424711e0

08004510 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b082      	sub	sp, #8
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d101      	bne.n	8004522 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e01c      	b.n	800455c <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	795b      	ldrb	r3, [r3, #5]
 8004526:	b2db      	uxtb	r3, r3
 8004528:	2b00      	cmp	r3, #0
 800452a:	d105      	bne.n	8004538 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2200      	movs	r2, #0
 8004530:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f7fe f916 	bl	8002764 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2202      	movs	r2, #2
 800453c:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f042 0204 	orr.w	r2, r2, #4
 800454c:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2201      	movs	r2, #1
 8004552:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 800455a:	2300      	movs	r3, #0
}
 800455c:	4618      	mov	r0, r3
 800455e:	3708      	adds	r7, #8
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}

08004564 <HAL_RNG_DeInit>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_DeInit(RNG_HandleTypeDef *hrng)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d101      	bne.n	8004576 <HAL_RNG_DeInit+0x12>
  {
    return HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	e01c      	b.n	80045b0 <HAL_RNG_DeInit+0x4c>
  }

  /* Disable the RNG Peripheral */
  CLEAR_BIT(hrng->Instance->CR, RNG_CR_IE | RNG_CR_RNGEN);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f022 020c 	bic.w	r2, r2, #12
 8004584:	601a      	str	r2, [r3, #0]

  /* Clear RNG interrupt status flags */
  CLEAR_BIT(hrng->Instance->SR, RNG_SR_CEIS | RNG_SR_SEIS);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	685a      	ldr	r2, [r3, #4]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004594:	605a      	str	r2, [r3, #4]

  /* DeInit the low level hardware */
  hrng->MspDeInitCallback(hrng);
#else
  /* DeInit the low level hardware */
  HAL_RNG_MspDeInit(hrng);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f7fe f906 	bl	80027a8 <HAL_RNG_MspDeInit>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Update the RNG state */
  hrng->State = HAL_RNG_STATE_RESET;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2200      	movs	r2, #0
 80045a0:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	609a      	str	r2, [r3, #8]

  /* Release Lock */
  __HAL_UNLOCK(hrng);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	711a      	strb	r2, [r3, #4]

  /* Return the function status */
  return HAL_OK;
 80045ae:	2300      	movs	r3, #0
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	3708      	adds	r7, #8
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}

080045b8 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b084      	sub	sp, #16
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
 80045c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80045c2:	2300      	movs	r3, #0
 80045c4:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	791b      	ldrb	r3, [r3, #4]
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d101      	bne.n	80045d2 <HAL_RNG_GenerateRandomNumber+0x1a>
 80045ce:	2302      	movs	r3, #2
 80045d0:	e044      	b.n	800465c <HAL_RNG_GenerateRandomNumber+0xa4>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2201      	movs	r2, #1
 80045d6:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	795b      	ldrb	r3, [r3, #5]
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	2b01      	cmp	r3, #1
 80045e0:	d133      	bne.n	800464a <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2202      	movs	r2, #2
 80045e6:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 80045e8:	f7fe fa6a 	bl	8002ac0 <HAL_GetTick>
 80045ec:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80045ee:	e018      	b.n	8004622 <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 80045f0:	f7fe fa66 	bl	8002ac0 <HAL_GetTick>
 80045f4:	4602      	mov	r2, r0
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	1ad3      	subs	r3, r2, r3
 80045fa:	2b02      	cmp	r3, #2
 80045fc:	d911      	bls.n	8004622 <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	f003 0301 	and.w	r3, r3, #1
 8004608:	2b01      	cmp	r3, #1
 800460a:	d00a      	beq.n	8004622 <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2201      	movs	r2, #1
 8004610:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2202      	movs	r2, #2
 8004616:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e01c      	b.n	800465c <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	f003 0301 	and.w	r3, r3, #1
 800462c:	2b01      	cmp	r3, #1
 800462e:	d1df      	bne.n	80045f0 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	689a      	ldr	r2, [r3, #8]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	68da      	ldr	r2, [r3, #12]
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2201      	movs	r2, #1
 8004646:	715a      	strb	r2, [r3, #5]
 8004648:	e004      	b.n	8004654 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2204      	movs	r2, #4
 800464e:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2200      	movs	r2, #0
 8004658:	711a      	strb	r2, [r3, #4]

  return status;
 800465a:	7bfb      	ldrb	r3, [r7, #15]
}
 800465c:	4618      	mov	r0, r3
 800465e:	3710      	adds	r7, #16
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b082      	sub	sp, #8
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d101      	bne.n	8004676 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e07b      	b.n	800476e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800467a:	2b00      	cmp	r3, #0
 800467c:	d108      	bne.n	8004690 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004686:	d009      	beq.n	800469c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2200      	movs	r2, #0
 800468c:	61da      	str	r2, [r3, #28]
 800468e:	e005      	b.n	800469c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2200      	movs	r2, #0
 8004694:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2200      	movs	r2, #0
 80046a0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d106      	bne.n	80046bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2200      	movs	r2, #0
 80046b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f7fe f890 	bl	80027dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2202      	movs	r2, #2
 80046c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046d2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80046e4:	431a      	orrs	r2, r3
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046ee:	431a      	orrs	r2, r3
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	691b      	ldr	r3, [r3, #16]
 80046f4:	f003 0302 	and.w	r3, r3, #2
 80046f8:	431a      	orrs	r2, r3
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	695b      	ldr	r3, [r3, #20]
 80046fe:	f003 0301 	and.w	r3, r3, #1
 8004702:	431a      	orrs	r2, r3
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	699b      	ldr	r3, [r3, #24]
 8004708:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800470c:	431a      	orrs	r2, r3
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	69db      	ldr	r3, [r3, #28]
 8004712:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004716:	431a      	orrs	r2, r3
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6a1b      	ldr	r3, [r3, #32]
 800471c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004720:	ea42 0103 	orr.w	r1, r2, r3
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004728:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	430a      	orrs	r2, r1
 8004732:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	699b      	ldr	r3, [r3, #24]
 8004738:	0c1b      	lsrs	r3, r3, #16
 800473a:	f003 0104 	and.w	r1, r3, #4
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004742:	f003 0210 	and.w	r2, r3, #16
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	430a      	orrs	r2, r1
 800474c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	69da      	ldr	r2, [r3, #28]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800475c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2200      	movs	r2, #0
 8004762:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2201      	movs	r2, #1
 8004768:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800476c:	2300      	movs	r3, #0
}
 800476e:	4618      	mov	r0, r3
 8004770:	3708      	adds	r7, #8
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}

08004776 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8004776:	b580      	push	{r7, lr}
 8004778:	b082      	sub	sp, #8
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d101      	bne.n	8004788 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	e01a      	b.n	80047be <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2202      	movs	r2, #2
 800478c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800479e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80047a0:	6878      	ldr	r0, [r7, #4]
 80047a2:	f7fe f863 	bl	800286c <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2200      	movs	r2, #0
 80047b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2200      	movs	r2, #0
 80047b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80047bc:	2300      	movs	r3, #0
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3708      	adds	r7, #8
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}

080047c6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047c6:	b580      	push	{r7, lr}
 80047c8:	b088      	sub	sp, #32
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	60f8      	str	r0, [r7, #12]
 80047ce:	60b9      	str	r1, [r7, #8]
 80047d0:	603b      	str	r3, [r7, #0]
 80047d2:	4613      	mov	r3, r2
 80047d4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047d6:	f7fe f973 	bl	8002ac0 <HAL_GetTick>
 80047da:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80047dc:	88fb      	ldrh	r3, [r7, #6]
 80047de:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d001      	beq.n	80047f0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80047ec:	2302      	movs	r3, #2
 80047ee:	e12a      	b.n	8004a46 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d002      	beq.n	80047fc <HAL_SPI_Transmit+0x36>
 80047f6:	88fb      	ldrh	r3, [r7, #6]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d101      	bne.n	8004800 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
 80047fe:	e122      	b.n	8004a46 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004806:	2b01      	cmp	r3, #1
 8004808:	d101      	bne.n	800480e <HAL_SPI_Transmit+0x48>
 800480a:	2302      	movs	r3, #2
 800480c:	e11b      	b.n	8004a46 <HAL_SPI_Transmit+0x280>
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2201      	movs	r2, #1
 8004812:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2203      	movs	r2, #3
 800481a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2200      	movs	r2, #0
 8004822:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	68ba      	ldr	r2, [r7, #8]
 8004828:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	88fa      	ldrh	r2, [r7, #6]
 800482e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	88fa      	ldrh	r2, [r7, #6]
 8004834:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2200      	movs	r2, #0
 800483a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2200      	movs	r2, #0
 8004840:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	2200      	movs	r2, #0
 8004846:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2200      	movs	r2, #0
 800484c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800485c:	d10f      	bne.n	800487e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800486c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800487c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004888:	2b40      	cmp	r3, #64	@ 0x40
 800488a:	d007      	beq.n	800489c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800489a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	68db      	ldr	r3, [r3, #12]
 80048a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048a4:	d152      	bne.n	800494c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d002      	beq.n	80048b4 <HAL_SPI_Transmit+0xee>
 80048ae:	8b7b      	ldrh	r3, [r7, #26]
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d145      	bne.n	8004940 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048b8:	881a      	ldrh	r2, [r3, #0]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048c4:	1c9a      	adds	r2, r3, #2
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048ce:	b29b      	uxth	r3, r3
 80048d0:	3b01      	subs	r3, #1
 80048d2:	b29a      	uxth	r2, r3
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80048d8:	e032      	b.n	8004940 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	f003 0302 	and.w	r3, r3, #2
 80048e4:	2b02      	cmp	r3, #2
 80048e6:	d112      	bne.n	800490e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ec:	881a      	ldrh	r2, [r3, #0]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048f8:	1c9a      	adds	r2, r3, #2
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004902:	b29b      	uxth	r3, r3
 8004904:	3b01      	subs	r3, #1
 8004906:	b29a      	uxth	r2, r3
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800490c:	e018      	b.n	8004940 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800490e:	f7fe f8d7 	bl	8002ac0 <HAL_GetTick>
 8004912:	4602      	mov	r2, r0
 8004914:	69fb      	ldr	r3, [r7, #28]
 8004916:	1ad3      	subs	r3, r2, r3
 8004918:	683a      	ldr	r2, [r7, #0]
 800491a:	429a      	cmp	r2, r3
 800491c:	d803      	bhi.n	8004926 <HAL_SPI_Transmit+0x160>
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004924:	d102      	bne.n	800492c <HAL_SPI_Transmit+0x166>
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d109      	bne.n	8004940 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2200      	movs	r2, #0
 8004938:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800493c:	2303      	movs	r3, #3
 800493e:	e082      	b.n	8004a46 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004944:	b29b      	uxth	r3, r3
 8004946:	2b00      	cmp	r3, #0
 8004948:	d1c7      	bne.n	80048da <HAL_SPI_Transmit+0x114>
 800494a:	e053      	b.n	80049f4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d002      	beq.n	800495a <HAL_SPI_Transmit+0x194>
 8004954:	8b7b      	ldrh	r3, [r7, #26]
 8004956:	2b01      	cmp	r3, #1
 8004958:	d147      	bne.n	80049ea <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	330c      	adds	r3, #12
 8004964:	7812      	ldrb	r2, [r2, #0]
 8004966:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800496c:	1c5a      	adds	r2, r3, #1
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004976:	b29b      	uxth	r3, r3
 8004978:	3b01      	subs	r3, #1
 800497a:	b29a      	uxth	r2, r3
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004980:	e033      	b.n	80049ea <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	689b      	ldr	r3, [r3, #8]
 8004988:	f003 0302 	and.w	r3, r3, #2
 800498c:	2b02      	cmp	r3, #2
 800498e:	d113      	bne.n	80049b8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	330c      	adds	r3, #12
 800499a:	7812      	ldrb	r2, [r2, #0]
 800499c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049a2:	1c5a      	adds	r2, r3, #1
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049ac:	b29b      	uxth	r3, r3
 80049ae:	3b01      	subs	r3, #1
 80049b0:	b29a      	uxth	r2, r3
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80049b6:	e018      	b.n	80049ea <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80049b8:	f7fe f882 	bl	8002ac0 <HAL_GetTick>
 80049bc:	4602      	mov	r2, r0
 80049be:	69fb      	ldr	r3, [r7, #28]
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	683a      	ldr	r2, [r7, #0]
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d803      	bhi.n	80049d0 <HAL_SPI_Transmit+0x20a>
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049ce:	d102      	bne.n	80049d6 <HAL_SPI_Transmit+0x210>
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d109      	bne.n	80049ea <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2201      	movs	r2, #1
 80049da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2200      	movs	r2, #0
 80049e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80049e6:	2303      	movs	r3, #3
 80049e8:	e02d      	b.n	8004a46 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049ee:	b29b      	uxth	r3, r3
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d1c6      	bne.n	8004982 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80049f4:	69fa      	ldr	r2, [r7, #28]
 80049f6:	6839      	ldr	r1, [r7, #0]
 80049f8:	68f8      	ldr	r0, [r7, #12]
 80049fa:	f000 f8bf 	bl	8004b7c <SPI_EndRxTxTransaction>
 80049fe:	4603      	mov	r3, r0
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d002      	beq.n	8004a0a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2220      	movs	r2, #32
 8004a08:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	689b      	ldr	r3, [r3, #8]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d10a      	bne.n	8004a28 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a12:	2300      	movs	r3, #0
 8004a14:	617b      	str	r3, [r7, #20]
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	617b      	str	r3, [r7, #20]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	617b      	str	r3, [r7, #20]
 8004a26:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2200      	movs	r2, #0
 8004a34:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d001      	beq.n	8004a44 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004a40:	2301      	movs	r3, #1
 8004a42:	e000      	b.n	8004a46 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004a44:	2300      	movs	r3, #0
  }
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	3720      	adds	r7, #32
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}

08004a4e <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8004a4e:	b480      	push	{r7}
 8004a50:	b083      	sub	sp, #12
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004a5c:	b2db      	uxtb	r3, r3
}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	370c      	adds	r7, #12
 8004a62:	46bd      	mov	sp, r7
 8004a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a68:	4770      	bx	lr
	...

08004a6c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b088      	sub	sp, #32
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	60f8      	str	r0, [r7, #12]
 8004a74:	60b9      	str	r1, [r7, #8]
 8004a76:	603b      	str	r3, [r7, #0]
 8004a78:	4613      	mov	r3, r2
 8004a7a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004a7c:	f7fe f820 	bl	8002ac0 <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a84:	1a9b      	subs	r3, r3, r2
 8004a86:	683a      	ldr	r2, [r7, #0]
 8004a88:	4413      	add	r3, r2
 8004a8a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004a8c:	f7fe f818 	bl	8002ac0 <HAL_GetTick>
 8004a90:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004a92:	4b39      	ldr	r3, [pc, #228]	@ (8004b78 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	015b      	lsls	r3, r3, #5
 8004a98:	0d1b      	lsrs	r3, r3, #20
 8004a9a:	69fa      	ldr	r2, [r7, #28]
 8004a9c:	fb02 f303 	mul.w	r3, r2, r3
 8004aa0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004aa2:	e054      	b.n	8004b4e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aaa:	d050      	beq.n	8004b4e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004aac:	f7fe f808 	bl	8002ac0 <HAL_GetTick>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	69bb      	ldr	r3, [r7, #24]
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	69fa      	ldr	r2, [r7, #28]
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d902      	bls.n	8004ac2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004abc:	69fb      	ldr	r3, [r7, #28]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d13d      	bne.n	8004b3e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	685a      	ldr	r2, [r3, #4]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004ad0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ada:	d111      	bne.n	8004b00 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ae4:	d004      	beq.n	8004af0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004aee:	d107      	bne.n	8004b00 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004afe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b08:	d10f      	bne.n	8004b2a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b18:	601a      	str	r2, [r3, #0]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b28:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2201      	movs	r2, #1
 8004b2e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2200      	movs	r2, #0
 8004b36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e017      	b.n	8004b6e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d101      	bne.n	8004b48 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004b44:	2300      	movs	r3, #0
 8004b46:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	3b01      	subs	r3, #1
 8004b4c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	689a      	ldr	r2, [r3, #8]
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	4013      	ands	r3, r2
 8004b58:	68ba      	ldr	r2, [r7, #8]
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	bf0c      	ite	eq
 8004b5e:	2301      	moveq	r3, #1
 8004b60:	2300      	movne	r3, #0
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	461a      	mov	r2, r3
 8004b66:	79fb      	ldrb	r3, [r7, #7]
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	d19b      	bne.n	8004aa4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004b6c:	2300      	movs	r3, #0
}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	3720      	adds	r7, #32
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}
 8004b76:	bf00      	nop
 8004b78:	20000010 	.word	0x20000010

08004b7c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b088      	sub	sp, #32
 8004b80:	af02      	add	r7, sp, #8
 8004b82:	60f8      	str	r0, [r7, #12]
 8004b84:	60b9      	str	r1, [r7, #8]
 8004b86:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	9300      	str	r3, [sp, #0]
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	2102      	movs	r1, #2
 8004b92:	68f8      	ldr	r0, [r7, #12]
 8004b94:	f7ff ff6a 	bl	8004a6c <SPI_WaitFlagStateUntilTimeout>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d007      	beq.n	8004bae <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ba2:	f043 0220 	orr.w	r2, r3, #32
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004baa:	2303      	movs	r3, #3
 8004bac:	e032      	b.n	8004c14 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004bae:	4b1b      	ldr	r3, [pc, #108]	@ (8004c1c <SPI_EndRxTxTransaction+0xa0>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a1b      	ldr	r2, [pc, #108]	@ (8004c20 <SPI_EndRxTxTransaction+0xa4>)
 8004bb4:	fba2 2303 	umull	r2, r3, r2, r3
 8004bb8:	0d5b      	lsrs	r3, r3, #21
 8004bba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004bbe:	fb02 f303 	mul.w	r3, r2, r3
 8004bc2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bcc:	d112      	bne.n	8004bf4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	9300      	str	r3, [sp, #0]
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	2180      	movs	r1, #128	@ 0x80
 8004bd8:	68f8      	ldr	r0, [r7, #12]
 8004bda:	f7ff ff47 	bl	8004a6c <SPI_WaitFlagStateUntilTimeout>
 8004bde:	4603      	mov	r3, r0
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d016      	beq.n	8004c12 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004be8:	f043 0220 	orr.w	r2, r3, #32
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	e00f      	b.n	8004c14 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d00a      	beq.n	8004c10 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	3b01      	subs	r3, #1
 8004bfe:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	689b      	ldr	r3, [r3, #8]
 8004c06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c0a:	2b80      	cmp	r3, #128	@ 0x80
 8004c0c:	d0f2      	beq.n	8004bf4 <SPI_EndRxTxTransaction+0x78>
 8004c0e:	e000      	b.n	8004c12 <SPI_EndRxTxTransaction+0x96>
        break;
 8004c10:	bf00      	nop
  }

  return HAL_OK;
 8004c12:	2300      	movs	r3, #0
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3718      	adds	r7, #24
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}
 8004c1c:	20000010 	.word	0x20000010
 8004c20:	165e9f81 	.word	0x165e9f81

08004c24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b082      	sub	sp, #8
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d101      	bne.n	8004c36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e041      	b.n	8004cba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d106      	bne.n	8004c50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2200      	movs	r2, #0
 8004c46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f7fd fe2c 	bl	80028a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2202      	movs	r2, #2
 8004c54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	3304      	adds	r3, #4
 8004c60:	4619      	mov	r1, r3
 8004c62:	4610      	mov	r0, r2
 8004c64:	f000 f950 	bl	8004f08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2201      	movs	r2, #1
 8004c84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004cb8:	2300      	movs	r3, #0
}
 8004cba:	4618      	mov	r0, r3
 8004cbc:	3708      	adds	r7, #8
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bd80      	pop	{r7, pc}

08004cc2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004cc2:	b580      	push	{r7, lr}
 8004cc4:	b084      	sub	sp, #16
 8004cc6:	af00      	add	r7, sp, #0
 8004cc8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	68db      	ldr	r3, [r3, #12]
 8004cd0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	691b      	ldr	r3, [r3, #16]
 8004cd8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	f003 0302 	and.w	r3, r3, #2
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d020      	beq.n	8004d26 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f003 0302 	and.w	r3, r3, #2
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d01b      	beq.n	8004d26 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f06f 0202 	mvn.w	r2, #2
 8004cf6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	699b      	ldr	r3, [r3, #24]
 8004d04:	f003 0303 	and.w	r3, r3, #3
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d003      	beq.n	8004d14 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d0c:	6878      	ldr	r0, [r7, #4]
 8004d0e:	f000 f8dc 	bl	8004eca <HAL_TIM_IC_CaptureCallback>
 8004d12:	e005      	b.n	8004d20 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	f000 f8ce 	bl	8004eb6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f000 f8df 	bl	8004ede <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	f003 0304 	and.w	r3, r3, #4
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d020      	beq.n	8004d72 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f003 0304 	and.w	r3, r3, #4
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d01b      	beq.n	8004d72 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f06f 0204 	mvn.w	r2, #4
 8004d42:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2202      	movs	r2, #2
 8004d48:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	699b      	ldr	r3, [r3, #24]
 8004d50:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d003      	beq.n	8004d60 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d58:	6878      	ldr	r0, [r7, #4]
 8004d5a:	f000 f8b6 	bl	8004eca <HAL_TIM_IC_CaptureCallback>
 8004d5e:	e005      	b.n	8004d6c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f000 f8a8 	bl	8004eb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f000 f8b9 	bl	8004ede <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	f003 0308 	and.w	r3, r3, #8
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d020      	beq.n	8004dbe <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	f003 0308 	and.w	r3, r3, #8
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d01b      	beq.n	8004dbe <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f06f 0208 	mvn.w	r2, #8
 8004d8e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2204      	movs	r2, #4
 8004d94:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	69db      	ldr	r3, [r3, #28]
 8004d9c:	f003 0303 	and.w	r3, r3, #3
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d003      	beq.n	8004dac <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004da4:	6878      	ldr	r0, [r7, #4]
 8004da6:	f000 f890 	bl	8004eca <HAL_TIM_IC_CaptureCallback>
 8004daa:	e005      	b.n	8004db8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f000 f882 	bl	8004eb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f000 f893 	bl	8004ede <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	f003 0310 	and.w	r3, r3, #16
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d020      	beq.n	8004e0a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	f003 0310 	and.w	r3, r3, #16
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d01b      	beq.n	8004e0a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f06f 0210 	mvn.w	r2, #16
 8004dda:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2208      	movs	r2, #8
 8004de0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	69db      	ldr	r3, [r3, #28]
 8004de8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d003      	beq.n	8004df8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f000 f86a 	bl	8004eca <HAL_TIM_IC_CaptureCallback>
 8004df6:	e005      	b.n	8004e04 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004df8:	6878      	ldr	r0, [r7, #4]
 8004dfa:	f000 f85c 	bl	8004eb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f000 f86d 	bl	8004ede <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	f003 0301 	and.w	r3, r3, #1
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d00c      	beq.n	8004e2e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	f003 0301 	and.w	r3, r3, #1
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d007      	beq.n	8004e2e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f06f 0201 	mvn.w	r2, #1
 8004e26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f000 f83a 	bl	8004ea2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d00c      	beq.n	8004e52 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d007      	beq.n	8004e52 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004e4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e4c:	6878      	ldr	r0, [r7, #4]
 8004e4e:	f000 f98d 	bl	800516c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d00c      	beq.n	8004e76 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d007      	beq.n	8004e76 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004e6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	f000 f83e 	bl	8004ef2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	f003 0320 	and.w	r3, r3, #32
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d00c      	beq.n	8004e9a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	f003 0320 	and.w	r3, r3, #32
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d007      	beq.n	8004e9a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f06f 0220 	mvn.w	r2, #32
 8004e92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e94:	6878      	ldr	r0, [r7, #4]
 8004e96:	f000 f95f 	bl	8005158 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e9a:	bf00      	nop
 8004e9c:	3710      	adds	r7, #16
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bd80      	pop	{r7, pc}

08004ea2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ea2:	b480      	push	{r7}
 8004ea4:	b083      	sub	sp, #12
 8004ea6:	af00      	add	r7, sp, #0
 8004ea8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004eaa:	bf00      	nop
 8004eac:	370c      	adds	r7, #12
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb4:	4770      	bx	lr

08004eb6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004eb6:	b480      	push	{r7}
 8004eb8:	b083      	sub	sp, #12
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ebe:	bf00      	nop
 8004ec0:	370c      	adds	r7, #12
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec8:	4770      	bx	lr

08004eca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004eca:	b480      	push	{r7}
 8004ecc:	b083      	sub	sp, #12
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004ed2:	bf00      	nop
 8004ed4:	370c      	adds	r7, #12
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004edc:	4770      	bx	lr

08004ede <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ede:	b480      	push	{r7}
 8004ee0:	b083      	sub	sp, #12
 8004ee2:	af00      	add	r7, sp, #0
 8004ee4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ee6:	bf00      	nop
 8004ee8:	370c      	adds	r7, #12
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr

08004ef2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ef2:	b480      	push	{r7}
 8004ef4:	b083      	sub	sp, #12
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004efa:	bf00      	nop
 8004efc:	370c      	adds	r7, #12
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr
	...

08004f08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b085      	sub	sp, #20
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	4a46      	ldr	r2, [pc, #280]	@ (8005034 <TIM_Base_SetConfig+0x12c>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d013      	beq.n	8004f48 <TIM_Base_SetConfig+0x40>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f26:	d00f      	beq.n	8004f48 <TIM_Base_SetConfig+0x40>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	4a43      	ldr	r2, [pc, #268]	@ (8005038 <TIM_Base_SetConfig+0x130>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d00b      	beq.n	8004f48 <TIM_Base_SetConfig+0x40>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	4a42      	ldr	r2, [pc, #264]	@ (800503c <TIM_Base_SetConfig+0x134>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d007      	beq.n	8004f48 <TIM_Base_SetConfig+0x40>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	4a41      	ldr	r2, [pc, #260]	@ (8005040 <TIM_Base_SetConfig+0x138>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d003      	beq.n	8004f48 <TIM_Base_SetConfig+0x40>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	4a40      	ldr	r2, [pc, #256]	@ (8005044 <TIM_Base_SetConfig+0x13c>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d108      	bne.n	8004f5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	68fa      	ldr	r2, [r7, #12]
 8004f56:	4313      	orrs	r3, r2
 8004f58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	4a35      	ldr	r2, [pc, #212]	@ (8005034 <TIM_Base_SetConfig+0x12c>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d02b      	beq.n	8004fba <TIM_Base_SetConfig+0xb2>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f68:	d027      	beq.n	8004fba <TIM_Base_SetConfig+0xb2>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	4a32      	ldr	r2, [pc, #200]	@ (8005038 <TIM_Base_SetConfig+0x130>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d023      	beq.n	8004fba <TIM_Base_SetConfig+0xb2>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	4a31      	ldr	r2, [pc, #196]	@ (800503c <TIM_Base_SetConfig+0x134>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d01f      	beq.n	8004fba <TIM_Base_SetConfig+0xb2>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	4a30      	ldr	r2, [pc, #192]	@ (8005040 <TIM_Base_SetConfig+0x138>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d01b      	beq.n	8004fba <TIM_Base_SetConfig+0xb2>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	4a2f      	ldr	r2, [pc, #188]	@ (8005044 <TIM_Base_SetConfig+0x13c>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d017      	beq.n	8004fba <TIM_Base_SetConfig+0xb2>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	4a2e      	ldr	r2, [pc, #184]	@ (8005048 <TIM_Base_SetConfig+0x140>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d013      	beq.n	8004fba <TIM_Base_SetConfig+0xb2>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4a2d      	ldr	r2, [pc, #180]	@ (800504c <TIM_Base_SetConfig+0x144>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d00f      	beq.n	8004fba <TIM_Base_SetConfig+0xb2>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4a2c      	ldr	r2, [pc, #176]	@ (8005050 <TIM_Base_SetConfig+0x148>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d00b      	beq.n	8004fba <TIM_Base_SetConfig+0xb2>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	4a2b      	ldr	r2, [pc, #172]	@ (8005054 <TIM_Base_SetConfig+0x14c>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d007      	beq.n	8004fba <TIM_Base_SetConfig+0xb2>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	4a2a      	ldr	r2, [pc, #168]	@ (8005058 <TIM_Base_SetConfig+0x150>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d003      	beq.n	8004fba <TIM_Base_SetConfig+0xb2>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	4a29      	ldr	r2, [pc, #164]	@ (800505c <TIM_Base_SetConfig+0x154>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d108      	bne.n	8004fcc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	68db      	ldr	r3, [r3, #12]
 8004fc6:	68fa      	ldr	r2, [r7, #12]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	695b      	ldr	r3, [r3, #20]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	68fa      	ldr	r2, [r7, #12]
 8004fde:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	689a      	ldr	r2, [r3, #8]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	681a      	ldr	r2, [r3, #0]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	4a10      	ldr	r2, [pc, #64]	@ (8005034 <TIM_Base_SetConfig+0x12c>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d003      	beq.n	8005000 <TIM_Base_SetConfig+0xf8>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	4a12      	ldr	r2, [pc, #72]	@ (8005044 <TIM_Base_SetConfig+0x13c>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d103      	bne.n	8005008 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	691a      	ldr	r2, [r3, #16]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2201      	movs	r2, #1
 800500c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	691b      	ldr	r3, [r3, #16]
 8005012:	f003 0301 	and.w	r3, r3, #1
 8005016:	2b01      	cmp	r3, #1
 8005018:	d105      	bne.n	8005026 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	691b      	ldr	r3, [r3, #16]
 800501e:	f023 0201 	bic.w	r2, r3, #1
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	611a      	str	r2, [r3, #16]
  }
}
 8005026:	bf00      	nop
 8005028:	3714      	adds	r7, #20
 800502a:	46bd      	mov	sp, r7
 800502c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005030:	4770      	bx	lr
 8005032:	bf00      	nop
 8005034:	40010000 	.word	0x40010000
 8005038:	40000400 	.word	0x40000400
 800503c:	40000800 	.word	0x40000800
 8005040:	40000c00 	.word	0x40000c00
 8005044:	40010400 	.word	0x40010400
 8005048:	40014000 	.word	0x40014000
 800504c:	40014400 	.word	0x40014400
 8005050:	40014800 	.word	0x40014800
 8005054:	40001800 	.word	0x40001800
 8005058:	40001c00 	.word	0x40001c00
 800505c:	40002000 	.word	0x40002000

08005060 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005060:	b480      	push	{r7}
 8005062:	b085      	sub	sp, #20
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005070:	2b01      	cmp	r3, #1
 8005072:	d101      	bne.n	8005078 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005074:	2302      	movs	r3, #2
 8005076:	e05a      	b.n	800512e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2201      	movs	r2, #1
 800507c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2202      	movs	r2, #2
 8005084:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800509e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	68fa      	ldr	r2, [r7, #12]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	68fa      	ldr	r2, [r7, #12]
 80050b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a21      	ldr	r2, [pc, #132]	@ (800513c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d022      	beq.n	8005102 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050c4:	d01d      	beq.n	8005102 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a1d      	ldr	r2, [pc, #116]	@ (8005140 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d018      	beq.n	8005102 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a1b      	ldr	r2, [pc, #108]	@ (8005144 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d013      	beq.n	8005102 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a1a      	ldr	r2, [pc, #104]	@ (8005148 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d00e      	beq.n	8005102 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a18      	ldr	r2, [pc, #96]	@ (800514c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d009      	beq.n	8005102 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a17      	ldr	r2, [pc, #92]	@ (8005150 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d004      	beq.n	8005102 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a15      	ldr	r2, [pc, #84]	@ (8005154 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d10c      	bne.n	800511c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005108:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	68ba      	ldr	r2, [r7, #8]
 8005110:	4313      	orrs	r3, r2
 8005112:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	68ba      	ldr	r2, [r7, #8]
 800511a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2201      	movs	r2, #1
 8005120:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2200      	movs	r2, #0
 8005128:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800512c:	2300      	movs	r3, #0
}
 800512e:	4618      	mov	r0, r3
 8005130:	3714      	adds	r7, #20
 8005132:	46bd      	mov	sp, r7
 8005134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005138:	4770      	bx	lr
 800513a:	bf00      	nop
 800513c:	40010000 	.word	0x40010000
 8005140:	40000400 	.word	0x40000400
 8005144:	40000800 	.word	0x40000800
 8005148:	40000c00 	.word	0x40000c00
 800514c:	40010400 	.word	0x40010400
 8005150:	40014000 	.word	0x40014000
 8005154:	40001800 	.word	0x40001800

08005158 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005158:	b480      	push	{r7}
 800515a:	b083      	sub	sp, #12
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005160:	bf00      	nop
 8005162:	370c      	adds	r7, #12
 8005164:	46bd      	mov	sp, r7
 8005166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516a:	4770      	bx	lr

0800516c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800516c:	b480      	push	{r7}
 800516e:	b083      	sub	sp, #12
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005174:	bf00      	nop
 8005176:	370c      	adds	r7, #12
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr

08005180 <memset>:
 8005180:	4402      	add	r2, r0
 8005182:	4603      	mov	r3, r0
 8005184:	4293      	cmp	r3, r2
 8005186:	d100      	bne.n	800518a <memset+0xa>
 8005188:	4770      	bx	lr
 800518a:	f803 1b01 	strb.w	r1, [r3], #1
 800518e:	e7f9      	b.n	8005184 <memset+0x4>

08005190 <__libc_init_array>:
 8005190:	b570      	push	{r4, r5, r6, lr}
 8005192:	4d0d      	ldr	r5, [pc, #52]	@ (80051c8 <__libc_init_array+0x38>)
 8005194:	4c0d      	ldr	r4, [pc, #52]	@ (80051cc <__libc_init_array+0x3c>)
 8005196:	1b64      	subs	r4, r4, r5
 8005198:	10a4      	asrs	r4, r4, #2
 800519a:	2600      	movs	r6, #0
 800519c:	42a6      	cmp	r6, r4
 800519e:	d109      	bne.n	80051b4 <__libc_init_array+0x24>
 80051a0:	4d0b      	ldr	r5, [pc, #44]	@ (80051d0 <__libc_init_array+0x40>)
 80051a2:	4c0c      	ldr	r4, [pc, #48]	@ (80051d4 <__libc_init_array+0x44>)
 80051a4:	f000 f826 	bl	80051f4 <_init>
 80051a8:	1b64      	subs	r4, r4, r5
 80051aa:	10a4      	asrs	r4, r4, #2
 80051ac:	2600      	movs	r6, #0
 80051ae:	42a6      	cmp	r6, r4
 80051b0:	d105      	bne.n	80051be <__libc_init_array+0x2e>
 80051b2:	bd70      	pop	{r4, r5, r6, pc}
 80051b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80051b8:	4798      	blx	r3
 80051ba:	3601      	adds	r6, #1
 80051bc:	e7ee      	b.n	800519c <__libc_init_array+0xc>
 80051be:	f855 3b04 	ldr.w	r3, [r5], #4
 80051c2:	4798      	blx	r3
 80051c4:	3601      	adds	r6, #1
 80051c6:	e7f2      	b.n	80051ae <__libc_init_array+0x1e>
 80051c8:	08006470 	.word	0x08006470
 80051cc:	08006470 	.word	0x08006470
 80051d0:	08006470 	.word	0x08006470
 80051d4:	08006474 	.word	0x08006474

080051d8 <memcpy>:
 80051d8:	440a      	add	r2, r1
 80051da:	4291      	cmp	r1, r2
 80051dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80051e0:	d100      	bne.n	80051e4 <memcpy+0xc>
 80051e2:	4770      	bx	lr
 80051e4:	b510      	push	{r4, lr}
 80051e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80051ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 80051ee:	4291      	cmp	r1, r2
 80051f0:	d1f9      	bne.n	80051e6 <memcpy+0xe>
 80051f2:	bd10      	pop	{r4, pc}

080051f4 <_init>:
 80051f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051f6:	bf00      	nop
 80051f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051fa:	bc08      	pop	{r3}
 80051fc:	469e      	mov	lr, r3
 80051fe:	4770      	bx	lr

08005200 <_fini>:
 8005200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005202:	bf00      	nop
 8005204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005206:	bc08      	pop	{r3}
 8005208:	469e      	mov	lr, r3
 800520a:	4770      	bx	lr
