Optimizing two-phase, level-clocked circuitry