Mike Benjamin , Daniel Geist , Alan Hartman , Gerard Mas , Ralph Smeets , Yaron Wolfsthal, A study in coverage-driven test generation, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.970-975, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.310108]
Marc Boul , Zeljko Zilic, Generating Hardware Assertion Checkers: For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring, Springer Publishing Company, Incorporated, 2008
Gianpiero Cabodi and Sergio Nocco. 2011. Optimized model checking of multiple properties. In Proceedings of the Design, Automation and Test in Europe Conference (DATE'11). 1--4.
Mingsong Chen , Prabhat Mishra, Functional test generation using efficient property clustering and learning techniques, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.3, p.396-404, March 2010[doi>10.1109/TCAD.2010.2041846]
Mingsong Chen , Prabhat Mishra, Property Learning Techniques for Efficient Generation of Directed Tests, IEEE Transactions on Computers, v.60 n.6, p.852-864, June 2011[doi>10.1109/TC.2011.49]
An-Che Cheng, Chia-Chih Yen, and Jing-Yang Jou. 2012. A formal method to improve system verilog functional coverage. In Proceedings of the International High Level Design Validation, and Test Workshop (HLDVT'12). 56--63.
Sayantan Das , Rizi Mohanty , Pallab Dasgupta , P. P. Chakrabarti, Synthesis of system verilog assertions, Proceedings of the conference on Design, automation and test in Europe: Designers' forum, March 06-10, 2006, Munich, Germany
Niklas Een , Alan Mishchenko , Nina Amla, A single-instance incremental SAT formulation of proof- and counterexample-based abstraction, Proceedings of the 2010 Conference on Formal Methods in Computer-Aided Design, October 20-23, 2010, Lugano, Switzerland
Niklas Eén and Niklas Sörensson. 2003a. An extensible sat-solver. In Proceedings of the 6<sup>th</sup> International Conference on Theory and Applications of Satisfiability Testing (SAT'03). 502--518.
Niklas Eén and Niklas Sörensson. 2003b. Temporal induction by incremental sat solving. Electron. Not. Theor. Comput. Sci. 89, 4, 543--560.
R. Fraer , S. Ikram , G. Kamhi , T. Leonard , A. Mokkedem, Accelerated verification of RTL assertions based on satisfiability solvers, Proceedings of the Seventh IEEE International High-Level Design Validation and Test Workshop, p.107, October 27-29, 2002
Anders Franzén , Alessandro Cimatti , Alexander Nadel , Roberto Sebastiani , Jonathan Shalev, Applying SMT in symbolic execution of microcode, Proceedings of the 2010 Conference on Formal Methods in Computer-Aided Design, October 20-23, 2010, Lugano, Switzerland
J. N. Hooker, Solving the incremental satisfiability problem, Journal of Logic Programming, v.15 n.1-2, p.177-186, Jan. 1993[doi>10.1016/0743-1066(93)90018-C]
IEEE Std. 2013. IEEE standard for systemverilog--Unified hardware design, specification, and verification language. IEEE Std 1800-2012 (revision of ieee std 1800-2009). 1--1315. http://dx.doi.org/10.1109/IEEESTD.2013.6469140.
ITC'99 Benchmark. 1999. ITC'99 benchmark homepage. http://www.cerc.utexas.edu/itc99-benchmarks/bench.html.
HoonSang Jin , Fabio Somenzi, An Incremental Algorithm to Check Satisfiability for Bounded Model Checking, Electronic Notes in Theoretical Computer Science (ENTCS), v.119 n.2, p.51-65, March, 2005[doi>10.1016/j.entcs.2004.06.062]
Ivan Kastelan , Zoran Krajacevic, Synthesizable SystemVerilog Assertions as a Methodology for SoC, Proceedings of the 2009 First IEEE Eastern European Conference on the Engineering of Computer Based Systems, p.120-127, September 07-08, 2009[doi>10.1109/ECBS-EERC.2009.19]
Zurab Khasidashvili , Alexander Nadel, Implicative simultaneous satisfiability and applications, Proceedings of the 7th international Haifa Verification conference on Hardware and Software: verification and testing, December 06-08, 2011, Haifa, Israel[doi>10.1007/978-3-642-34188-5_9]
Zurab Khasidashvili , Alexander Nadel , Amit Palti , Ziyad Hanna, Simultaneous SAT-Based model checking of safety properties, Proceedings of the First Haifa international conference on Hardware and Software Verification and Testing, November 13-16, 2005, Haifa, Israel[doi>10.1007/11678779_5]
Jiang Long , Andrew Seawright, Synthesizing SVA local variables for formal verification, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278500]
Biruk Mammo , Debapriya Chatterjee , Dmitry Pidan , Amir Nahir , Avi Ziv , Ronny Morad , Valeria Bertacco, Approximating checkers for simulation acceleration, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
João P. Marques-Silva , Karem A. Sakallah, GRASP: A Search Algorithm for Propositional Satisfiability, IEEE Transactions on Computers, v.48 n.5, p.506-521, May 1999[doi>10.1109/12.769433]
Joao P.  Marques Silva , Karem A. Sakallah, Robust Search Algorithms for Test Pattern Generation, Proceedings of the 27th International Symposium on Fault-Tolerant Computing (FTCS '97), p.152, June 25-27, 1997
Martin Davis , George Logemann , Donald Loveland, A machine program for theorem-proving, Communications of the ACM, v.5 n.7, p.394-397, July 1962[doi>10.1145/368273.368557]
Martin Davis , Hilary Putnam, A Computing Procedure for Quantification Theory, Journal of the ACM (JACM), v.7 n.3, p.201-215, July 1960[doi>10.1145/321033.321034]
MathSAT. 2013. The mathsat 5 smt solver. http://mathsat.fbk.eu/.
Mentor Graphics. 2013. Coverage cookbook. https://verificationacademy.com/cookbook/coverage.
Matthew W. Moskewicz , Conor F. Madigan , Ying Zhao , Lintao Zhang , Sharad Malik, Chaff: engineering an efficient SAT solver, Proceedings of the 38th annual Design Automation Conference, p.530-535, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379017]
Y. Novikov , E. Goldberg, An efficient learning procedure for multiple implication checks, Proceedings of the conference on Design, automation and test in Europe, p.127-135, March 2001, Munich, Germany
Xiaoke Qin , Mingsong Chen , Prabhat Mishra, Synchronized Generation of Directed Tests Using Satisfiability Solving, Proceedings of the 2010 23rd International Conference on VLSI Design, p.351-356, January 03-07, 2010[doi>10.1109/VLSI.Design.2010.47]
Xiaoke Qin , Prabhat Mishra, Directed test generation for validation of multicore architectures, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.3, p.1-21, June 2012[doi>10.1145/2209291.2209297]
Ofer Strichman, Accelerating Bounded Model Checking of Safety Properties, Formal Methods in System Design, v.24 n.1, p.5-24, January 2004[doi>10.1023/B:FORM.0000004785.67232.f8]
Grigorii S. Tseitin. 1970. On the complexity of derivation in propositional calculus. In Studies in Constructive Mathematics and Mathematical Logic, Part II, Consultants Bureau, 115--125.
Jesse Whittemore , Joonyoung Kim , Karem Sakallah, SATIRE: a new incremental satisfiability engine, Proceedings of the 38th annual Design Automation Conference, p.542-545, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379019]
Robert Wille , Görschwin Fey , Marc Messing , Gerhard Angst , Lothar Linhard , Rolf Drechsler, Identifying a Subset of System Verilog Assertions for Efficient Bounded Model Checking, Proceedings of the 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools, p.542-549, September 03-05, 2008[doi>10.1109/DSD.2008.53]
Bo-Han Wu , Chun-Ju Yang , Chia-Cheng Tso , Chung-Yang (Ric) Huang, Toward an extremely-high-throughput and even-distribution pattern generator for the constrained random simulation techniques, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
Shuo Yang , Robert Wille , Daniel Grobe , Rolf Drechler, Coverage-Driven Stimuli Generation, Proceedings of the 2012 15th Euromicro Conference on Digital System Design, p.525-528, September 05-08, 2012[doi>10.1109/DSD.2012.37]
Shuo Yang , Robert Wille , Daniel Groβe , Rolf Drechsler, Minimal Stimuli Generation in Simulation-Based Verification, Proceedings of the 2013 Euromicro Conference on Digital System Design, p.439-444, September 04-06, 2013[doi>10.1109/DSD.2013.55]
Hu-Hsi Yeh , Chung-Yang (Ric) Huang, Automatic constraint generation for guided random simulation, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Jun Yuan , Carl Pixley , Adnan Aziz, Constraint-Based Verification, Springer-Verlag New York, Inc., Secaucus, NJ, 2006
Ramin Zabih and David Mcallester. 1988. A rearrangement search strategy for determining propositional satisfiability. In Proceedings of the National Conference on Artificial Intelligence. 155--160.
