%______________________________________________________________________________________________________________________
% @brief    LaTeX2e Resume for Kamil K Wojcicki
\documentclass[margin]{resume}


%______________________________________________________________________________________________________________________
\begin{document}
\name{\large Muralidaran Vijayaraghavan}
\begin{resume}

    %__________________________________________________________________________________________________________________
    % Contact Information
    \section{\mysidestyle Contact\\Information}

    32 Vassar Street 32-G822, Cambridge MA 02139   \hfill Mobile: +1 408 839 3356          \\
    Homepage: http://people.csail.mit.edu/vmurali     \hfill Email: vmurali@csail.mit.edu    \\

    \vspace{-5mm}
    %__________________________________________________________________________________________________________________
    % Interests
    \section{\mysidestyle Interests}

    Formal Verification, Computer Architecture, Concurrent Systems, Programming Languages, Proof Assistants\\

    \vspace{-5mm}

    \section{\mysidestyle Programming Languages}
    Haskell, C, C++\\
    \emph{HDLs:} Verilog, System Verilog, Bluespec\\
    \emph{Proof Assistants:} Coq\\

    \vspace{-5mm}
    \section{\mysidestyle Work\\Experience}
   
    \textbf{Postdoctoral Associate}, CSAIL, MIT, under Adam Chlipala \hfill \textbf{Current}\\

    \vspace{-5mm}
    
    \textbf{Research Intern}, IBM T.J. Watson, NY, under K. Ekanadham \hfill \textbf{Summer 2010}\\ 
%    Developed a high-level language for writing synchronous hardware modules,
    %    and a tool to convert them automatically to latency-tolerant modules.

    \vspace{-5mm}

    \textbf{Research Intern}, Intel VSSAD group, MA under J. Emer \hfill \textbf{Summers 2007, 2008}\\
%    Helped develop \emph{HASim}, for building FGPA-based performance
%          models for faster simulations and performance studies. Built an out-of-order superscalar
%          processors based on MIPS R10000 using this infrastructure. 
    %__________________________________________________________________________________________________________________
    % Education
    \vspace{-5mm}
    \section{\mysidestyle Education}
    Ph.D., EECS, MIT, Cambridge MA \hfill \textbf{GPA: 5.0/5.0 \textit{Feb 2016}}
    \begin{list2}
    \item[] \emph{Thesis:} Modular Verification of Hardware Systems
    \item[] \emph{Supervisors:} Arvind, Adam Chlipala
    \end{list2}
    S.M., EECS, MIT, Cambridge MA \hfill \textbf{GPA: 5.0/5.0 \textit{Feb 2009}}\\
    B.Tech., CS, IIT Madras, Chennai India \hfill \textbf{GPA: 9.53/10 \textit{June 2006}}\\
    %% \textbf{Massachusetts Institute of Technology}, Cambridge, MA \\
    %% %\vspace{-2mm}
    %% Ph.D., Electrical Engineering and Computer Science, 
    %% \vspace{-2mm}
    %% \begin{list2}
    %%     \item Thesis topic: \textit{Modular Verification of Hardware Systems}
    %%     \item Advisor:  Prof. Arvind, Assoc. Prof. Adam Chlipala
%				\item The advent of highly concurrent, large scale distributed systems,
%dramatically increases the impact of low-probability concurrency bugs. Because
%of this, it is increasingly important that real systems are formally verified.
%Current formal verification approaches can be divided into two categories: ones
%which are highly automated but requires state space exploration limiting its
%scalability (model checking), and those which are fully scalable but require
%significant human intervention to provide deep insights and guide the tool
%towards a complete proof (theorem proving).
%This thesis lowers the human effort of theorem proving for distributed systems.
%The verification of a system is factored into a generic reusable library
%conveying the key insights of the domain, and the implementation-specific details.
%This effectively provides a domain-specific reusable verification system which
%can naturally fit into a designer's tool flow.
%This is shown concretely in the context of cache coherence protocols, memory
%models, and their implementations.

% There are two components in this thesis. The first component
%involves using Coq to model realistic directory-based hierarchical invalidation
%cache coherence protocols, and realistic speculating out-of-order processors,
%verifying each component separately and composing both the design and proofs of
%these individual components. The second part involves establishing an
%equivalence between operational semantics of parameterized hardware with
%axiomatic semantics of memory models. This establishes a bijective relation: the correct
%specification that system designers should use in order to implement a
%particular axiomatic memory model semantics, and the exact axiomatic semantics
%that a particular system would obey, enabling programmers to reason about their programs.
    %% \end{list2}
    %% \vspace{-2mm}
    %% S.M., Electrical Engineering and Computer Science, \hfill \textbf{GPA: 5.0/5.0 \textit{Feb 2009}}\\
    %% \vspace{-2mm}
    %% \begin{list2}
    %%     \item Thesis topic: \textit{Theory of composable latency-insensitive refinements}
    %%     \item Advisor:  Prof. Arvind
    %% \end{list2}
    %% \vspace{-2mm}
    %% \textbf{Indian Institute of Technology, Madras}, Chennai, India\\
    %% B.Tech., Computer Science and Engineering, \hfill \textbf{GPA: 9.53/10.0 \textit{June 2006}}\\
    \vspace{-5mm}


    %__________________________________________________________________________________________________________________
    % Professional Experience
    %\vspace{-9mm}
    %__________________________________________________________________________________________________________________
    % Publications
    \section{\mysidestyle Selected Publications}
    Choi J., {Vijayaraghavan, M.}, Sherman B., Chlipala A., Arvind ``Kami: A Platform for High-Level Parametric Hardware Specification and Its Modular Verification'' \textit{ICFP 2017}

    \vspace{-2mm}
    Zhang S., {Vijayaraghavan, M.}, Arvind ``Weak Memory Models: Balancing Definitional Simplicity and Implementation Flexibility'' \textit{PACT 2017}

    \vspace{-2mm}
    {Vijayaraghavan, M.}, Chlipala, A., Arvind, Dave, N.
    ``Modular Deductive Verification of Multiprocessor Hardware Designs'' \textit{CAV 2015}

    \vspace{-2mm}
    Yu, X., {Vijayaraghavan, M.}, Devadas, S.
    ``A Proof of Correctness for the Tardis Cache Coherence Protocol'' \textit{CoRR arXiv:1505.06459 2015}

    \vspace{-2mm}
    Karczmarek, M., Arvind, {Vijayaraghavan, M.}
    ``A new synthesis procedure for atomic rules containing multi-cycle function blocks'' \textit{MEMOCODE 2014}

    \vspace{-2mm}
    {Vijayaraghavan, M.}, Dave, N., Arvind.
    ``Distributed Modular Hardware Compilation of Guarded Atomic Actions'' \textit{MEMOCODE 2013}

    \vspace{-2mm}
    Khan, A., {Vijayaraghavan, M.}, Boyd-Wickizer, S., Arvind.``Fast and cycle-accurate modeling of 
    a multicore processor''
    \textit {ISPASS 2012}

    \vspace{-2mm}
    Khan, A., {Vijayaraghavan, M.}, Arvind. ``A general technique for deterministic model-cycle-level debugging''
    \textit{MEMOCODE 2012}

    \vspace{-2mm}
    Pellauer, M., {Vijayaraghavan, M.}, Adler, M., Arvind, Emer, J. S.
    ``A-Port Networks: Preserving the Timed Behavior of Synchronous Systems for
    Modeling on FPGAs'' \textit{TRETS (2009)}
    %% \item Pellauer, M., Agarwal, A., Khan, A., Ng, M. C., \textbf{Vijayaraghavan, M.}, Brewer, F., Emer, J. S. 
    %% ``Design contest overview: Combined architecture for network stream categorization and intrusion detection (CANSCID)''
    %% \textit{MEMOCODE 2010}
    %% \item Agarwal, A., Dave, N., Fleming, K., Khan, A., King, M., Ng, M. C., \textbf{Vijayaraghavan M.} ``
    %% Implementing a fast cartesian-polar matrix interpolator'' \textit{MEMOCODE 2009}
    %% \item \textbf{Vijayaraghavan, M.}, Arvind. ``Bounded Dataflow Networks and
    %% Latency-Insensitive circuits'' \textit{MEMOCODE 2009}
    %% \item Pellauer, M.,
    %% \textbf{Vijayaraghavan, M.}, Adler, M., Arvind, Emer, J. S. ``A-Ports: an
    %% efficient abstraction for cycle-accurate performance models on FPGAs''
    %% \textit{FPGA 2008}
    %% \item Pellauer, M., \textbf{Vijayaraghavan, M.}, Adler, M., Arvind, Emer,
    %% J. S. ``Quick Performance Models Quickly: Closely-Coupled Partitioned
    %% Simulation on FPGAs'' \textit{ISPASS 2008}
    %% \item Fleming, K., King, M., Ng, M. C., Khan, A., \textbf{Vijayaraghavan, M.} ``High-throughput Pipelined Mergesort'' \textit{MEMOCODE 2008}
    %% \item Ng, M. C., \textbf{Vijayaraghavan, M.}, Dave, N., Arvind, Raghavan, G., Hicks, J. ``From WiFi to WiMAX: Techniques for High-Level IP Reuse across Different OFDM Protocols'' \textit{MEMOCODE 2007}
    %% \item Dave, N., Fleming, K., King, M., Pellauer, M., \textbf{Vijayaraghavan, M.} ``Hardware Acceleration of Matrix Multiplication on a Xilinx FPGA'' \textit{MEMOCODE 2007}

	\section{\mysidestyle Patent}
	Hardware synthesis from multicycle rules, Patent number: 8350594, Inventors: Michal Karczmarek, Arvind Mithal, Muralidaran Vijayaraghavan, Assignee: Massachusetts Institute of Technology

%	\section{\mysidestyle Popular articles referring to my work}
%	\begin{enumerate}
%	\item http://www.bluespec.com/news/Memocode2007.htm (memocode design contest 2007)
%	\item http://www.bluespec.com/news/MEMOCODE-2008.htm (memocode design contest 2008)
%	\item http://lambda-the-ultimate.org/node/2881 (memocode design contest 2007/08)
%	\item http://news.mit.edu/2012/hardware-testing-multicore-0413 (FPGA-based PowerPC simulator)
%	\end{enumerate}
%
%    %__________________________________________________________________________________________________________________
    %Honours and Awards
  %%   \section{\mysidestyle Honours and Awards} 

  %%       \begin{itemize}
  %% \item Winner of MEMOCODE design contests in 2007, 2008, 2009 and 2010
  %% \item All India Rank 15 in the Joint Entrance Examination for admission into IITs, June 2002
  %% \item Highest GPA in the Department of Computer Science and Engineering at IIT Madras, June 2003
  %% \end{itemize}


\end{resume}
\end{document}


%______________________________________________________________________________________________________________________
% EOF

