#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat May 04 20:09:58 2019
# Process ID: 20084
# Current directory: F:/2019spring/codex/lab5/lab5.runs/synth_1
# Command line: vivado.exe -log DDU.vds -mode batch -messageDb vivado.pb -notrace -source DDU.tcl
# Log file: F:/2019spring/codex/lab5/lab5.runs/synth_1/DDU.vds
# Journal file: F:/2019spring/codex/lab5/lab5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DDU.tcl -notrace
Command: synth_design -top DDU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5468 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 306.398 ; gain = 99.160
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DDU' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DDU.v:47]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [F:/2019spring/codex/lab5/lab5.runs/synth_1/.Xil/Vivado-20084-LAPTOP-1QU5OR1V/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [F:/2019spring/codex/lab5/lab5.runs/synth_1/.Xil/Vivado-20084-LAPTOP-1QU5OR1V/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'seg_ctrl' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DDU.v:21]
INFO: [Synth 8-256] done synthesizing module 'seg_ctrl' (2#1) [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DDU.v:21]
INFO: [Synth 8-638] synthesizing module 'processor' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/PC.v:23]
WARNING: [Synth 8-567] referenced signal 'pcinit' should be on the sensitivity list [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/PC.v:29]
WARNING: [Synth 8-567] referenced signal 'ipc' should be on the sensitivity list [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/PC.v:29]
INFO: [Synth 8-256] done synthesizing module 'PC' (3#1) [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'controlunit' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:23]
INFO: [Synth 8-638] synthesizing module 'DFlipFlop' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:34]
INFO: [Synth 8-256] done synthesizing module 'DFlipFlop' (4#1) [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:34]
INFO: [Synth 8-638] synthesizing module 'NextState' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:45]
INFO: [Synth 8-155] case statement is not full and has no default [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:67]
INFO: [Synth 8-155] case statement is not full and has no default [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:51]
INFO: [Synth 8-256] done synthesizing module 'NextState' (5#1) [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:45]
WARNING: [Synth 8-689] width (1) of port connection 'opcode' does not match port width (6) of module 'NextState' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:30]
INFO: [Synth 8-638] synthesizing module 'OutPutFunc' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:89]
INFO: [Synth 8-256] done synthesizing module 'OutPutFunc' (6#1) [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:83]
WARNING: [Synth 8-3848] Net opcode in module/entity controlunit does not have driver. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:30]
WARNING: [Synth 8-3848] Net reset in module/entity controlunit does not have driver. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:29]
INFO: [Synth 8-256] done synthesizing module 'controlunit' (7#1) [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'OpCode' does not match port width (6) of module 'controlunit' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:39]
INFO: [Synth 8-638] synthesizing module 'DataSelector_2to1_32' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DataSelector.v:60]
INFO: [Synth 8-256] done synthesizing module 'DataSelector_2to1_32' (8#1) [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DataSelector.v:60]
INFO: [Synth 8-638] synthesizing module 'Mem' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:23]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [F:/2019spring/codex/lab5/lab5.runs/synth_1/.Xil/Vivado-20084-LAPTOP-1QU5OR1V/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_0' (9#1) [F:/2019spring/codex/lab5/lab5.runs/synth_1/.Xil/Vivado-20084-LAPTOP-1QU5OR1V/realtime/dist_mem_gen_0_stub.v:6]
WARNING: [Synth 8-567] referenced signal 'lord' should be on the sensitivity list [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:43]
WARNING: [Synth 8-567] referenced signal 'MemRead' should be on the sensitivity list [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:43]
WARNING: [Synth 8-567] referenced signal 'MemWrite' should be on the sensitivity list [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:43]
WARNING: [Synth 8-567] referenced signal 'Writedata' should be on the sensitivity list [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:43]
INFO: [Synth 8-256] done synthesizing module 'Mem' (10#1) [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:23]
INFO: [Synth 8-638] synthesizing module 'InsReg' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:39]
WARNING: [Synth 8-567] referenced signal 'IRWrite' should be on the sensitivity list [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:46]
INFO: [Synth 8-256] done synthesizing module 'InsReg' (11#1) [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:39]
WARNING: [Synth 8-387] label required on module instance [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:43]
INFO: [Synth 8-638] synthesizing module 'MemData_DR' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DR.v:47]
INFO: [Synth 8-256] done synthesizing module 'MemData_DR' (12#1) [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DR.v:47]
INFO: [Synth 8-638] synthesizing module 'DataSelector_2to1_5' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DataSelector.v:67]
INFO: [Synth 8-256] done synthesizing module 'DataSelector_2to1_5' (13#1) [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DataSelector.v:67]
INFO: [Synth 8-638] synthesizing module 'RegFile' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:23]
WARNING: [Synth 8-567] referenced signal 'RegWrite' should be on the sensitivity list [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:32]
INFO: [Synth 8-256] done synthesizing module 'RegFile' (14#1) [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:23]
INFO: [Synth 8-638] synthesizing module 'A_DR' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DR.v:23]
INFO: [Synth 8-256] done synthesizing module 'A_DR' (15#1) [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DR.v:23]
INFO: [Synth 8-638] synthesizing module 'B_DR' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DR.v:31]
INFO: [Synth 8-256] done synthesizing module 'B_DR' (16#1) [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DR.v:31]
INFO: [Synth 8-638] synthesizing module 'Shiftleft_2' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Shift.v:29]
INFO: [Synth 8-256] done synthesizing module 'Shiftleft_2' (17#1) [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Shift.v:29]
WARNING: [Synth 8-689] width (48) of port connection 'Ai' does not match port width (32) of module 'Shiftleft_2' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:49]
WARNING: [Synth 8-689] width (2) of port connection 'Control' does not match port width (1) of module 'DataSelector_2to1_32' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:50]
INFO: [Synth 8-638] synthesizing module 'DataSelector_4to1' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DataSelector.v:45]
INFO: [Synth 8-226] default block is never used [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DataSelector.v:50]
INFO: [Synth 8-256] done synthesizing module 'DataSelector_4to1' (18#1) [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DataSelector.v:45]
WARNING: [Synth 8-689] width (48) of port connection 'C' does not match port width (32) of module 'DataSelector_4to1' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:51]
INFO: [Synth 8-638] synthesizing module 'ALUcontrol' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/ALU.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/ALU.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-567] referenced signal 'opcode' should be on the sensitivity list [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/ALU.v:34]
WARNING: [Synth 8-567] referenced signal 'alucontrol' should be on the sensitivity list [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/ALU.v:34]
INFO: [Synth 8-256] done synthesizing module 'ALUcontrol' (19#1) [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/ALU.v:65]
INFO: [Synth 8-226] default block is never used [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/ALU.v:72]
INFO: [Synth 8-256] done synthesizing module 'ALU' (20#1) [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/ALU.v:65]
WARNING: [Synth 8-387] label required on module instance [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:54]
INFO: [Synth 8-638] synthesizing module 'ALU_DR' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DR.v:39]
INFO: [Synth 8-256] done synthesizing module 'ALU_DR' (21#1) [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DR.v:39]
INFO: [Synth 8-638] synthesizing module 'Shiftleft_1' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Shift.v:23]
INFO: [Synth 8-256] done synthesizing module 'Shiftleft_1' (22#1) [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Shift.v:23]
INFO: [Synth 8-638] synthesizing module 'DataSelector_3to1_32' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DataSelector.v:23]
INFO: [Synth 8-256] done synthesizing module 'DataSelector_3to1_32' (23#1) [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DataSelector.v:23]
WARNING: [Synth 8-3848] Net nowpc in module/entity processor does not have driver. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:27]
WARNING: [Synth 8-3848] Net ins in module/entity processor does not have driver. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:27]
WARNING: [Synth 8-3848] Net Bout in module/entity processor does not have driver. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:28]
WARNING: [Synth 8-3848] Net OpCode in module/entity processor does not have driver. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:39]
WARNING: [Synth 8-3848] Net PCWriteCont in module/entity processor does not have driver. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:38]
INFO: [Synth 8-256] done synthesizing module 'processor' (24#1) [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3848] Net pc in module/entity DDU does not have driver. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DDU.v:68]
WARNING: [Synth 8-3848] Net mem_addr in module/entity DDU does not have driver. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DDU.v:68]
WARNING: [Synth 8-3848] Net reg_addr in module/entity DDU does not have driver. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DDU.v:68]
WARNING: [Synth 8-3848] Net clk_50m in module/entity DDU does not have driver. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DDU.v:132]
INFO: [Synth 8-256] done synthesizing module 'DDU' (25#1) [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DDU.v:47]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[25]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[24]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[23]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[22]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[21]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[20]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[19]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[18]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[17]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[16]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[15]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[14]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[13]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[12]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[11]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[10]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[9]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[8]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[7]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[6]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[5]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[4]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[3]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[2]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[1]
WARNING: [Synth 8-3331] design Shiftleft_1 has unconnected port Ai[0]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port opcode[25]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port opcode[24]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port opcode[23]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port opcode[22]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port opcode[21]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port opcode[20]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port opcode[19]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port opcode[18]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port opcode[17]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port opcode[16]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port opcode[15]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port opcode[14]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port opcode[13]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port opcode[12]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port opcode[11]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port opcode[10]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port opcode[9]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port opcode[8]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port opcode[7]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port opcode[6]
WARNING: [Synth 8-3331] design Mem has unconnected port address[31]
WARNING: [Synth 8-3331] design Mem has unconnected port address[30]
WARNING: [Synth 8-3331] design Mem has unconnected port address[29]
WARNING: [Synth 8-3331] design Mem has unconnected port address[28]
WARNING: [Synth 8-3331] design Mem has unconnected port address[27]
WARNING: [Synth 8-3331] design Mem has unconnected port address[26]
WARNING: [Synth 8-3331] design Mem has unconnected port address[25]
WARNING: [Synth 8-3331] design Mem has unconnected port address[24]
WARNING: [Synth 8-3331] design Mem has unconnected port address[23]
WARNING: [Synth 8-3331] design Mem has unconnected port address[22]
WARNING: [Synth 8-3331] design Mem has unconnected port address[21]
WARNING: [Synth 8-3331] design Mem has unconnected port address[20]
WARNING: [Synth 8-3331] design Mem has unconnected port address[19]
WARNING: [Synth 8-3331] design Mem has unconnected port address[18]
WARNING: [Synth 8-3331] design Mem has unconnected port address[17]
WARNING: [Synth 8-3331] design Mem has unconnected port address[16]
WARNING: [Synth 8-3331] design Mem has unconnected port address[15]
WARNING: [Synth 8-3331] design Mem has unconnected port address[14]
WARNING: [Synth 8-3331] design Mem has unconnected port address[13]
WARNING: [Synth 8-3331] design Mem has unconnected port address[12]
WARNING: [Synth 8-3331] design Mem has unconnected port address[11]
WARNING: [Synth 8-3331] design Mem has unconnected port address[10]
WARNING: [Synth 8-3331] design Mem has unconnected port address[9]
WARNING: [Synth 8-3331] design Mem has unconnected port address[8]
WARNING: [Synth 8-3331] design Mem has unconnected port read[31]
WARNING: [Synth 8-3331] design Mem has unconnected port read[30]
WARNING: [Synth 8-3331] design Mem has unconnected port read[29]
WARNING: [Synth 8-3331] design Mem has unconnected port read[28]
WARNING: [Synth 8-3331] design Mem has unconnected port read[27]
WARNING: [Synth 8-3331] design Mem has unconnected port read[26]
WARNING: [Synth 8-3331] design Mem has unconnected port read[25]
WARNING: [Synth 8-3331] design Mem has unconnected port read[24]
WARNING: [Synth 8-3331] design Mem has unconnected port read[23]
WARNING: [Synth 8-3331] design Mem has unconnected port read[22]
WARNING: [Synth 8-3331] design Mem has unconnected port read[21]
WARNING: [Synth 8-3331] design Mem has unconnected port read[20]
WARNING: [Synth 8-3331] design Mem has unconnected port read[19]
WARNING: [Synth 8-3331] design Mem has unconnected port read[18]
WARNING: [Synth 8-3331] design Mem has unconnected port read[17]
WARNING: [Synth 8-3331] design Mem has unconnected port read[16]
WARNING: [Synth 8-3331] design Mem has unconnected port read[15]
WARNING: [Synth 8-3331] design Mem has unconnected port read[14]
WARNING: [Synth 8-3331] design Mem has unconnected port read[13]
WARNING: [Synth 8-3331] design Mem has unconnected port read[12]
WARNING: [Synth 8-3331] design Mem has unconnected port read[11]
WARNING: [Synth 8-3331] design Mem has unconnected port read[10]
WARNING: [Synth 8-3331] design Mem has unconnected port read[9]
WARNING: [Synth 8-3331] design Mem has unconnected port read[8]
WARNING: [Synth 8-3331] design controlunit has unconnected port rst
WARNING: [Synth 8-3331] design controlunit has unconnected port OpCode[5]
WARNING: [Synth 8-3331] design controlunit has unconnected port OpCode[4]
WARNING: [Synth 8-3331] design controlunit has unconnected port OpCode[3]
WARNING: [Synth 8-3331] design controlunit has unconnected port OpCode[2]
WARNING: [Synth 8-3331] design controlunit has unconnected port OpCode[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 364.199 ; gain = 156.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DFlipFlop:reset to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:29]
WARNING: [Synth 8-3295] tying undriven pin NextState:opcode[0] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:30]
WARNING: [Synth 8-3295] tying undriven pin PC:PCWriteCont to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:38]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[31] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[30] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[29] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[28] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[27] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[26] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[25] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[24] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[23] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[22] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[21] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[20] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[19] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[18] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[17] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[16] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[15] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[14] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[13] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[12] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[11] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[10] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[9] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[8] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[7] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[6] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[5] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[4] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[3] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[2] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[1] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin Mem:Writedata[0] to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/main.v:41]
WARNING: [Synth 8-3295] tying undriven pin processor:clk_50m to constant 0 [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DDU.v:132]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 364.199 ; gain = 156.961
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clk_wiz_0' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DDU.v:71]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dist_mem_gen_0' instantiated as 'processor/Mem/dist_mem_gen_0' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:35]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/2019spring/codex/lab5/lab5.runs/synth_1/.Xil/Vivado-20084-LAPTOP-1QU5OR1V/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Finished Parsing XDC File [F:/2019spring/codex/lab5/lab5.runs/synth_1/.Xil/Vivado-20084-LAPTOP-1QU5OR1V/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Parsing XDC File [F:/2019spring/codex/lab5/lab5.runs/synth_1/.Xil/Vivado-20084-LAPTOP-1QU5OR1V/dcp_2/dist_mem_gen_0_in_context.xdc] for cell 'processor/Mem/dist_mem_gen_0'
Finished Parsing XDC File [F:/2019spring/codex/lab5/lab5.runs/synth_1/.Xil/Vivado-20084-LAPTOP-1QU5OR1V/dcp_2/dist_mem_gen_0_in_context.xdc] for cell 'processor/Mem/dist_mem_gen_0'
Parsing XDC File [F:/2019spring/codex/lab5/lab5.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [F:/2019spring/codex/lab5/lab5.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/2019spring/codex/lab5/lab5.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DDU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DDU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 679.090 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 679.090 ; gain = 471.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 679.090 ; gain = 471.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  F:/2019spring/codex/lab5/lab5.runs/synth_1/.Xil/Vivado-20084-LAPTOP-1QU5OR1V/dcp/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  F:/2019spring/codex/lab5/lab5.runs/synth_1/.Xil/Vivado-20084-LAPTOP-1QU5OR1V/dcp/clk_wiz_0_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 679.090 ; gain = 471.852
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "nstate" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "nstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[255]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[254]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[253]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[252]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[251]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[250]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[249]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[248]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[247]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[246]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[245]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[244]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[243]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[242]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[241]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[240]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[239]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[238]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[237]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[236]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[235]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[234]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[233]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[232]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[231]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[230]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[229]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[228]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[227]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[226]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[225]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[224]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[222]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[221]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[219]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[218]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[217]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[215]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[213]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[212]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[211]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[210]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[209]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[208]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[207]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[206]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[205]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[204]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[203]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[202]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[201]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[200]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[199]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[198]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[197]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[196]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[195]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[194]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[193]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[192]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[191]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[190]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[189]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[188]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[187]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[186]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[185]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[184]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[183]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[182]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[181]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[180]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[179]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[178]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[177]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[176]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[175]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[174]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[173]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[172]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[171]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[170]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[169]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[168]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[167]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[166]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[165]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[164]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[163]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[162]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[161]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[160]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[159]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[158]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[157]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/ALU.v:70]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/DDU.v:89]
WARNING: [Synth 8-327] inferring latch for variable 'opc_reg' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/PC.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'nstate_reg' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'PCWriteCond_reg' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:143]
WARNING: [Synth 8-327] inferring latch for variable 'PCWrite_reg' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'lorD_reg' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:93]
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:127]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:120]
WARNING: [Synth 8-327] inferring latch for variable 'IRWrite_reg' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'PCSource_reg' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:97]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcB_reg' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcA_reg' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:99]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:121]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/controlunit.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'MemData1_reg' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[255]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[254]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[253]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[252]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[251]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[250]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[249]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[248]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[247]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[246]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[245]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[244]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[243]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[242]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[241]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[240]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[239]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[238]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[237]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[236]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[235]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[234]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[233]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[232]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[231]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[230]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[229]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[228]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[227]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[226]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[225]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[224]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[223]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[222]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[221]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[220]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[219]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[218]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[217]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[216]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[215]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[214]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[213]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[212]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[211]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[210]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[209]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[208]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[207]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[206]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[205]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[204]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[203]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[202]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[201]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[200]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[199]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[198]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[197]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[196]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[195]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[194]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[193]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[192]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[191]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[190]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[189]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[188]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[187]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[186]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[185]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[184]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[183]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[182]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[181]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[180]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[179]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[178]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[177]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[176]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[175]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[174]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[173]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[172]' [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Mem.v:48]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 679.090 ; gain = 471.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |DDU__GB0      |           1|     33924|
|2     |DDU__GB1      |           1|      2505|
|3     |DDU__GB2      |           1|      7166|
|4     |DDU__GB3      |           1|      7772|
|5     |DDU__GB4      |           1|      8398|
|6     |DDU__GB5      |           1|      6958|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 295   
	  13 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DDU 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DFlipFlop 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module NextState 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
Module OutPutFunc 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      2 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 11    
Module DataSelector_2to1_32__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 256   
Module MemData_DR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DataSelector_2to1_5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module DataSelector_2to1_32__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RegFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module A_DR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module B_DR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DataSelector_2to1_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DataSelector_4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ALUcontrol 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ALU_DR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DataSelector_3to1_32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module seg_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 679.090 ; gain = 471.852
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 679.090 ; gain = 471.852
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 679.090 ; gain = 471.852

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |DDU__GB0      |           1|     34175|
|2     |DDU__GB1      |           1|      1935|
|3     |DDU__GB2      |           1|     13662|
|4     |DDU__GB3      |           1|     15620|
|5     |DDU__GB4      |           1|      7215|
|6     |DDU__GB5      |           1|      5232|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\processor/controlunit/OutPutFunc/PCWrite_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\processor/controlunit/OutPutFunc/IRWrite_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/controlunit/NextState/nstate_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\processor/controlunit/OutPutFunc/MemWrite_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\processor/controlunit/OutPutFunc/MemRead_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\processor/controlunit/OutPutFunc/RegWrite_reg )
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[255][0]' (LD) to 'i_0/processor/Mem/dmem_reg[255][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[254][0]' (LD) to 'i_0/processor/Mem/dmem_reg[254][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[253][0]' (LD) to 'i_0/processor/Mem/dmem_reg[253][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[252][0]' (LD) to 'i_0/processor/Mem/dmem_reg[252][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[251][0]' (LD) to 'i_0/processor/Mem/dmem_reg[251][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[250][0]' (LD) to 'i_0/processor/Mem/dmem_reg[250][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[249][0]' (LD) to 'i_0/processor/Mem/dmem_reg[249][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[248][0]' (LD) to 'i_0/processor/Mem/dmem_reg[248][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[247][0]' (LD) to 'i_0/processor/Mem/dmem_reg[247][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[246][0]' (LD) to 'i_0/processor/Mem/dmem_reg[246][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[245][0]' (LD) to 'i_0/processor/Mem/dmem_reg[245][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[244][0]' (LD) to 'i_0/processor/Mem/dmem_reg[244][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[243][0]' (LD) to 'i_0/processor/Mem/dmem_reg[243][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[242][0]' (LD) to 'i_0/processor/Mem/dmem_reg[242][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[241][0]' (LD) to 'i_0/processor/Mem/dmem_reg[241][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[240][0]' (LD) to 'i_0/processor/Mem/dmem_reg[240][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[239][0]' (LD) to 'i_0/processor/Mem/dmem_reg[239][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[238][0]' (LD) to 'i_0/processor/Mem/dmem_reg[238][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[237][0]' (LD) to 'i_0/processor/Mem/dmem_reg[237][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[236][0]' (LD) to 'i_0/processor/Mem/dmem_reg[236][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[235][0]' (LD) to 'i_0/processor/Mem/dmem_reg[235][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[234][0]' (LD) to 'i_0/processor/Mem/dmem_reg[234][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[233][0]' (LD) to 'i_0/processor/Mem/dmem_reg[233][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[232][0]' (LD) to 'i_0/processor/Mem/dmem_reg[232][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[231][0]' (LD) to 'i_0/processor/Mem/dmem_reg[231][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[230][0]' (LD) to 'i_0/processor/Mem/dmem_reg[230][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[229][0]' (LD) to 'i_0/processor/Mem/dmem_reg[229][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[228][0]' (LD) to 'i_0/processor/Mem/dmem_reg[228][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[227][0]' (LD) to 'i_0/processor/Mem/dmem_reg[227][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[226][0]' (LD) to 'i_0/processor/Mem/dmem_reg[226][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[225][0]' (LD) to 'i_0/processor/Mem/dmem_reg[225][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[224][0]' (LD) to 'i_0/processor/Mem/dmem_reg[224][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[223][0]' (LD) to 'i_0/processor/Mem/dmem_reg[223][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[222][0]' (LD) to 'i_0/processor/Mem/dmem_reg[222][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[221][0]' (LD) to 'i_0/processor/Mem/dmem_reg[221][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[220][0]' (LD) to 'i_0/processor/Mem/dmem_reg[220][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[219][0]' (LD) to 'i_0/processor/Mem/dmem_reg[219][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[218][0]' (LD) to 'i_0/processor/Mem/dmem_reg[218][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[217][0]' (LD) to 'i_0/processor/Mem/dmem_reg[217][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[216][0]' (LD) to 'i_0/processor/Mem/dmem_reg[216][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[215][0]' (LD) to 'i_0/processor/Mem/dmem_reg[215][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[214][0]' (LD) to 'i_0/processor/Mem/dmem_reg[214][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[213][0]' (LD) to 'i_0/processor/Mem/dmem_reg[213][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[212][0]' (LD) to 'i_0/processor/Mem/dmem_reg[212][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[211][0]' (LD) to 'i_0/processor/Mem/dmem_reg[211][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[210][0]' (LD) to 'i_0/processor/Mem/dmem_reg[210][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[209][0]' (LD) to 'i_0/processor/Mem/dmem_reg[209][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[208][0]' (LD) to 'i_0/processor/Mem/dmem_reg[208][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[207][0]' (LD) to 'i_0/processor/Mem/dmem_reg[207][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[206][0]' (LD) to 'i_0/processor/Mem/dmem_reg[206][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[205][0]' (LD) to 'i_0/processor/Mem/dmem_reg[205][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[204][0]' (LD) to 'i_0/processor/Mem/dmem_reg[204][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[203][0]' (LD) to 'i_0/processor/Mem/dmem_reg[203][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[202][0]' (LD) to 'i_0/processor/Mem/dmem_reg[202][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[201][0]' (LD) to 'i_0/processor/Mem/dmem_reg[201][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[200][0]' (LD) to 'i_0/processor/Mem/dmem_reg[200][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[199][0]' (LD) to 'i_0/processor/Mem/dmem_reg[199][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[198][0]' (LD) to 'i_0/processor/Mem/dmem_reg[198][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[197][0]' (LD) to 'i_0/processor/Mem/dmem_reg[197][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[196][0]' (LD) to 'i_0/processor/Mem/dmem_reg[196][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[195][0]' (LD) to 'i_0/processor/Mem/dmem_reg[195][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[194][0]' (LD) to 'i_0/processor/Mem/dmem_reg[194][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[193][0]' (LD) to 'i_0/processor/Mem/dmem_reg[193][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[192][0]' (LD) to 'i_0/processor/Mem/dmem_reg[192][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[191][0]' (LD) to 'i_0/processor/Mem/dmem_reg[191][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[190][0]' (LD) to 'i_0/processor/Mem/dmem_reg[190][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[189][0]' (LD) to 'i_0/processor/Mem/dmem_reg[189][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[188][0]' (LD) to 'i_0/processor/Mem/dmem_reg[188][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[187][0]' (LD) to 'i_0/processor/Mem/dmem_reg[187][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[186][0]' (LD) to 'i_0/processor/Mem/dmem_reg[186][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[185][0]' (LD) to 'i_0/processor/Mem/dmem_reg[185][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[184][0]' (LD) to 'i_0/processor/Mem/dmem_reg[184][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[183][0]' (LD) to 'i_0/processor/Mem/dmem_reg[183][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[182][0]' (LD) to 'i_0/processor/Mem/dmem_reg[182][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[181][0]' (LD) to 'i_0/processor/Mem/dmem_reg[181][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[180][0]' (LD) to 'i_0/processor/Mem/dmem_reg[180][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[179][0]' (LD) to 'i_0/processor/Mem/dmem_reg[179][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[178][0]' (LD) to 'i_0/processor/Mem/dmem_reg[178][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[177][0]' (LD) to 'i_0/processor/Mem/dmem_reg[177][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[176][0]' (LD) to 'i_0/processor/Mem/dmem_reg[176][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[175][0]' (LD) to 'i_0/processor/Mem/dmem_reg[175][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[174][0]' (LD) to 'i_0/processor/Mem/dmem_reg[174][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[173][0]' (LD) to 'i_0/processor/Mem/dmem_reg[173][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[172][0]' (LD) to 'i_0/processor/Mem/dmem_reg[172][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[171][0]' (LD) to 'i_0/processor/Mem/dmem_reg[171][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[170][0]' (LD) to 'i_0/processor/Mem/dmem_reg[170][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[169][0]' (LD) to 'i_0/processor/Mem/dmem_reg[169][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[168][0]' (LD) to 'i_0/processor/Mem/dmem_reg[168][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[167][0]' (LD) to 'i_0/processor/Mem/dmem_reg[167][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[166][0]' (LD) to 'i_0/processor/Mem/dmem_reg[166][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[165][0]' (LD) to 'i_0/processor/Mem/dmem_reg[165][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[164][0]' (LD) to 'i_0/processor/Mem/dmem_reg[164][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[163][0]' (LD) to 'i_0/processor/Mem/dmem_reg[163][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[162][0]' (LD) to 'i_0/processor/Mem/dmem_reg[162][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[161][0]' (LD) to 'i_0/processor/Mem/dmem_reg[161][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[160][0]' (LD) to 'i_0/processor/Mem/dmem_reg[160][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[159][0]' (LD) to 'i_0/processor/Mem/dmem_reg[159][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[158][0]' (LD) to 'i_0/processor/Mem/dmem_reg[158][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[157][0]' (LD) to 'i_0/processor/Mem/dmem_reg[157][31]'
INFO: [Synth 8-3886] merging instance 'i_0/processor/Mem/dmem_reg[156][0]' (LD) to 'i_0/processor/Mem/dmem_reg[156][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[255][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[254][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[253][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[252][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[251][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[250][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[249][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[248][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[247][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[246][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[245][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[244][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[243][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[242][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[241][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[240][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[239][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[238][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[237][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[236][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[235][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[234][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[233][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[232][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[231][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[230][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[229][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[228][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[227][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[226][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[225][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[224][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[223][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[222][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[221][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[220][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[219][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[218][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[217][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[216][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[215][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[214][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[213][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[212][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[211][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[210][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[209][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[208][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[207][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[206][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[205][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[204][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[203][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[202][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[201][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[200][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[199][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[198][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[197][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[196][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[195][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[194][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[193][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[192][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[191][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[190][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[189][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[188][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[187][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[186][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[185][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[184][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[183][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[182][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[181][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[180][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[179][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[178][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[177][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[176][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[175][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[174][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[173][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[172][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[171][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[170][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[169][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[168][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[167][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[166][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[165][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[164][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[163][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\processor/Mem /\dmem_reg[162][31] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[31]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[30]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[29]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[28]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[27]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[26]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[25]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[24]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[23]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[22]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[21]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[20]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[19]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[18]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[17]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[16]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[15]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[14]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[13]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[12]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[11]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[10]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[9]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[8]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[7]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[6]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[5]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[4]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[3]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[2]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[1]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[0]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][31]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][30]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][29]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][28]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][27]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][26]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][25]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][24]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][23]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][22]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][21]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][20]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][19]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][18]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][17]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][16]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][15]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][14]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][13]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][12]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][11]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][10]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][9]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][8]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][7]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][6]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][5]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][4]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][3]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][2]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][1]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[255][0]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][31]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][30]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][29]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][28]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][27]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][26]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][25]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][24]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][23]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][22]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][21]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][20]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][19]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][18]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][17]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][16]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][15]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][14]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][13]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][12]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][11]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][10]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][9]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][8]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][7]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][6]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][5]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][4]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][3]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][2]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][1]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[254][0]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[253][31]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[253][30]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[253][29]) is unused and will be removed from module Mem.
WARNING: [Synth 8-3332] Sequential element (dmem_reg[253][28]) is unused and will be removed from module Mem.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][0]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][0]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][1]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][1]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][2]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][2]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][3]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][3]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][4]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][4]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][5]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][5]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][6]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][6]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][7]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][7]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][8]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][8]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][9]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][9]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][10]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][10]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][11]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][11]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][12]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][12]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][13]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][13]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][14]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][14]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][15]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][15]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][16]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][16]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][17]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][17]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][18]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][18]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][19]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][19]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][20]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][20]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][21]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][21]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][22]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][22]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][23]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][23]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][24]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][24]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][25]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][25]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][26]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][26]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][27]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][27]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][28]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][28]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][29]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][29]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][30]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][30]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][31]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][31]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][0]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][0]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][1]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][1]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][2]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][2]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][3]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][3]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][4]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][4]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][5]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][5]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][6]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][6]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][7]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][7]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][8]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][8]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][9]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][9]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][10]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][10]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][11]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][11]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][12]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][12]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][13]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][13]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][14]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][14]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][15]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][15]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][16]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][16]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][17]  is always disabled
WARNING: [Synth 8-264] enable of latch i_0/\processor/RegFile/register_reg[0][17]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 679.090 ; gain = 471.852
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 679.090 ; gain = 471.852

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |DDU__GB0      |           1|      5733|
|2     |DDU__GB1      |           1|       857|
|3     |DDU__GB3      |           1|      4377|
|4     |DDU__GB5      |           1|      2600|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0/clk_out1' to pin 'clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5820] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 705.883 ; gain = 498.645
---------------------------------------------------------------------------------
Found timing loop:
     0: i_0/i_1/\processor/ALU/result /Z (MUX1)
     1: i_0/i_1/\processor/ALU/result /A (MUX1)
     2: i_0/i_1/\processor/ALU/result__1 /Z (MUX1)
     3: i_0/i_1/\processor/ALU/result__1 /A (MUX1)
     4: i_0/i_1/\processor/ALU/result__2 /Z (MUX1)
     5: i_0/i_1/\processor/ALU/result__2 /A (MUX1)
     6: i_0/i_1/\processor/ALU/result__4 /Z (MUX1)
     7: i_0/i_1/\processor/ALU/result__4 /A (MUX1)
     8: i_0/i_1/i_95/O (INV)
     9: i_0/i_1/i_95/I (INV)
    10: i_0/i_1/\processor/ALU/result2__1__0 /O (GATE_2_9_XNOR)
    11: i_0/i_1/\processor/ALU/result2__1__0 /I0 (GATE_2_9_XNOR)
    12: i_0/i_1/\processor/DataSelector_2to1_323/Result__1 /O (GATE_2_7_NAND)
    13: i_0/i_1/\processor/DataSelector_2to1_323/Result__1 /I1 (GATE_2_7_NAND)
    14: i_0/i_1/\processor/DataSelector_2to1_323/Result /O (GATE_2_11)
    15: i_0/i_1/\processor/DataSelector_2to1_323/Result /I1 (GATE_2_11)
    16: i_0/i_1/\processor/PC/opc__2 /O (GATE_2_11)
    17: i_0/i_1/\processor/PC/opc__2 /I1 (GATE_2_11)
    18: i_0/i_1/\processor/PC/opc__119 /O (INV)
    19: i_0/i_1/\processor/PC/opc__119 /I (INV)
    20: i_0/i_1/\processor/PC/opc__1 /O (GATE_2_7_NAND)
    21: i_0/i_1/\processor/PC/opc__1 /I1 (GATE_2_7_NAND)
    22: i_0/i_1/\processor/PC/opc /O (GATE_2_11)
    23: i_0/i_1/\processor/PC/opc /I1 (GATE_2_11)
    24: i_0/i_1/\processor/ALU/result /Z (MUX1)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
     7: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
     8: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
     9: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    10: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__160 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__161 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__161 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__163 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__163 /A (MUX1)
    16: i_0/i_1/i_64/O (INV)
    17: i_0/i_1/i_64/I (INV)
    18: i_0/i_1/\processor/ALU/result2__141 /O (GATE_2_9_XNOR)
    19: i_0/i_1/\processor/ALU/result2__141 /I0 (GATE_2_9_XNOR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
     7: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
     8: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
     9: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    10: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__160 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__161 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__161 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__163 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__163 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result0_inferred__1__30 /O (GATE_2_8_AND)
    17: i_0/i_1/\processor/ALU/result0_inferred__1__30 /I0 (GATE_2_8_AND)
    18: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
     7: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
     8: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
     9: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    10: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__160 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__161 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__161 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__162 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__162 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result1__30 /O (GATE_2_14_OR)
    17: i_0/i_1/\processor/ALU/result1__30 /I0 (GATE_2_14_OR)
    18: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result__161 /Z (MUX1)
    19: i_0/i_1/\processor/ALU/result__161 /B (MUX1)
    20: i_0/i_1/\processor/ALU/result__162 /Z (MUX1)
    21: i_0/i_1/\processor/ALU/result__162 /B (MUX1)
    22: i_0/i_1/\processor/ALU/result0_inferred__0__216 /O (GATE_2_8_AND)
    23: i_0/i_1/\processor/ALU/result0_inferred__0__216 /I0 (GATE_2_8_AND)
    24: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__13 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__13 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__11 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__11 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__18 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__18 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__17 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__17 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__15 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__15 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__24 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__24 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__25 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__25 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__26 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__26 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__28 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__28 /A (MUX1)
    18: i_0/i_1/i_91/O (INV)
    19: i_0/i_1/i_91/I (INV)
    20: i_0/i_1/\processor/ALU/result2__19 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__19 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__13 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__13 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__13 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__11 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__11 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__18 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__18 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__17 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__17 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__15 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__15 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__24 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__24 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__25 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__25 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__26 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__26 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__28 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__28 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__3 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__3 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__13 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__13 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__13 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__11 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__11 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__18 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__18 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__17 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__17 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__15 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__15 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__24 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__24 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__25 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__25 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__26 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__26 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__27 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__27 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__3 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__3 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__13 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result__161 /Z (MUX1)
    19: i_0/i_1/\processor/ALU/result__161 /B (MUX1)
    20: i_0/i_1/\processor/ALU/result__162 /Z (MUX1)
    21: i_0/i_1/\processor/ALU/result__162 /B (MUX1)
    22: i_0/i_1/\processor/ALU/result0_inferred__0__216 /O (GATE_2_8_AND)
    23: i_0/i_1/\processor/ALU/result0_inferred__0__216 /I0 (GATE_2_8_AND)
    24: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__13 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__13 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__11 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__11 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__18 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__18 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__17 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__17 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__15 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__15 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__24 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__24 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__25 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__25 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__26 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__26 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__27 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__27 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__0__243 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__0__243 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
    21: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
    22: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
    23: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
    24: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
    25: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
    26: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
    27: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
    28: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
    29: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    30: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    31: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    32: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    33: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    34: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    35: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    36: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    37: i_0/i_1/\processor/ALU/result__160 /A (MUX1)
    38: i_0/i_1/\processor/ALU/result__161 /Z (MUX1)
    39: i_0/i_1/\processor/ALU/result__161 /B (MUX1)
    40: i_0/i_1/\processor/ALU/result__162 /Z (MUX1)
    41: i_0/i_1/\processor/ALU/result__162 /B (MUX1)
    42: i_0/i_1/\processor/ALU/result0_inferred__0__216 /O (GATE_2_8_AND)
    43: i_0/i_1/\processor/ALU/result0_inferred__0__216 /I0 (GATE_2_8_AND)
    44: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__10 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__10 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__8 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__8 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__14 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__14 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__13 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__13 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__11 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__11 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__19 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__19 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__20 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__20 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__21 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__21 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__23 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__23 /A (MUX1)
    18: i_0/i_1/i_92/O (INV)
    19: i_0/i_1/i_92/I (INV)
    20: i_0/i_1/\processor/ALU/result2__15__0 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__15__0 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__10 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__10 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__10 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__8 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__8 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__14 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__14 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__13 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__13 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__11 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__11 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__19 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__19 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__20 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__20 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__21 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__21 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__23 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__23 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__2 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__2 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__10 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__10 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__10 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__8 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__8 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__14 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__14 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__13 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__13 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__11 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__11 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__19 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__19 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__20 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__20 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__21 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__21 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__22 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__22 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__2 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__2 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__10 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result__161 /Z (MUX1)
    19: i_0/i_1/\processor/ALU/result__161 /B (MUX1)
    20: i_0/i_1/\processor/ALU/result__162 /Z (MUX1)
    21: i_0/i_1/\processor/ALU/result__162 /B (MUX1)
    22: i_0/i_1/\processor/ALU/result0_inferred__0__216 /O (GATE_2_8_AND)
    23: i_0/i_1/\processor/ALU/result0_inferred__0__216 /I0 (GATE_2_8_AND)
    24: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__13 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__13 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__11 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__11 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__18 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__18 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__17 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__17 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__15 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__15 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__24 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__24 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__25 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__25 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__26 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__26 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__27 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__27 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__0__243 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__0__243 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
    21: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
    22: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
    23: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
    24: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
    25: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
    26: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
    27: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
    28: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
    29: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    30: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    31: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    32: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    33: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    34: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    35: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    36: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    37: i_0/i_1/\processor/ALU/result__160 /A (MUX1)
    38: i_0/i_1/\processor/ALU/result__161 /Z (MUX1)
    39: i_0/i_1/\processor/ALU/result__161 /B (MUX1)
    40: i_0/i_1/\processor/ALU/result__162 /Z (MUX1)
    41: i_0/i_1/\processor/ALU/result__162 /B (MUX1)
    42: i_0/i_1/\processor/ALU/result0_inferred__0__216 /O (GATE_2_8_AND)
    43: i_0/i_1/\processor/ALU/result0_inferred__0__216 /I0 (GATE_2_8_AND)
    44: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__10 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__10 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__8 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__8 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__14 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__14 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__13 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__13 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__11 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__11 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__19 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__19 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__20 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__20 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__21 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__21 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__22 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__22 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__0__244 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__0__244 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
    21: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
    22: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
    23: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
    24: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
    25: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
    26: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
    27: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
    28: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
    29: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    30: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    31: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    32: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    33: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    34: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    35: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    36: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    37: i_0/i_1/\processor/ALU/result__160 /A (MUX1)
    38: i_0/i_1/\processor/ALU/result__161 /Z (MUX1)
    39: i_0/i_1/\processor/ALU/result__161 /B (MUX1)
    40: i_0/i_1/\processor/ALU/result__162 /Z (MUX1)
    41: i_0/i_1/\processor/ALU/result__162 /B (MUX1)
    42: i_0/i_1/\processor/ALU/result0_inferred__0__216 /O (GATE_2_8_AND)
    43: i_0/i_1/\processor/ALU/result0_inferred__0__216 /I0 (GATE_2_8_AND)
    44: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__7 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__7 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__5 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__5 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__10 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__10 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__9 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__9 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__7 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__7 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__14 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__14 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__15 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__15 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__16 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__16 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__18 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__18 /A (MUX1)
    18: i_0/i_1/i_93/O (INV)
    19: i_0/i_1/i_93/I (INV)
    20: i_0/i_1/\processor/ALU/result2__10__0 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__10__0 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__7 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__7 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__7 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__5 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__5 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__10 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__10 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__9 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__9 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__7 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__7 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__14 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__14 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__15 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__15 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__16 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__16 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__18 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__18 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__1 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__1 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__7 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__7 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__7 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__5 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__5 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__10 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__10 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__9 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__9 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__7 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__7 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__14 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__14 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__15 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__15 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__16 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__16 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__17 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__17 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__1 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__1 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__7 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result__161 /Z (MUX1)
    19: i_0/i_1/\processor/ALU/result__161 /B (MUX1)
    20: i_0/i_1/\processor/ALU/result__162 /Z (MUX1)
    21: i_0/i_1/\processor/ALU/result__162 /B (MUX1)
    22: i_0/i_1/\processor/ALU/result0_inferred__0__216 /O (GATE_2_8_AND)
    23: i_0/i_1/\processor/ALU/result0_inferred__0__216 /I0 (GATE_2_8_AND)
    24: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__89 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__89 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__90 /O (INV)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__90 /I (INV)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__49 /O (GATE_2_1_NOR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__49 /I1 (GATE_2_1_NOR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__10 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__10 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__8 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__8 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__14 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__14 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__13 /O (GATE_2_7_NAND)
    13: i_0/i_1/\processor/PC/opc__13 /I1 (GATE_2_7_NAND)
    14: i_0/i_1/\processor/PC/opc__11 /O (GATE_2_11)
    15: i_0/i_1/\processor/PC/opc__11 /I1 (GATE_2_11)
    16: i_0/i_1/\processor/ALU/result__19 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__19 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result__20 /Z (MUX1)
    19: i_0/i_1/\processor/ALU/result__20 /A (MUX1)
    20: i_0/i_1/\processor/ALU/result__21 /Z (MUX1)
    21: i_0/i_1/\processor/ALU/result__21 /B (MUX1)
    22: i_0/i_1/\processor/ALU/result__22 /Z (MUX1)
    23: i_0/i_1/\processor/ALU/result__22 /B (MUX1)
    24: i_0/i_1/\processor/ALU/result0_inferred__0__244 /O (GATE_2_8_AND)
    25: i_0/i_1/\processor/ALU/result0_inferred__0__244 /I0 (GATE_2_8_AND)
    26: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
    27: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
    28: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
    29: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
    30: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
    31: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
    32: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
    33: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
    34: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
    35: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    36: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    37: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    38: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    39: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    40: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    41: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    42: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    43: i_0/i_1/\processor/ALU/result__160 /A (MUX1)
    44: i_0/i_1/\processor/ALU/result__161 /Z (MUX1)
    45: i_0/i_1/\processor/ALU/result__161 /B (MUX1)
    46: i_0/i_1/\processor/ALU/result__162 /Z (MUX1)
    47: i_0/i_1/\processor/ALU/result__162 /B (MUX1)
    48: i_0/i_1/\processor/ALU/result0_inferred__0__216 /O (GATE_2_8_AND)
    49: i_0/i_1/\processor/ALU/result0_inferred__0__216 /I0 (GATE_2_8_AND)
    50: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__4 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__4 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__2 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__2 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__6 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__6 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__5 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__5 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__3 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__3 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__9 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__9 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__10 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__10 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__11 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__11 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__13 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__13 /A (MUX1)
    18: i_0/i_1/i_94/O (INV)
    19: i_0/i_1/i_94/I (INV)
    20: i_0/i_1/\processor/ALU/result2__6__0 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__6__0 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__4 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__4 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__4 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__2 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__2 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__6 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__6 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__5 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__5 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__3 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__3 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__9 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__9 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__10 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__10 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__11 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__11 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__13 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__13 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__0 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__0 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__4 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__4 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__4 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__2 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__2 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__6 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__6 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__5 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__5 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__3 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__3 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__9 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__9 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__10 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__10 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__11 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__11 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__12 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__12 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__0 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__0 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__4 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result__161 /Z (MUX1)
    19: i_0/i_1/\processor/ALU/result__161 /B (MUX1)
    20: i_0/i_1/\processor/ALU/result__162 /Z (MUX1)
    21: i_0/i_1/\processor/ALU/result__162 /B (MUX1)
    22: i_0/i_1/\processor/ALU/result0_inferred__0__216 /O (GATE_2_8_AND)
    23: i_0/i_1/\processor/ALU/result0_inferred__0__216 /I0 (GATE_2_8_AND)
    24: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__87 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__87 /I1 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__7 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__7 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__5 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__5 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__10 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__10 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__9 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__9 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__7 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__7 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__14 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__14 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__15 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__15 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__16 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__16 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result__17 /Z (MUX1)
    19: i_0/i_1/\processor/ALU/result__17 /B (MUX1)
    20: i_0/i_1/\processor/ALU/result0_inferred__0__245 /O (GATE_2_8_AND)
    21: i_0/i_1/\processor/ALU/result0_inferred__0__245 /I0 (GATE_2_8_AND)
    22: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
    23: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
    24: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
    25: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
    26: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
    27: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
    28: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
    29: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
    30: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
    31: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    32: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    33: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    34: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    35: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    36: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    37: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    38: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    39: i_0/i_1/\processor/ALU/result__160 /A (MUX1)
    40: i_0/i_1/\processor/ALU/result__161 /Z (MUX1)
    41: i_0/i_1/\processor/ALU/result__161 /B (MUX1)
    42: i_0/i_1/\processor/ALU/result__162 /Z (MUX1)
    43: i_0/i_1/\processor/ALU/result__162 /B (MUX1)
    44: i_0/i_1/\processor/ALU/result0_inferred__0__216 /O (GATE_2_8_AND)
    45: i_0/i_1/\processor/ALU/result0_inferred__0__216 /I0 (GATE_2_8_AND)
    46: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__4 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__4 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__2 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__2 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__6 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__6 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__5 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__5 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__3 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__3 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__9 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__9 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__10 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__10 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__11 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__11 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__12 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__12 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__0__246 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__0__246 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
    21: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
    22: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
    23: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
    24: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
    25: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
    26: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
    27: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
    28: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
    29: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    30: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    31: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    32: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    33: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    34: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    35: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    36: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    37: i_0/i_1/\processor/ALU/result__160 /A (MUX1)
    38: i_0/i_1/\processor/ALU/result__161 /Z (MUX1)
    39: i_0/i_1/\processor/ALU/result__161 /B (MUX1)
    40: i_0/i_1/\processor/ALU/result__162 /Z (MUX1)
    41: i_0/i_1/\processor/ALU/result__162 /B (MUX1)
    42: i_0/i_1/\processor/ALU/result0_inferred__0__216 /O (GATE_2_8_AND)
    43: i_0/i_1/\processor/ALU/result0_inferred__0__216 /I0 (GATE_2_8_AND)
    44: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__125 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__125 /I1 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__4 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__4 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__2 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__2 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__6 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__6 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__5 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__5 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__3 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__3 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__9 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__9 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__10 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__10 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__11 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__11 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result__12 /Z (MUX1)
    19: i_0/i_1/\processor/ALU/result__12 /B (MUX1)
    20: i_0/i_1/\processor/ALU/result0_inferred__0__246 /O (GATE_2_8_AND)
    21: i_0/i_1/\processor/ALU/result0_inferred__0__246 /I0 (GATE_2_8_AND)
    22: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
    23: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
    24: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
    25: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
    26: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
    27: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
    28: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
    29: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
    30: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
    31: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    32: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    33: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    34: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    35: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    36: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    37: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    38: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    39: i_0/i_1/\processor/ALU/result__160 /A (MUX1)
    40: i_0/i_1/\processor/ALU/result__161 /Z (MUX1)
    41: i_0/i_1/\processor/ALU/result__161 /B (MUX1)
    42: i_0/i_1/\processor/ALU/result__162 /Z (MUX1)
    43: i_0/i_1/\processor/ALU/result__162 /B (MUX1)
    44: i_0/i_1/\processor/ALU/result0_inferred__0__216 /O (GATE_2_8_AND)
    45: i_0/i_1/\processor/ALU/result0_inferred__0__216 /I0 (GATE_2_8_AND)
    46: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__4 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__4 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__2 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__2 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__6 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__6 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__5 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__5 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__3 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__3 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__9 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__9 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__10 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__10 /B (MUX1)
    14: i_0/i_1/\processor/ALU/_inferred__0_carry /O[1] (CARRY4)
    15: i_0/i_1/\processor/ALU/_inferred__0_carry /S[1] (CARRY4)
    16: i_0/i_1/\processor/ALU/_inferred__0__4 /O (GATE_2_6_XOR)
    17: i_0/i_1/\processor/ALU/_inferred__0__4 /I1 (GATE_2_6_XOR)
    18: i_0/i_1/\processor/DataSelector_2to1_323/Result__4 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__127 /Z (MUX1)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__127 /A (MUX1)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__87 /O (GATE_2_1_NOR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__87 /I1 (GATE_2_1_NOR)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__7 /O (GATE_2_7_NAND)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__7 /I1 (GATE_2_7_NAND)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__5 /O (GATE_2_11)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__5 /I1 (GATE_2_11)
     8: i_0/i_1/\processor/PC/opc__10 /O (GATE_2_2)
     9: i_0/i_1/\processor/PC/opc__10 /I0 (GATE_2_2)
    10: i_0/i_1/\processor/PC/opc__9 /O (GATE_2_7_NAND)
    11: i_0/i_1/\processor/PC/opc__9 /I1 (GATE_2_7_NAND)
    12: i_0/i_1/\processor/PC/opc__7 /O (GATE_2_11)
    13: i_0/i_1/\processor/PC/opc__7 /I1 (GATE_2_11)
    14: i_0/i_1/\processor/ALU/result__14 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__14 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__15 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__15 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result__16 /Z (MUX1)
    19: i_0/i_1/\processor/ALU/result__16 /B (MUX1)
    20: i_0/i_1/\processor/ALU/result__17 /Z (MUX1)
    21: i_0/i_1/\processor/ALU/result__17 /B (MUX1)
    22: i_0/i_1/\processor/ALU/result0_inferred__0__245 /O (GATE_2_8_AND)
    23: i_0/i_1/\processor/ALU/result0_inferred__0__245 /I0 (GATE_2_8_AND)
    24: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
    25: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
    26: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
    27: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
    28: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
    29: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
    30: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
    31: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
    32: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
    33: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    34: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    35: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    36: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    37: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    38: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    39: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    40: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    41: i_0/i_1/\processor/ALU/result__160 /A (MUX1)
    42: i_0/i_1/\processor/ALU/result__161 /Z (MUX1)
    43: i_0/i_1/\processor/ALU/result__161 /B (MUX1)
    44: i_0/i_1/\processor/ALU/result__162 /Z (MUX1)
    45: i_0/i_1/\processor/ALU/result__162 /B (MUX1)
    46: i_0/i_1/\processor/ALU/result0_inferred__0__216 /O (GATE_2_8_AND)
    47: i_0/i_1/\processor/ALU/result0_inferred__0__216 /I0 (GATE_2_8_AND)
    48: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__7 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__7 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__5 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__5 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__10 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__10 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__9 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__9 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__7 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__7 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__14 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__14 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__15 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__15 /B (MUX1)
    14: i_0/i_1/\processor/ALU/_inferred__0_carry /O[2] (CARRY4)
    15: i_0/i_1/\processor/ALU/_inferred__0_carry /S[2] (CARRY4)
    16: i_0/i_1/\processor/ALU/_inferred__0__7 /O (GATE_2_6_XOR)
    17: i_0/i_1/\processor/ALU/_inferred__0__7 /I1 (GATE_2_6_XOR)
    18: i_0/i_1/\processor/DataSelector_2to1_323/Result__7 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__13 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__13 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__11 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__11 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__18 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__18 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__17 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__17 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__15 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__15 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__24 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__24 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__25 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__25 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__26 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__26 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__27 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__27 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__0__243 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__0__243 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
    21: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
    22: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
    23: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
    24: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
    25: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
    26: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
    27: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
    28: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
    29: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    30: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    31: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    32: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    33: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    34: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    35: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    36: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    37: i_0/i_1/\processor/ALU/result__160 /A (MUX1)
    38: i_0/i_1/\processor/ALU/result__161 /Z (MUX1)
    39: i_0/i_1/\processor/ALU/result__161 /B (MUX1)
    40: i_0/i_1/\processor/ALU/result__162 /Z (MUX1)
    41: i_0/i_1/\processor/ALU/result__162 /B (MUX1)
    42: i_0/i_1/\processor/ALU/result0_inferred__0__216 /O (GATE_2_8_AND)
    43: i_0/i_1/\processor/ALU/result0_inferred__0__216 /I0 (GATE_2_8_AND)
    44: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__10 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__10 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__8 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__8 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__14 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__14 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__13 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__13 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__11 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__11 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__19 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__19 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__20 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__20 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__21 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__21 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__22 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__22 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__0__244 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__0__244 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
    21: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
    22: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
    23: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
    24: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
    25: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
    26: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
    27: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
    28: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
    29: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    30: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    31: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    32: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    33: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    34: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    35: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    36: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    37: i_0/i_1/\processor/ALU/result__160 /A (MUX1)
    38: i_0/i_1/\processor/ALU/result__161 /Z (MUX1)
    39: i_0/i_1/\processor/ALU/result__161 /B (MUX1)
    40: i_0/i_1/\processor/ALU/result__162 /Z (MUX1)
    41: i_0/i_1/\processor/ALU/result__162 /B (MUX1)
    42: i_0/i_1/\processor/ALU/result0_inferred__0__216 /O (GATE_2_8_AND)
    43: i_0/i_1/\processor/ALU/result0_inferred__0__216 /I0 (GATE_2_8_AND)
    44: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__128 /Z (MUX1)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__128 /A (MUX1)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__89 /O (GATE_2_1_NOR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__89 /I0 (GATE_2_1_NOR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__90 /O (INV)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__90 /I (INV)
     6: i_0/i_1/\processor/ALU/result0_inferred__0__49 /O (GATE_2_1_NOR)
     7: i_0/i_1/\processor/ALU/result0_inferred__0__49 /I1 (GATE_2_1_NOR)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__10 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__10 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/DataSelector_2to1_323/Result__8 /O (GATE_2_11)
    11: i_0/i_1/\processor/DataSelector_2to1_323/Result__8 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/PC/opc__14 /O (GATE_2_2)
    13: i_0/i_1/\processor/PC/opc__14 /I0 (GATE_2_2)
    14: i_0/i_1/\processor/PC/opc__13 /O (GATE_2_7_NAND)
    15: i_0/i_1/\processor/PC/opc__13 /I1 (GATE_2_7_NAND)
    16: i_0/i_1/\processor/PC/opc__11 /O (GATE_2_11)
    17: i_0/i_1/\processor/PC/opc__11 /I1 (GATE_2_11)
    18: i_0/i_1/\processor/ALU/result__19 /Z (MUX1)
    19: i_0/i_1/\processor/ALU/result__19 /A (MUX1)
    20: i_0/i_1/\processor/ALU/result__20 /Z (MUX1)
    21: i_0/i_1/\processor/ALU/result__20 /A (MUX1)
    22: i_0/i_1/\processor/ALU/result__21 /Z (MUX1)
    23: i_0/i_1/\processor/ALU/result__21 /B (MUX1)
    24: i_0/i_1/\processor/ALU/result__22 /Z (MUX1)
    25: i_0/i_1/\processor/ALU/result__22 /B (MUX1)
    26: i_0/i_1/\processor/ALU/result0_inferred__0__244 /O (GATE_2_8_AND)
    27: i_0/i_1/\processor/ALU/result0_inferred__0__244 /I0 (GATE_2_8_AND)
    28: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
    29: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
    30: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
    31: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
    32: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
    33: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
    34: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
    35: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
    36: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
    37: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    38: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    39: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    40: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    41: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    42: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    43: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    44: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    45: i_0/i_1/\processor/ALU/result__160 /A (MUX1)
    46: i_0/i_1/\processor/ALU/result__161 /Z (MUX1)
    47: i_0/i_1/\processor/ALU/result__161 /B (MUX1)
    48: i_0/i_1/\processor/ALU/result__162 /Z (MUX1)
    49: i_0/i_1/\processor/ALU/result__162 /B (MUX1)
    50: i_0/i_1/\processor/ALU/result0_inferred__0__216 /O (GATE_2_8_AND)
    51: i_0/i_1/\processor/ALU/result0_inferred__0__216 /I0 (GATE_2_8_AND)
    52: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__10 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__10 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__8 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__8 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__14 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__14 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__13 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__13 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__11 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__11 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__19 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__19 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__20 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__20 /B (MUX1)
    14: i_0/i_1/\processor/ALU/_inferred__0_carry /O[3] (CARRY4)
    15: i_0/i_1/\processor/ALU/_inferred__0_carry /S[3] (CARRY4)
    16: i_0/i_1/\processor/ALU/_inferred__0__10 /O (GATE_2_6_XOR)
    17: i_0/i_1/\processor/ALU/_inferred__0__10 /I1 (GATE_2_6_XOR)
    18: i_0/i_1/\processor/DataSelector_2to1_323/Result__10 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__13 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__13 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__11 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__11 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__18 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__18 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__17 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__17 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__15 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__15 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__24 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__24 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__25 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__25 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__26 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__26 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__27 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__27 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__0__243 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__0__243 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
    21: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
    22: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
    23: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
    24: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
    25: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
    26: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
    27: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
    28: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
    29: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    30: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    31: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    32: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    33: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    34: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    35: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    36: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    37: i_0/i_1/\processor/ALU/result__160 /A (MUX1)
    38: i_0/i_1/\processor/ALU/result__161 /Z (MUX1)
    39: i_0/i_1/\processor/ALU/result__161 /B (MUX1)
    40: i_0/i_1/\processor/ALU/result__162 /Z (MUX1)
    41: i_0/i_1/\processor/ALU/result__162 /B (MUX1)
    42: i_0/i_1/\processor/ALU/result0_inferred__0__216 /O (GATE_2_8_AND)
    43: i_0/i_1/\processor/ALU/result0_inferred__0__216 /I0 (GATE_2_8_AND)
    44: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__13 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__13 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__11 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__11 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__18 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__18 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__17 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__17 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__15 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__15 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__24 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__24 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__25 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__25 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__26 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__26 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__27 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__27 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__0__243 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__0__243 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
    21: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
    22: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
    23: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
    24: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
    25: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
    26: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
    27: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
    28: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
    29: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    30: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    31: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    32: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    33: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    34: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    35: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    36: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    37: i_0/i_1/\processor/ALU/result__160 /A (MUX1)
    38: i_0/i_1/\processor/ALU/result__161 /Z (MUX1)
    39: i_0/i_1/\processor/ALU/result__161 /B (MUX1)
    40: i_0/i_1/\processor/ALU/result__162 /Z (MUX1)
    41: i_0/i_1/\processor/ALU/result__162 /B (MUX1)
    42: i_0/i_1/\processor/ALU/result0_inferred__0__216 /O (GATE_2_8_AND)
    43: i_0/i_1/\processor/ALU/result0_inferred__0__216 /I0 (GATE_2_8_AND)
    44: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__13 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__13 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__11 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__11 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__18 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__18 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__17 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__17 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__15 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__15 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__24 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__24 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__25 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__25 /B (MUX1)
    14: i_0/i_1/\processor/ALU/_inferred__0_carry__0 /O[0] (CARRY4)
    15: i_0/i_1/\processor/ALU/_inferred__0_carry__0 /S[0] (CARRY4)
    16: i_0/i_1/\processor/ALU/_inferred__0__13 /O (GATE_2_6_XOR)
    17: i_0/i_1/\processor/ALU/_inferred__0__13 /I1 (GATE_2_6_XOR)
    18: i_0/i_1/\processor/DataSelector_2to1_323/Result__13 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
     7: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
     8: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
     9: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    10: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__145 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__146 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__146 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__148 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__148 /A (MUX1)
    16: i_0/i_1/i_67/O (INV)
    17: i_0/i_1/i_67/I (INV)
    18: i_0/i_1/\processor/ALU/result2__127 /O (GATE_2_9_XNOR)
    19: i_0/i_1/\processor/ALU/result2__127 /I0 (GATE_2_9_XNOR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
     7: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
     8: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
     9: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    10: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__145 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__146 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__146 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__148 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__148 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result0_inferred__1__27 /O (GATE_2_8_AND)
    17: i_0/i_1/\processor/ALU/result0_inferred__1__27 /I0 (GATE_2_8_AND)
    18: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
     7: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
     8: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
     9: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    10: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__145 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__146 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__146 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__147 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__147 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result1__27 /O (GATE_2_14_OR)
    17: i_0/i_1/\processor/ALU/result1__27 /I0 (GATE_2_14_OR)
    18: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /A (MUX1)
    34: i_0/i_1/\processor/ALU/result__146 /Z (MUX1)
    35: i_0/i_1/\processor/ALU/result__146 /B (MUX1)
    36: i_0/i_1/\processor/ALU/result__147 /Z (MUX1)
    37: i_0/i_1/\processor/ALU/result__147 /B (MUX1)
    38: i_0/i_1/\processor/ALU/result0_inferred__0__219 /O (GATE_2_8_AND)
    39: i_0/i_1/\processor/ALU/result0_inferred__0__219 /I0 (GATE_2_8_AND)
    40: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
     9: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    10: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    14: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    15: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    16: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__73 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__73 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__71 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__71 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__98 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__98 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__97 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__97 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__95 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__95 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__124 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__124 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__125 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__125 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__126 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__126 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__128 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__128 /A (MUX1)
    18: i_0/i_1/i_71/O (INV)
    19: i_0/i_1/i_71/I (INV)
    20: i_0/i_1/\processor/ALU/result2__109 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__109 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__73 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__73 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__73 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__71 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__71 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__98 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__98 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__97 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__97 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__95 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__95 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__124 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__124 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__125 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__125 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__126 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__126 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__128 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__128 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__23 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__23 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__73 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__73 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__73 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__71 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__71 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__98 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__98 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__97 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__97 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__95 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__95 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__124 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__124 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__125 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__125 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__126 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__126 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__127 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__127 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__23 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__23 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__73 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    34: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    35: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    36: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__73 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__73 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__73 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__73 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__71 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__71 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__98 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__98 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__97 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__97 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__95 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__95 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__124 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__124 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__125 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__125 /B (MUX1)
    16: i_0/i_1/\processor/ALU/_inferred__0_carry__5 /O[0] (CARRY4)
    17: i_0/i_1/\processor/ALU/_inferred__0_carry__5 /S[0] (CARRY4)
    18: i_0/i_1/\processor/ALU/_inferred__0__73 /O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__61 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__61 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__59 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__59 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__82 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__82 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__81 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__81 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__79 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__79 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__104 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__104 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__105 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__105 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__106 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__106 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__108 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__108 /A (MUX1)
    18: i_0/i_1/i_75/O (INV)
    19: i_0/i_1/i_75/I (INV)
    20: i_0/i_1/\processor/ALU/result2__91 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__91 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__61 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__61 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__61 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__59 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__59 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__82 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__82 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__81 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__81 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__79 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__79 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__104 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__104 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__105 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__105 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__106 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__106 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__108 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__108 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__19 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__19 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__61 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__61 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__61 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__59 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__59 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__82 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__82 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__81 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__81 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__79 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__79 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__104 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__104 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__105 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__105 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__106 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__106 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__107 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__107 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__19 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__19 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__61 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    34: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    35: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    36: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__61 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__61 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__61 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__61 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__59 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__59 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__82 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__82 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__81 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__81 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__79 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__79 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__104 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__104 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__105 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__105 /B (MUX1)
    16: i_0/i_1/\processor/ALU/_inferred__0_carry__4 /O[0] (CARRY4)
    17: i_0/i_1/\processor/ALU/_inferred__0_carry__4 /S[0] (CARRY4)
    18: i_0/i_1/\processor/ALU/_inferred__0__61 /O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__49 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__49 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__47 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__47 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__66 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__66 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__65 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__65 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__63 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__63 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__84 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__84 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__85 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__85 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__86 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__86 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__88 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__88 /A (MUX1)
    18: i_0/i_1/i_79/O (INV)
    19: i_0/i_1/i_79/I (INV)
    20: i_0/i_1/\processor/ALU/result2__73 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__73 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__49 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__49 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__49 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__47 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__47 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__66 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__66 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__65 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__65 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__63 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__63 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__84 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__84 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__85 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__85 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__86 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__86 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__88 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__88 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__15 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__15 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__49 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__49 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__49 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__47 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__47 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__66 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__66 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__65 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__65 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__63 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__63 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__84 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__84 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__85 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__85 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__86 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__86 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__87 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__87 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__15 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__15 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__49 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    34: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    35: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    36: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__49 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__49 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__49 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__49 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__47 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__47 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__66 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__66 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__65 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__65 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__63 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__63 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__84 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__84 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__85 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__85 /B (MUX1)
    16: i_0/i_1/\processor/ALU/_inferred__0_carry__3 /O[0] (CARRY4)
    17: i_0/i_1/\processor/ALU/_inferred__0_carry__3 /S[0] (CARRY4)
    18: i_0/i_1/\processor/ALU/_inferred__0__49 /O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__37 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__37 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__35 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__35 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__50 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__50 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__49 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__49 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__47 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__47 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__64 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__64 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__65 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__65 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__66 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__66 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__68 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__68 /A (MUX1)
    18: i_0/i_1/i_83/O (INV)
    19: i_0/i_1/i_83/I (INV)
    20: i_0/i_1/\processor/ALU/result2__55 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__55 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__37 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__37 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__37 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__35 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__35 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__50 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__50 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__49 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__49 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__47 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__47 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__64 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__64 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__65 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__65 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__66 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__66 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__68 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__68 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__11 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__11 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__37 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__37 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__37 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__35 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__35 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__50 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__50 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__49 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__49 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__47 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__47 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__64 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__64 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__65 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__65 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__66 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__66 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__67 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__67 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__11 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__11 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__37 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    34: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    35: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    36: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__37 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__37 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__37 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__37 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__35 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__35 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__50 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__50 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__49 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__49 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__47 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__47 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__64 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__64 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__65 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__65 /B (MUX1)
    16: i_0/i_1/\processor/ALU/_inferred__0_carry__2 /O[0] (CARRY4)
    17: i_0/i_1/\processor/ALU/_inferred__0_carry__2 /S[0] (CARRY4)
    18: i_0/i_1/\processor/ALU/_inferred__0__37 /O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__25 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__25 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__23 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__23 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__34 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__34 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__33 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__33 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__31 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__31 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__44 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__44 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__45 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__45 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__46 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__46 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__48 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__48 /A (MUX1)
    18: i_0/i_1/i_87/O (INV)
    19: i_0/i_1/i_87/I (INV)
    20: i_0/i_1/\processor/ALU/result2__37 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__37 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__25 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__25 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__25 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__23 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__23 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__34 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__34 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__33 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__33 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__31 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__31 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__44 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__44 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__45 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__45 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__46 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__46 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__48 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__48 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__7 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__7 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__25 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__25 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__25 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__23 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__23 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__34 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__34 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__33 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__33 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__31 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__31 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__44 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__44 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__45 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__45 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__46 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__46 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__47 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__47 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__7 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__7 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__25 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    34: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    35: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    36: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__25 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__25 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__25 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__25 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__23 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__23 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__34 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__34 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__33 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__33 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__31 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__31 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__44 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__44 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__45 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__45 /B (MUX1)
    16: i_0/i_1/\processor/ALU/_inferred__0_carry__1 /O[0] (CARRY4)
    17: i_0/i_1/\processor/ALU/_inferred__0_carry__1 /S[0] (CARRY4)
    18: i_0/i_1/\processor/ALU/_inferred__0__25 /O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__16 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__16 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__14 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__14 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__22 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__22 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__21 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__21 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__19 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__19 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__29 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__29 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__30 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__30 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__31 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__31 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__33 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__33 /A (MUX1)
    18: i_0/i_1/i_90/O (INV)
    19: i_0/i_1/i_90/I (INV)
    20: i_0/i_1/\processor/ALU/result2__24 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__24 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__16 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__16 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__16 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__14 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__14 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__22 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__22 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__21 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__21 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__19 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__19 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__29 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__29 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__30 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__30 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__31 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__31 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__33 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__33 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__4 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__4 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__16 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__16 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__16 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__14 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__14 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__22 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__22 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__21 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__21 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__19 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__19 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__29 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__29 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__30 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__30 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__31 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__31 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__32 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__32 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__4 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__4 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__16 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    34: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    35: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    36: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__16 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__16 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__16 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__16 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__14 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__14 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__22 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__22 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__21 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__21 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__19 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__19 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__29 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__29 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__30 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__30 /B (MUX1)
    16: i_0/i_1/\processor/ALU/_inferred__0_carry__0 /O[1] (CARRY4)
    17: i_0/i_1/\processor/ALU/_inferred__0_carry__0 /S[1] (CARRY4)
    18: i_0/i_1/\processor/ALU/_inferred__0__16 /O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__19 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__19 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__17 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__17 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__26 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__26 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__25 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__25 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__23 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__23 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__34 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__34 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__35 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__35 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__36 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__36 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__38 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__38 /A (MUX1)
    18: i_0/i_1/i_89/O (INV)
    19: i_0/i_1/i_89/I (INV)
    20: i_0/i_1/\processor/ALU/result2__28 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__28 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__19 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__19 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__19 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__17 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__17 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__26 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__26 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__25 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__25 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__23 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__23 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__34 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__34 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__35 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__35 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__36 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__36 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__38 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__38 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__5 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__5 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__19 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__19 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__19 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__17 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__17 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__26 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__26 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__25 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__25 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__23 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__23 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__34 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__34 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__35 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__35 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__36 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__36 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__37 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__37 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__5 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__5 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__19 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    34: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    35: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    36: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__19 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__19 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__19 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__19 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__17 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__17 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__26 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__26 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__25 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__25 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__23 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__23 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__34 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__34 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__35 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__35 /B (MUX1)
    16: i_0/i_1/\processor/ALU/_inferred__0_carry__0 /O[2] (CARRY4)
    17: i_0/i_1/\processor/ALU/_inferred__0_carry__0 /S[2] (CARRY4)
    18: i_0/i_1/\processor/ALU/_inferred__0__19 /O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__22 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__22 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__20 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__20 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__30 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__30 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__29 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__29 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__27 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__27 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__39 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__39 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__40 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__40 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__41 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__41 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__43 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__43 /A (MUX1)
    18: i_0/i_1/i_88/O (INV)
    19: i_0/i_1/i_88/I (INV)
    20: i_0/i_1/\processor/ALU/result2__33 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__33 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__22 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__22 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__22 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__20 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__20 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__30 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__30 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__29 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__29 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__27 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__27 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__39 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__39 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__40 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__40 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__41 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__41 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__43 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__43 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__6 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__6 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__22 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__22 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__22 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__20 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__20 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__30 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__30 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__29 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__29 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__27 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__27 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__39 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__39 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__40 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__40 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__41 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__41 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__42 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__42 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__6 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__6 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__22 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    34: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    35: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    36: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__22 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__22 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__22 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__22 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__20 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__20 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__30 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__30 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__29 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__29 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__27 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__27 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__39 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__39 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__40 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__40 /B (MUX1)
    16: i_0/i_1/\processor/ALU/_inferred__0_carry__0 /O[3] (CARRY4)
    17: i_0/i_1/\processor/ALU/_inferred__0_carry__0 /S[3] (CARRY4)
    18: i_0/i_1/\processor/ALU/_inferred__0__22 /O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__28 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__28 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__26 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__26 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__38 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__38 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__37 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__37 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__35 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__35 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__49 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__49 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__50 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__50 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__51 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__51 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__53 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__53 /A (MUX1)
    18: i_0/i_1/i_86/O (INV)
    19: i_0/i_1/i_86/I (INV)
    20: i_0/i_1/\processor/ALU/result2__42 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__42 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__28 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__28 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__28 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__26 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__26 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__38 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__38 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__37 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__37 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__35 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__35 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__49 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__49 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__50 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__50 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__51 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__51 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__53 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__53 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__8 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__8 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__28 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__28 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__28 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__26 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__26 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__38 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__38 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__37 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__37 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__35 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__35 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__49 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__49 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__50 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__50 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__51 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__51 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__52 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__52 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__8 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__8 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__28 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    34: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    35: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    36: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__28 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__28 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__28 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__28 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__26 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__26 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__38 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__38 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__37 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__37 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__35 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__35 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__49 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__49 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__50 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__50 /B (MUX1)
    16: i_0/i_1/\processor/ALU/_inferred__0_carry__1 /O[1] (CARRY4)
    17: i_0/i_1/\processor/ALU/_inferred__0_carry__1 /S[1] (CARRY4)
    18: i_0/i_1/\processor/ALU/_inferred__0__28 /O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__31 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__31 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__29 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__29 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__42 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__42 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__41 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__41 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__39 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__39 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__54 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__54 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__55 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__55 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__56 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__56 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__58 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__58 /A (MUX1)
    18: i_0/i_1/i_85/O (INV)
    19: i_0/i_1/i_85/I (INV)
    20: i_0/i_1/\processor/ALU/result2__46 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__46 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__31 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__31 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__31 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__29 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__29 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__42 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__42 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__41 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__41 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__39 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__39 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__54 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__54 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__55 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__55 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__56 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__56 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__58 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__58 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__9 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__9 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__31 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__31 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__31 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__29 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__29 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__42 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__42 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__41 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__41 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__39 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__39 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__54 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__54 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__55 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__55 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__56 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__56 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__57 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__57 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__9 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__9 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__31 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    34: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    35: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    36: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__31 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__31 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__31 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__31 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__29 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__29 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__42 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__42 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__41 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__41 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__39 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__39 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__54 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__54 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__55 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__55 /B (MUX1)
    16: i_0/i_1/\processor/ALU/_inferred__0_carry__1 /O[2] (CARRY4)
    17: i_0/i_1/\processor/ALU/_inferred__0_carry__1 /S[2] (CARRY4)
    18: i_0/i_1/\processor/ALU/_inferred__0__31 /O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__34 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__34 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__32 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__32 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__46 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__46 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__45 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__45 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__43 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__43 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__59 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__59 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__60 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__60 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__61 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__61 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__63 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__63 /A (MUX1)
    18: i_0/i_1/i_84/O (INV)
    19: i_0/i_1/i_84/I (INV)
    20: i_0/i_1/\processor/ALU/result2__51 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__51 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__34 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__34 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__34 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__32 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__32 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__46 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__46 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__45 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__45 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__43 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__43 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__59 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__59 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__60 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__60 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__61 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__61 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__63 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__63 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__10 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__10 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__34 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__34 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__34 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__32 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__32 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__46 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__46 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__45 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__45 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__43 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__43 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__59 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__59 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__60 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__60 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__61 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__61 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__62 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__62 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__10 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__10 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__34 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    34: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    35: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    36: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__34 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__34 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__34 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__34 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__32 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__32 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__46 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__46 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__45 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__45 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__43 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__43 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__59 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__59 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__60 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__60 /B (MUX1)
    16: i_0/i_1/\processor/ALU/_inferred__0_carry__1 /O[3] (CARRY4)
    17: i_0/i_1/\processor/ALU/_inferred__0_carry__1 /S[3] (CARRY4)
    18: i_0/i_1/\processor/ALU/_inferred__0__34 /O (GATE_2_6_XOR)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__40 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__40 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__38 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__38 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__54 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__54 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__53 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__53 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__51 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__51 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__69 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__69 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__70 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__70 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__71 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__71 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__73 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__73 /A (MUX1)
    18: i_0/i_1/i_82/O (INV)
    19: i_0/i_1/i_82/I (INV)
    20: i_0/i_1/\processor/ALU/result2__60 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__60 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__40 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__40 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__40 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__38 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__38 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__54 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__54 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__53 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__53 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__51 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__51 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__69 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__69 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__70 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__70 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__71 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__71 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__73 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__73 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__12 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__12 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__40 /O (GATE_2_7_NAND)
WARNING: [Synth 8-295] found timing loop. [F:/2019spring/codex/lab5/lab5.srcs/sources_1/new/Regfiles.v:29]
INFO: [Common 17-14] Message 'Synth 8-295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__40 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__40 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__38 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__38 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__54 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__54 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__53 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__53 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__51 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__51 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__69 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__69 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__70 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__70 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__71 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__71 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__72 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__72 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__12 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__12 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__40 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    34: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    35: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    36: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__40 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__40 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__40 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__40 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__38 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__38 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__54 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__54 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__53 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__53 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__51 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__51 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__69 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__69 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__70 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__70 /B (MUX1)
    16: i_0/i_1/\processor/ALU/_inferred__0_carry__2 /O[1] (CARRY4)
    17: i_0/i_1/\processor/ALU/_inferred__0_carry__2 /S[1] (CARRY4)
    18: i_0/i_1/\processor/ALU/_inferred__0__40 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__43 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__43 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__41 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__41 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__58 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__58 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__57 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__57 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__55 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__55 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__74 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__74 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__75 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__75 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__76 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__76 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__78 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__78 /A (MUX1)
    18: i_0/i_1/i_81/O (INV)
    19: i_0/i_1/i_81/I (INV)
    20: i_0/i_1/\processor/ALU/result2__64 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__64 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__43 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__43 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__43 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__41 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__41 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__58 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__58 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__57 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__57 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__55 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__55 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__74 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__74 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__75 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__75 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__76 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__76 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__78 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__78 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__13 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__13 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__43 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__43 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__43 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__41 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__41 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__58 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__58 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__57 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__57 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__55 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__55 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__74 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__74 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__75 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__75 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__76 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__76 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__77 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__77 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__13 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__13 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__43 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    34: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    35: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    36: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__43 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__43 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__43 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__43 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__41 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__41 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__58 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__58 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__57 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__57 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__55 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__55 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__74 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__74 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__75 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__75 /B (MUX1)
    16: i_0/i_1/\processor/ALU/_inferred__0_carry__2 /O[2] (CARRY4)
    17: i_0/i_1/\processor/ALU/_inferred__0_carry__2 /S[2] (CARRY4)
    18: i_0/i_1/\processor/ALU/_inferred__0__43 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__46 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__46 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__44 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__44 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__62 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__62 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__61 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__61 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__59 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__59 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__79 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__79 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__80 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__80 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__81 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__81 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__83 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__83 /A (MUX1)
    18: i_0/i_1/i_80/O (INV)
    19: i_0/i_1/i_80/I (INV)
    20: i_0/i_1/\processor/ALU/result2__69 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__69 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__46 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__46 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__46 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__44 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__44 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__62 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__62 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__61 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__61 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__59 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__59 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__79 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__79 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__80 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__80 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__81 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__81 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__83 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__83 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__14 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__14 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__46 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__46 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__46 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__44 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__44 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__62 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__62 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__61 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__61 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__59 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__59 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__79 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__79 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__80 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__80 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__81 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__81 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__82 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__82 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__14 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__14 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__46 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    34: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    35: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    36: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__46 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__46 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__46 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__46 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__44 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__44 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__62 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__62 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__61 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__61 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__59 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__59 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__79 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__79 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__80 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__80 /B (MUX1)
    16: i_0/i_1/\processor/ALU/_inferred__0_carry__2 /O[3] (CARRY4)
    17: i_0/i_1/\processor/ALU/_inferred__0_carry__2 /S[3] (CARRY4)
    18: i_0/i_1/\processor/ALU/_inferred__0__46 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__52 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__52 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__50 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__50 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__70 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__70 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__69 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__69 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__67 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__67 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__89 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__89 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__90 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__90 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__91 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__91 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__93 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__93 /A (MUX1)
    18: i_0/i_1/i_78/O (INV)
    19: i_0/i_1/i_78/I (INV)
    20: i_0/i_1/\processor/ALU/result2__78 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__78 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__52 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__52 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__52 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__50 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__50 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__70 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__70 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__69 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__69 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__67 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__67 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__89 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__89 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__90 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__90 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__91 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__91 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__93 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__93 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__16 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__16 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__52 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__52 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__52 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__50 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__50 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__70 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__70 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__69 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__69 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__67 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__67 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__89 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__89 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__90 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__90 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__91 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__91 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__92 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__92 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__16 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__16 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__52 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    34: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    35: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    36: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__52 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__52 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__52 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__52 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__50 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__50 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__70 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__70 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__69 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__69 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__67 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__67 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__89 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__89 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__90 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__90 /B (MUX1)
    16: i_0/i_1/\processor/ALU/_inferred__0_carry__3 /O[1] (CARRY4)
    17: i_0/i_1/\processor/ALU/_inferred__0_carry__3 /S[1] (CARRY4)
    18: i_0/i_1/\processor/ALU/_inferred__0__52 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__55 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__55 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__53 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__53 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__74 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__74 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__73 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__73 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__71 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__71 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__94 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__94 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__95 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__95 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__96 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__96 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__98 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__98 /A (MUX1)
    18: i_0/i_1/i_77/O (INV)
    19: i_0/i_1/i_77/I (INV)
    20: i_0/i_1/\processor/ALU/result2__82 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__82 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__55 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__55 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__55 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__53 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__53 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__74 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__74 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__73 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__73 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__71 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__71 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__94 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__94 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__95 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__95 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__96 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__96 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__98 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__98 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__17 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__17 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__55 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__55 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__55 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__53 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__53 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__74 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__74 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__73 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__73 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__71 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__71 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__94 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__94 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__95 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__95 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__96 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__96 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__97 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__97 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__17 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__17 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__55 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    34: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    35: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    36: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__55 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__55 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__55 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__55 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__53 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__53 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__74 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__74 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__73 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__73 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__71 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__71 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__94 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__94 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__95 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__95 /B (MUX1)
    16: i_0/i_1/\processor/ALU/_inferred__0_carry__3 /O[2] (CARRY4)
    17: i_0/i_1/\processor/ALU/_inferred__0_carry__3 /S[2] (CARRY4)
    18: i_0/i_1/\processor/ALU/_inferred__0__55 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__58 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__58 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__56 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__56 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__78 /O (GATE_2_11)
     5: i_0/i_1/\processor/PC/opc__78 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__120 /O (INV)
     7: i_0/i_1/\processor/PC/opc__120 /I (INV)
     8: i_0/i_1/\processor/PC/opc__77 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__77 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__75 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__75 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__99 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__99 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__100 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__100 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__101 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__101 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result__103 /Z (MUX1)
    19: i_0/i_1/\processor/ALU/result__103 /A (MUX1)
    20: i_0/i_1/i_76/O (INV)
    21: i_0/i_1/i_76/I (INV)
    22: i_0/i_1/\processor/ALU/result2__87 /O (GATE_2_9_XNOR)
    23: i_0/i_1/\processor/ALU/result2__87 /I0 (GATE_2_9_XNOR)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__58 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__58 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__58 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__56 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__56 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__78 /O (GATE_2_11)
     5: i_0/i_1/\processor/PC/opc__78 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__120 /O (INV)
     7: i_0/i_1/\processor/PC/opc__120 /I (INV)
     8: i_0/i_1/\processor/PC/opc__77 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__77 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__75 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__75 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__99 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__99 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__100 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__100 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__101 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__101 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result__103 /Z (MUX1)
    19: i_0/i_1/\processor/ALU/result__103 /B (MUX1)
    20: i_0/i_1/\processor/ALU/result0_inferred__1__18 /O (GATE_2_8_AND)
    21: i_0/i_1/\processor/ALU/result0_inferred__1__18 /I0 (GATE_2_8_AND)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__58 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__58 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__58 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__56 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__56 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__78 /O (GATE_2_11)
     5: i_0/i_1/\processor/PC/opc__78 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__120 /O (INV)
     7: i_0/i_1/\processor/PC/opc__120 /I (INV)
     8: i_0/i_1/\processor/PC/opc__77 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__77 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__75 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__75 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__99 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__99 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__100 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__100 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__101 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__101 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result__102 /Z (MUX1)
    19: i_0/i_1/\processor/ALU/result__102 /A (MUX1)
    20: i_0/i_1/\processor/ALU/result1__18 /O (GATE_2_14_OR)
    21: i_0/i_1/\processor/ALU/result1__18 /I0 (GATE_2_14_OR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__58 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    34: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    35: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    36: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__58 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__58 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__58 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__58 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__56 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__56 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__78 /O (GATE_2_11)
     7: i_0/i_1/\processor/PC/opc__78 /I1 (GATE_2_11)
     8: i_0/i_1/\processor/PC/opc__120 /O (INV)
     9: i_0/i_1/\processor/PC/opc__120 /I (INV)
    10: i_0/i_1/\processor/PC/opc__77 /O (GATE_2_7_NAND)
    11: i_0/i_1/\processor/PC/opc__77 /I1 (GATE_2_7_NAND)
    12: i_0/i_1/\processor/PC/opc__75 /O (GATE_2_11)
    13: i_0/i_1/\processor/PC/opc__75 /I1 (GATE_2_11)
    14: i_0/i_1/\processor/ALU/result__99 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__99 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__100 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__100 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__3 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__3 /S[3] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__58 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__64 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__64 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__62 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__62 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__86 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__86 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__85 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__85 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__83 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__83 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__109 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__109 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__110 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__110 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__111 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__111 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__113 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__113 /A (MUX1)
    18: i_0/i_1/i_74/O (INV)
    19: i_0/i_1/i_74/I (INV)
    20: i_0/i_1/\processor/ALU/result2__96 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__96 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__64 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__64 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__64 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__62 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__62 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__86 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__86 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__85 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__85 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__83 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__83 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__109 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__109 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__110 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__110 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__111 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__111 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__113 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__113 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__20 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__20 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__64 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__64 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__64 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__62 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__62 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__86 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__86 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__85 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__85 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__83 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__83 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__109 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__109 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__110 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__110 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__111 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__111 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__112 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__112 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__20 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__20 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__64 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    34: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    35: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    36: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__64 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__64 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__64 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__64 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__62 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__62 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__86 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__86 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__85 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__85 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__83 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__83 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__109 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__109 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__110 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__110 /B (MUX1)
    16: i_0/i_1/\processor/ALU/_inferred__0_carry__4 /O[1] (CARRY4)
    17: i_0/i_1/\processor/ALU/_inferred__0_carry__4 /S[1] (CARRY4)
    18: i_0/i_1/\processor/ALU/_inferred__0__64 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__67 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__67 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__65 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__65 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__90 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__90 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__89 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__89 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__87 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__87 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__114 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__114 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__115 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__115 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__116 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__116 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__118 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__118 /A (MUX1)
    18: i_0/i_1/i_73/O (INV)
    19: i_0/i_1/i_73/I (INV)
    20: i_0/i_1/\processor/ALU/result2__100 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__100 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__67 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__67 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__67 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__65 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__65 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__90 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__90 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__89 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__89 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__87 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__87 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__114 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__114 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__115 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__115 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__116 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__116 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__118 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__118 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__21 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__21 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__67 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__67 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__67 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__65 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__65 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__90 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__90 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__89 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__89 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__87 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__87 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__114 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__114 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__115 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__115 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__116 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__116 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__117 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__117 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__21 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__21 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__67 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    34: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    35: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    36: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__67 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__67 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__67 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__67 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__65 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__65 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__90 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__90 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__89 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__89 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__87 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__87 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__114 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__114 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__115 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__115 /B (MUX1)
    16: i_0/i_1/\processor/ALU/_inferred__0_carry__4 /O[2] (CARRY4)
    17: i_0/i_1/\processor/ALU/_inferred__0_carry__4 /S[2] (CARRY4)
    18: i_0/i_1/\processor/ALU/_inferred__0__67 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__70 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__70 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__68 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__68 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__94 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__94 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__93 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__93 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__91 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__91 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__119 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__119 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__120 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__120 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__121 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__121 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__123 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__123 /A (MUX1)
    18: i_0/i_1/i_72/O (INV)
    19: i_0/i_1/i_72/I (INV)
    20: i_0/i_1/\processor/ALU/result2__105 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__105 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__70 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__70 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__70 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__68 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__68 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__94 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__94 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__93 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__93 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__91 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__91 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__119 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__119 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__120 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__120 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__121 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__121 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__123 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__123 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__22 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__22 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__70 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__70 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__70 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__68 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__68 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__94 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__94 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__93 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__93 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__91 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__91 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__119 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__119 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__120 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__120 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__121 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__121 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__122 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__122 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__22 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__22 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__70 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    34: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    35: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    36: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__70 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__70 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__70 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__70 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__68 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__68 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__94 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__94 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__93 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__93 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__91 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__91 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__119 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__119 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__120 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__120 /B (MUX1)
    16: i_0/i_1/\processor/ALU/_inferred__0_carry__4 /O[3] (CARRY4)
    17: i_0/i_1/\processor/ALU/_inferred__0_carry__4 /S[3] (CARRY4)
    18: i_0/i_1/\processor/ALU/_inferred__0__70 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__76 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__76 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__74 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__74 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__102 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__102 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__101 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__101 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__99 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__99 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__129 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__129 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__130 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__130 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__131 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__131 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__133 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__133 /A (MUX1)
    18: i_0/i_1/i_70/O (INV)
    19: i_0/i_1/i_70/I (INV)
    20: i_0/i_1/\processor/ALU/result2__114 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__114 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__76 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__76 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__76 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__74 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__74 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__102 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__102 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__101 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__101 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__99 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__99 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__129 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__129 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__130 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__130 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__131 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__131 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__133 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__133 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__24 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__24 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__76 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__76 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__76 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__74 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__74 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__102 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__102 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__101 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__101 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__99 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__99 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__129 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__129 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__130 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__130 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__131 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__131 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__132 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__132 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__24 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__24 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__76 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    34: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    35: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    36: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__76 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__76 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__76 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__76 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__74 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__74 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__102 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__102 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__101 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__101 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__99 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__99 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__129 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__129 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__130 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__130 /B (MUX1)
    16: i_0/i_1/\processor/ALU/_inferred__0_carry__5 /O[1] (CARRY4)
    17: i_0/i_1/\processor/ALU/_inferred__0_carry__5 /S[1] (CARRY4)
    18: i_0/i_1/\processor/ALU/_inferred__0__76 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__79 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__79 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__77 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__77 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__106 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__106 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__105 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__105 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__103 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__103 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__134 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__134 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__135 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__135 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__136 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__136 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__138 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__138 /A (MUX1)
    18: i_0/i_1/i_69/O (INV)
    19: i_0/i_1/i_69/I (INV)
    20: i_0/i_1/\processor/ALU/result2__118 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__118 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__79 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__79 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__79 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__77 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__77 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__106 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__106 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__105 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__105 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__103 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__103 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__134 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__134 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__135 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__135 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__136 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__136 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__138 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__138 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__25 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__25 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__79 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__79 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__79 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__77 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__77 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__106 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__106 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__105 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__105 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__103 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__103 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__134 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__134 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__135 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__135 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__136 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__136 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__137 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__137 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__25 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__25 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__79 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    34: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    35: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    36: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__79 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__79 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__79 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__79 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__77 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__77 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__106 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__106 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__105 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__105 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__103 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__103 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__134 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__134 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__135 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__135 /B (MUX1)
    16: i_0/i_1/\processor/ALU/_inferred__0_carry__5 /O[2] (CARRY4)
    17: i_0/i_1/\processor/ALU/_inferred__0_carry__5 /S[2] (CARRY4)
    18: i_0/i_1/\processor/ALU/_inferred__0__79 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__82 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__82 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__80 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__80 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__110 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__110 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__109 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__109 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__107 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__107 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__139 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__139 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__140 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__140 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__141 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__141 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__143 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__143 /A (MUX1)
    18: i_0/i_1/i_68/O (INV)
    19: i_0/i_1/i_68/I (INV)
    20: i_0/i_1/\processor/ALU/result2__123 /O (GATE_2_9_XNOR)
    21: i_0/i_1/\processor/ALU/result2__123 /I0 (GATE_2_9_XNOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__82 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__82 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__82 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__80 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__80 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__110 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__110 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__109 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__109 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__107 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__107 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__139 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__139 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__140 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__140 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__141 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__141 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__143 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__143 /B (MUX1)
    18: i_0/i_1/\processor/ALU/result0_inferred__1__26 /O (GATE_2_8_AND)
    19: i_0/i_1/\processor/ALU/result0_inferred__1__26 /I0 (GATE_2_8_AND)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__82 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__82 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__82 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__80 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__80 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__110 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__110 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__109 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/PC/opc__109 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/PC/opc__107 /O (GATE_2_11)
     9: i_0/i_1/\processor/PC/opc__107 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/ALU/result__139 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__139 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__140 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__140 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__141 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__141 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result__142 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__142 /A (MUX1)
    18: i_0/i_1/\processor/ALU/result1__26 /O (GATE_2_14_OR)
    19: i_0/i_1/\processor/ALU/result1__26 /I0 (GATE_2_14_OR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__82 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__85 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__85 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__83 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__112 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__112 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__111 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__111 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__144 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__144 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__145 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__145 /B (MUX1)
    34: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[0] (CARRY4)
    35: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[0] (CARRY4)
    36: i_0/i_1/\processor/ALU/_inferred__0__85 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__82 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__82 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__82 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__82 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__80 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__80 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__110 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__110 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__109 /O (GATE_2_7_NAND)
     9: i_0/i_1/\processor/PC/opc__109 /I1 (GATE_2_7_NAND)
    10: i_0/i_1/\processor/PC/opc__107 /O (GATE_2_11)
    11: i_0/i_1/\processor/PC/opc__107 /I1 (GATE_2_11)
    12: i_0/i_1/\processor/ALU/result__139 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__139 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__140 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__140 /B (MUX1)
    16: i_0/i_1/\processor/ALU/_inferred__0_carry__5 /O[3] (CARRY4)
    17: i_0/i_1/\processor/ALU/_inferred__0_carry__5 /S[3] (CARRY4)
    18: i_0/i_1/\processor/ALU/_inferred__0__82 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__88 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__88 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__86 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__86 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__114 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/PC/opc__114 /I1 (GATE_2_14_OR)
     6: i_0/i_1/\processor/PC/opc__113 /Z (MUX1)
     7: i_0/i_1/\processor/PC/opc__113 /B (MUX1)
     8: i_0/i_1/\processor/ALU/result__149 /Z (MUX1)
     9: i_0/i_1/\processor/ALU/result__149 /A (MUX1)
    10: i_0/i_1/\processor/ALU/result__150 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__150 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__151 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__151 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__153 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__153 /A (MUX1)
    16: i_0/i_1/i_66/O (INV)
    17: i_0/i_1/i_66/I (INV)
    18: i_0/i_1/\processor/ALU/result2__132 /O (GATE_2_9_XNOR)
    19: i_0/i_1/\processor/ALU/result2__132 /I0 (GATE_2_9_XNOR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__88 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__88 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__88 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__86 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__86 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__114 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/PC/opc__114 /I1 (GATE_2_14_OR)
     6: i_0/i_1/\processor/PC/opc__113 /Z (MUX1)
     7: i_0/i_1/\processor/PC/opc__113 /B (MUX1)
     8: i_0/i_1/\processor/ALU/result__149 /Z (MUX1)
     9: i_0/i_1/\processor/ALU/result__149 /A (MUX1)
    10: i_0/i_1/\processor/ALU/result__150 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__150 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__151 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__151 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__153 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__153 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result0_inferred__1__28 /O (GATE_2_8_AND)
    17: i_0/i_1/\processor/ALU/result0_inferred__1__28 /I0 (GATE_2_8_AND)
    18: i_0/i_1/\processor/DataSelector_2to1_323/Result__88 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__88 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__88 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__86 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__86 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__114 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/PC/opc__114 /I1 (GATE_2_14_OR)
     6: i_0/i_1/\processor/PC/opc__113 /Z (MUX1)
     7: i_0/i_1/\processor/PC/opc__113 /B (MUX1)
     8: i_0/i_1/\processor/ALU/result__149 /Z (MUX1)
     9: i_0/i_1/\processor/ALU/result__149 /A (MUX1)
    10: i_0/i_1/\processor/ALU/result__150 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__150 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__151 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__151 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__152 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__152 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result1__28 /O (GATE_2_14_OR)
    17: i_0/i_1/\processor/ALU/result1__28 /I0 (GATE_2_14_OR)
    18: i_0/i_1/\processor/DataSelector_2to1_323/Result__88 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[1] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__88 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__88 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__88 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__88 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__86 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__86 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__114 /O (GATE_2_14_OR)
    27: i_0/i_1/\processor/PC/opc__114 /I1 (GATE_2_14_OR)
    28: i_0/i_1/\processor/PC/opc__113 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__113 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__149 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__149 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__150 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__150 /A (MUX1)
    34: i_0/i_1/\processor/ALU/result__151 /Z (MUX1)
    35: i_0/i_1/\processor/ALU/result__151 /B (MUX1)
    36: i_0/i_1/\processor/ALU/result__152 /Z (MUX1)
    37: i_0/i_1/\processor/ALU/result__152 /B (MUX1)
    38: i_0/i_1/\processor/ALU/result0_inferred__0__218 /O (GATE_2_8_AND)
    39: i_0/i_1/\processor/ALU/result0_inferred__0__218 /I0 (GATE_2_8_AND)
    40: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__88 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__88 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__88 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__88 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__86 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__86 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__114 /O (GATE_2_14_OR)
     7: i_0/i_1/\processor/PC/opc__114 /I1 (GATE_2_14_OR)
     8: i_0/i_1/\processor/PC/opc__113 /Z (MUX1)
     9: i_0/i_1/\processor/PC/opc__113 /B (MUX1)
    10: i_0/i_1/\processor/ALU/result__149 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__149 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__150 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__150 /B (MUX1)
    14: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[1] (CARRY4)
    15: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[1] (CARRY4)
    16: i_0/i_1/\processor/ALU/_inferred__0__88 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__91 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__91 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__89 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__89 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__116 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__116 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__115 /Z (MUX1)
     7: i_0/i_1/\processor/PC/opc__115 /B (MUX1)
     8: i_0/i_1/\processor/ALU/result__154 /Z (MUX1)
     9: i_0/i_1/\processor/ALU/result__154 /A (MUX1)
    10: i_0/i_1/\processor/ALU/result__155 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__155 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__156 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__156 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__158 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__158 /A (MUX1)
    16: i_0/i_1/i_65/O (INV)
    17: i_0/i_1/i_65/I (INV)
    18: i_0/i_1/\processor/ALU/result2__136 /O (GATE_2_9_XNOR)
    19: i_0/i_1/\processor/ALU/result2__136 /I0 (GATE_2_9_XNOR)
    20: i_0/i_1/\processor/DataSelector_2to1_323/Result__91 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__91 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__91 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__89 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__89 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__116 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__116 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__115 /Z (MUX1)
     7: i_0/i_1/\processor/PC/opc__115 /B (MUX1)
     8: i_0/i_1/\processor/ALU/result__154 /Z (MUX1)
     9: i_0/i_1/\processor/ALU/result__154 /A (MUX1)
    10: i_0/i_1/\processor/ALU/result__155 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__155 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__156 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__156 /A (MUX1)
    14: i_0/i_1/\processor/ALU/result__158 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__158 /B (MUX1)
    16: i_0/i_1/\processor/ALU/result0_inferred__1__29 /O (GATE_2_8_AND)
    17: i_0/i_1/\processor/ALU/result0_inferred__1__29 /I0 (GATE_2_8_AND)
    18: i_0/i_1/\processor/DataSelector_2to1_323/Result__91 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__91 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__91 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__89 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__89 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__116 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__116 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__115 /Z (MUX1)
     7: i_0/i_1/\processor/PC/opc__115 /B (MUX1)
     8: i_0/i_1/\processor/ALU/result__154 /Z (MUX1)
     9: i_0/i_1/\processor/ALU/result__154 /A (MUX1)
    10: i_0/i_1/\processor/ALU/result__155 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__155 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__156 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__156 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__157 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__157 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result1__29 /O (GATE_2_14_OR)
    17: i_0/i_1/\processor/ALU/result1__29 /I0 (GATE_2_14_OR)
    18: i_0/i_1/\processor/DataSelector_2to1_323/Result__91 /O (GATE_2_7_NAND)
Found timing loop:
     0: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
     1: i_0/i_1/\processor/ALU/result0_inferred__0__215 /I0 (GATE_2_1_NOR)
     2: i_0/i_1/\processor/ALU/result0_inferred__0__214 /O (GATE_2_14_OR)
     3: i_0/i_1/\processor/ALU/result0_inferred__0__214 /I0 (GATE_2_14_OR)
     4: i_0/i_1/\processor/ALU/result0_inferred__0__209 /O (GATE_2_14_OR)
     5: i_0/i_1/\processor/ALU/result0_inferred__0__209 /I0 (GATE_2_14_OR)
     6: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     7: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     8: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     9: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
    10: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
    11: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
    12: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
    13: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
    14: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
    15: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    16: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    17: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    18: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    19: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[2] (CARRY4)
    20: i_0/i_1/\processor/ALU/_inferred__0__91 /O (GATE_2_6_XOR)
    21: i_0/i_1/\processor/ALU/_inferred__0__91 /I1 (GATE_2_6_XOR)
    22: i_0/i_1/\processor/DataSelector_2to1_323/Result__91 /O (GATE_2_7_NAND)
    23: i_0/i_1/\processor/DataSelector_2to1_323/Result__91 /I1 (GATE_2_7_NAND)
    24: i_0/i_1/\processor/DataSelector_2to1_323/Result__89 /O (GATE_2_11)
    25: i_0/i_1/\processor/DataSelector_2to1_323/Result__89 /I1 (GATE_2_11)
    26: i_0/i_1/\processor/PC/opc__116 /O (GATE_2_2)
    27: i_0/i_1/\processor/PC/opc__116 /I0 (GATE_2_2)
    28: i_0/i_1/\processor/PC/opc__115 /Z (MUX1)
    29: i_0/i_1/\processor/PC/opc__115 /B (MUX1)
    30: i_0/i_1/\processor/ALU/result__154 /Z (MUX1)
    31: i_0/i_1/\processor/ALU/result__154 /A (MUX1)
    32: i_0/i_1/\processor/ALU/result__155 /Z (MUX1)
    33: i_0/i_1/\processor/ALU/result__155 /A (MUX1)
    34: i_0/i_1/\processor/ALU/result__156 /Z (MUX1)
    35: i_0/i_1/\processor/ALU/result__156 /B (MUX1)
    36: i_0/i_1/\processor/ALU/result__157 /Z (MUX1)
    37: i_0/i_1/\processor/ALU/result__157 /B (MUX1)
    38: i_0/i_1/\processor/ALU/result0_inferred__0__217 /O (GATE_2_8_AND)
    39: i_0/i_1/\processor/ALU/result0_inferred__0__217 /I0 (GATE_2_8_AND)
    40: i_0/i_1/\processor/ALU/result0_inferred__0__215 /O (GATE_2_1_NOR)
Found timing loop:
     0: i_0/i_1/\processor/ALU/_inferred__0__91 /O (GATE_2_6_XOR)
     1: i_0/i_1/\processor/ALU/_inferred__0__91 /I1 (GATE_2_6_XOR)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__91 /O (GATE_2_7_NAND)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__91 /I1 (GATE_2_7_NAND)
     4: i_0/i_1/\processor/DataSelector_2to1_323/Result__89 /O (GATE_2_11)
     5: i_0/i_1/\processor/DataSelector_2to1_323/Result__89 /I1 (GATE_2_11)
     6: i_0/i_1/\processor/PC/opc__116 /O (GATE_2_2)
     7: i_0/i_1/\processor/PC/opc__116 /I0 (GATE_2_2)
     8: i_0/i_1/\processor/PC/opc__115 /Z (MUX1)
     9: i_0/i_1/\processor/PC/opc__115 /B (MUX1)
    10: i_0/i_1/\processor/ALU/result__154 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__154 /A (MUX1)
    12: i_0/i_1/\processor/ALU/result__155 /Z (MUX1)
    13: i_0/i_1/\processor/ALU/result__155 /B (MUX1)
    14: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[2] (CARRY4)
    15: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[2] (CARRY4)
    16: i_0/i_1/\processor/ALU/_inferred__0__91 /O (GATE_2_6_XOR)
Found timing loop:
     0: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
     1: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /I1 (GATE_2_7_NAND)
     2: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /O (GATE_2_11)
     3: i_0/i_1/\processor/DataSelector_2to1_323/Result__92 /I1 (GATE_2_11)
     4: i_0/i_1/\processor/PC/opc__118 /O (GATE_2_2)
     5: i_0/i_1/\processor/PC/opc__118 /I0 (GATE_2_2)
     6: i_0/i_1/\processor/PC/opc__117 /Z (MUX1)
     7: i_0/i_1/\processor/PC/opc__117 /B (MUX1)
     8: i_0/i_1/\processor/ALU/result__159 /Z (MUX1)
     9: i_0/i_1/\processor/ALU/result__159 /A (MUX1)
    10: i_0/i_1/\processor/ALU/result__160 /Z (MUX1)
    11: i_0/i_1/\processor/ALU/result__160 /B (MUX1)
    12: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /O[3] (CARRY4)
    13: i_0/i_1/\processor/ALU/_inferred__0_carry__6 /S[3] (CARRY4)
    14: i_0/i_1/\processor/ALU/_inferred__0__93 /O (GATE_2_6_XOR)
    15: i_0/i_1/\processor/ALU/_inferred__0__93 /I1 (GATE_2_6_XOR)
    16: i_0/i_1/\processor/DataSelector_2to1_323/Result__94 /O (GATE_2_7_NAND)
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__195  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__194  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__193  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__192  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__191  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__190  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__189  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__188  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__187  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__186  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__185  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__184  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__183  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__182  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__181  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__180  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__179  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__178  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__177  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__176  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__175  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__174  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__173  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__172  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__171  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__170  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__169  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__168  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__167  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__166  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__164  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__4  -from B -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__1  -from B -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result0_inferred__0__247  -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__3  -from A -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result0  -from I -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__20  -from B -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__15  -from B -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/i_95 -from I -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__10  -from B -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__40  -from B -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__35  -from B -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__30  -from B -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__25  -from B -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__60  -from B -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__55  -from B -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__50  -from B -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_1/\processor/ALU/result__45  -from B -to Z'
