{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462423850255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462423850261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 22:50:49 2016 " "Processing started: Wed May 04 22:50:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462423850261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462423850261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462423850262 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462423851834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 0 0 " "Found 0 design units, including 0 entities, in source file display.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423852043 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instructionFetcher.v(94) " "Verilog HDL information at instructionFetcher.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "instructionFetcher.v" "" { Text "C:/altera/13.0sp1/cpu-project/instructionFetcher.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462423852125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetcher.v 2 2 " "Found 2 design units, including 2 entities, in source file instructionfetcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionFetcher " "Found entity 1: instructionFetcher" {  } { { "instructionFetcher.v" "" { Text "C:/altera/13.0sp1/cpu-project/instructionFetcher.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423852131 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructionMemory " "Found entity 2: instructionMemory" {  } { { "instructionFetcher.v" "" { Text "C:/altera/13.0sp1/cpu-project/instructionFetcher.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423852131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462423852131 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "cpu.v(50) " "Verilog HDL Event Control warning at cpu.v(50): Event Control contains a complex event expression" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 50 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1462423852324 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cpu.v(57) " "Verilog HDL information at cpu.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462423852325 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "cpu.v(255) " "Verilog HDL Event Control warning at cpu.v(255): Event Control contains a complex event expression" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 255 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1462423852327 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu.v 6 6 " "Using design file cpu.v, which is not specified as a design file for the current project, but contains definitions for 6 design units and 6 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423852331 ""} { "Info" "ISGN_ENTITY_NAME" "2 setOpCodeDisplay " "Found entity 2: setOpCodeDisplay" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423852331 ""} { "Info" "ISGN_ENTITY_NAME" "3 setRegDisplay " "Found entity 3: setRegDisplay" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423852331 ""} { "Info" "ISGN_ENTITY_NAME" "4 operation " "Found entity 4: operation" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423852331 ""} { "Info" "ISGN_ENTITY_NAME" "5 setDisplay " "Found entity 5: setDisplay" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423852331 ""} { "Info" "ISGN_ENTITY_NAME" "6 updateRegisters " "Found entity 6: updateRegisters" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462423852331 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1462423852331 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cpu.v(138) " "Verilog HDL Instantiation warning at cpu.v(138): instance has no name" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 138 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1462423852338 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cpu.v(141) " "Verilog HDL Instantiation warning at cpu.v(141): instance has no name" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 141 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1462423852338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462423852348 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "operate cpu.v(38) " "Verilog HDL or VHDL warning at cpu.v(38): object \"operate\" assigned a value but never read" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462423852355 "|cpu"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "lastPush cpu.v(6) " "Verilog HDL warning at cpu.v(6): initial value for variable lastPush should be constant" {  } { { "cpu.v" "" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 6 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1462423852356 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setOpCodeDisplay setOpCodeDisplay:op1 " "Elaborating entity \"setOpCodeDisplay\" for hierarchy \"setOpCodeDisplay:op1\"" {  } { { "cpu.v" "op1" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423852364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setRegDisplay setRegDisplay:regDis1 " "Elaborating entity \"setRegDisplay\" for hierarchy \"setRegDisplay:regDis1\"" {  } { { "cpu.v" "regDis1" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423852373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setDisplay setDisplay:stage1 " "Elaborating entity \"setDisplay\" for hierarchy \"setDisplay:stage1\"" {  } { { "cpu.v" "stage1" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423852387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionFetcher instructionFetcher:comb_201 " "Elaborating entity \"instructionFetcher\" for hierarchy \"instructionFetcher:comb_201\"" {  } { { "cpu.v" "comb_201" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423852398 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 instructionFetcher.v(20) " "Verilog HDL assignment warning at instructionFetcher.v(20): truncated value with size 8 to match size of target (4)" {  } { { "instructionFetcher.v" "" { Text "C:/altera/13.0sp1/cpu-project/instructionFetcher.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462423852401 "|cpu|instructionFetcher:comb_201"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 instructionFetcher.v(24) " "Verilog HDL assignment warning at instructionFetcher.v(24): truncated value with size 8 to match size of target (3)" {  } { { "instructionFetcher.v" "" { Text "C:/altera/13.0sp1/cpu-project/instructionFetcher.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462423852402 "|cpu|instructionFetcher:comb_201"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 instructionFetcher.v(27) " "Verilog HDL assignment warning at instructionFetcher.v(27): truncated value with size 8 to match size of target (3)" {  } { { "instructionFetcher.v" "" { Text "C:/altera/13.0sp1/cpu-project/instructionFetcher.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462423852402 "|cpu|instructionFetcher:comb_201"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:comb_202 " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:comb_202\"" {  } { { "cpu.v" "comb_202" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462423852467 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 instructionFetcher.v(111) " "Verilog HDL assignment warning at instructionFetcher.v(111): truncated value with size 32 to match size of target (4)" {  } { { "instructionFetcher.v" "" { Text "C:/altera/13.0sp1/cpu-project/instructionFetcher.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462423852477 "|cpu|instructionMemory:comb_202"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LED9 instructionFetcher.v(94) " "Can't resolve multiple constant drivers for net \"LED9\" at instructionFetcher.v(94)" {  } { { "instructionFetcher.v" "" { Text "C:/altera/13.0sp1/cpu-project/instructionFetcher.v" 94 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462423852511 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "instructionFetcher.v(87) " "Constant driver at instructionFetcher.v(87)" {  } { { "instructionFetcher.v" "" { Text "C:/altera/13.0sp1/cpu-project/instructionFetcher.v" 87 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1462423852511 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "instructionMemory:comb_202 " "Can't elaborate user hierarchy \"instructionMemory:comb_202\"" {  } { { "cpu.v" "comb_202" { Text "C:/altera/13.0sp1/cpu-project/cpu.v" 141 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462423852514 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/cpu-project/output_files/cpu.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/cpu-project/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1462423852713 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462423852932 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 04 22:50:52 2016 " "Processing ended: Wed May 04 22:50:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462423852932 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462423852932 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462423852932 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462423852932 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 12 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 12 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462423853734 ""}
