{
  "design": {
    "design_info": {
      "boundary_crc": "0x7F46FE3C08D475",
      "device": "xcu280-fsvh2892-2L-e",
      "gen_directory": "../../../../external_dma.gen/sources_1/bd/external_dma_bd",
      "name": "external_dma_bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_gpio_0": "",
      "dma_0": "",
      "dma_1": "",
      "axis_switch_s2mm_data": "",
      "axis_switch_mm2s_data": "",
      "axis_switch_s2mm_cmd": "",
      "axis_switch_mm2s_cmd": "",
      "axis_switch_mm2s_sts": "",
      "axis_switch_s2mm_sts": ""
    },
    "interface_ports": {
      "s_axi_control": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "13"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "external_dma_bd_ap_clk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "s_axi_control",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00001FFF",
          "width": "13"
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "s_axi_control_araddr",
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "s_axi_control_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "s_axi_control_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "s_axi_control_awaddr",
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "s_axi_control_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "s_axi_control_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "s_axi_control_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "s_axi_control_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "s_axi_control_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "s_axi_control_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "s_axi_control_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "s_axi_control_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "s_axi_control_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "s_axi_control_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "s_axi_control_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "s_axi_control_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "s_axi_control_wvalid",
            "direction": "I"
          }
        }
      },
      "s_axis_s2mm": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "external_dma_bd_ap_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "64"
          },
          "TDEST_WIDTH": {
            "value": "8"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TVALID": {
            "physical_name": "s_axis_s2mm_tvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "s_axis_s2mm_tready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TDATA": {
            "physical_name": "s_axis_s2mm_tdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "s_axis_s2mm_tkeep",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "s_axis_s2mm_tlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TDEST": {
            "physical_name": "s_axis_s2mm_tdest",
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        }
      },
      "m_axis_mm2s": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "external_dma_bd_ap_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "64",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "port_maps": {
          "TVALID": {
            "physical_name": "m_axis_mm2s_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m_axis_mm2s_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TDATA": {
            "physical_name": "m_axis_mm2s_tdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "m_axis_mm2s_tkeep",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "m_axis_mm2s_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "s_axis_mm2s_cmd": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "external_dma_bd_ap_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "13"
          },
          "TDEST_WIDTH": {
            "value": "8"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TVALID": {
            "physical_name": "s_axis_mm2s_cmd_tvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "s_axis_mm2s_cmd_tready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TDATA": {
            "physical_name": "s_axis_mm2s_cmd_tdata",
            "direction": "I",
            "left": "103",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "s_axis_mm2s_cmd_tkeep",
            "direction": "I",
            "left": "12",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "s_axis_mm2s_cmd_tlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TDEST": {
            "physical_name": "s_axis_mm2s_cmd_tdest",
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        }
      },
      "m_axis_mm2s_sts": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "external_dma_bd_ap_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "1",
            "value_src": "default"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "port_maps": {
          "TVALID": {
            "physical_name": "m_axis_mm2s_sts_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m_axis_mm2s_sts_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TDATA": {
            "physical_name": "m_axis_mm2s_sts_tdata",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "m_axis_mm2s_sts_tkeep",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "m_axis_mm2s_sts_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "s_axis_s2mm_cmd": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "external_dma_bd_ap_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "13"
          },
          "TDEST_WIDTH": {
            "value": "8"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TVALID": {
            "physical_name": "s_axis_s2mm_cmd_tvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "s_axis_s2mm_cmd_tready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TDATA": {
            "physical_name": "s_axis_s2mm_cmd_tdata",
            "direction": "I",
            "left": "103",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "s_axis_s2mm_cmd_tkeep",
            "direction": "I",
            "left": "12",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "s_axis_s2mm_cmd_tlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TDEST": {
            "physical_name": "s_axis_s2mm_cmd_tdest",
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        }
      },
      "m_axis_s2mm_sts": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "external_dma_bd_ap_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "port_maps": {
          "TVALID": {
            "physical_name": "m_axis_s2mm_sts_tvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m_axis_s2mm_sts_tready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TDATA": {
            "physical_name": "m_axis_s2mm_sts_tdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "m_axis_s2mm_sts_tkeep",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "m_axis_s2mm_sts_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "m_axi_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "AWUSER_WIDTH": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "external_dma_bd_ap_clk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "0"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "64",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "memory_map_ref": "m_axi_0",
        "port_maps": {
          "ARADDR": {
            "physical_name": "m_axi_0_araddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "m_axi_0_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "m_axi_0_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "m_axi_0_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "m_axi_0_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "m_axi_0_arready",
            "direction": "I"
          },
          "ARSIZE": {
            "physical_name": "m_axi_0_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARUSER": {
            "physical_name": "m_axi_0_aruser",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "m_axi_0_arvalid",
            "direction": "O"
          },
          "AWADDR": {
            "physical_name": "m_axi_0_awaddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "m_axi_0_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "m_axi_0_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "m_axi_0_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "m_axi_0_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "m_axi_0_awready",
            "direction": "I"
          },
          "AWSIZE": {
            "physical_name": "m_axi_0_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWUSER": {
            "physical_name": "m_axi_0_awuser",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "m_axi_0_awvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "m_axi_0_bready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "m_axi_0_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "m_axi_0_bvalid",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "m_axi_0_rdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "m_axi_0_rlast",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "m_axi_0_rready",
            "direction": "O"
          },
          "RRESP": {
            "physical_name": "m_axi_0_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "m_axi_0_rvalid",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "m_axi_0_wdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "m_axi_0_wlast",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "m_axi_0_wready",
            "direction": "I"
          },
          "WSTRB": {
            "physical_name": "m_axi_0_wstrb",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "m_axi_0_wvalid",
            "direction": "O"
          }
        }
      },
      "m_axi_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "AWUSER_WIDTH": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "external_dma_bd_ap_clk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "0"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "64",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "memory_map_ref": "m_axi_1",
        "port_maps": {
          "ARADDR": {
            "physical_name": "m_axi_1_araddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "m_axi_1_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "m_axi_1_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "m_axi_1_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "m_axi_1_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "m_axi_1_arready",
            "direction": "I"
          },
          "ARSIZE": {
            "physical_name": "m_axi_1_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARUSER": {
            "physical_name": "m_axi_1_aruser",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "m_axi_1_arvalid",
            "direction": "O"
          },
          "AWADDR": {
            "physical_name": "m_axi_1_awaddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "m_axi_1_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "m_axi_1_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "m_axi_1_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "m_axi_1_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "m_axi_1_awready",
            "direction": "I"
          },
          "AWSIZE": {
            "physical_name": "m_axi_1_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWUSER": {
            "physical_name": "m_axi_1_awuser",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "m_axi_1_awvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "m_axi_1_bready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "m_axi_1_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "m_axi_1_bvalid",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "m_axi_1_rdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "m_axi_1_rlast",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "m_axi_1_rready",
            "direction": "O"
          },
          "RRESP": {
            "physical_name": "m_axi_1_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "m_axi_1_rvalid",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "m_axi_1_wdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "m_axi_1_wlast",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "m_axi_1_wready",
            "direction": "I"
          },
          "WSTRB": {
            "physical_name": "m_axi_1_wstrb",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "m_axi_1_wvalid",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "ap_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s_axi_control:s_axis_s2mm:m_axis_mm2s:s_axis_s2mm_cmd:m_axis_s2mm_sts:s_axis_mm2s_cmd:m_axis_mm2s_sts:m_axi_0:m_axi_1"
          },
          "ASSOCIATED_RESET": {
            "value": "ap_rst_n",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "external_dma_bd_ap_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ap_rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "external_dma_bd_axi_gpio_0_0",
        "xci_path": "ip/external_dma_bd_axi_gpio_0_0/external_dma_bd_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0"
      },
      "dma_0": {
        "vlnv": "xilinx.com:ip:axi_datamover:5.1",
        "xci_name": "external_dma_bd_dma_0_0",
        "xci_path": "ip/external_dma_bd_dma_0_0/external_dma_bd_dma_0_0.xci",
        "inst_hier_path": "dma_0",
        "parameters": {
          "c_addr_width": {
            "value": "64"
          },
          "c_dummy": {
            "value": "0"
          },
          "c_enable_mm2s": {
            "value": "1"
          },
          "c_include_mm2s": {
            "value": "Full"
          },
          "c_include_mm2s_dre": {
            "value": "true"
          },
          "c_include_mm2s_stsfifo": {
            "value": "true"
          },
          "c_include_s2mm_dre": {
            "value": "true"
          },
          "c_m_axi_mm2s_data_width": {
            "value": "512"
          },
          "c_m_axi_mm2s_id_width": {
            "value": "0"
          },
          "c_m_axi_s2mm_data_width": {
            "value": "512"
          },
          "c_m_axi_s2mm_id_width": {
            "value": "0"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "512"
          },
          "c_mm2s_btt_used": {
            "value": "23"
          },
          "c_mm2s_burst_size": {
            "value": "64"
          },
          "c_mm2s_include_sf": {
            "value": "true"
          },
          "c_s2mm_btt_used": {
            "value": "23"
          },
          "c_s2mm_burst_size": {
            "value": "64"
          },
          "c_s2mm_support_indet_btt": {
            "value": "true"
          },
          "c_s_axis_s2mm_tdata_width": {
            "value": "512"
          },
          "c_single_interface": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      },
      "dma_1": {
        "vlnv": "xilinx.com:ip:axi_datamover:5.1",
        "xci_name": "external_dma_bd_dma_1_0",
        "xci_path": "ip/external_dma_bd_dma_1_0/external_dma_bd_dma_1_0.xci",
        "inst_hier_path": "dma_1",
        "parameters": {
          "c_addr_width": {
            "value": "64"
          },
          "c_dummy": {
            "value": "0"
          },
          "c_enable_mm2s": {
            "value": "1"
          },
          "c_include_mm2s": {
            "value": "Full"
          },
          "c_include_mm2s_dre": {
            "value": "true"
          },
          "c_include_mm2s_stsfifo": {
            "value": "true"
          },
          "c_include_s2mm_dre": {
            "value": "true"
          },
          "c_m_axi_mm2s_data_width": {
            "value": "512"
          },
          "c_m_axi_mm2s_id_width": {
            "value": "0"
          },
          "c_m_axi_s2mm_data_width": {
            "value": "512"
          },
          "c_m_axi_s2mm_id_width": {
            "value": "0"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "512"
          },
          "c_mm2s_btt_used": {
            "value": "23"
          },
          "c_mm2s_burst_size": {
            "value": "64"
          },
          "c_mm2s_include_sf": {
            "value": "true"
          },
          "c_s2mm_btt_used": {
            "value": "23"
          },
          "c_s2mm_burst_size": {
            "value": "64"
          },
          "c_s2mm_support_indet_btt": {
            "value": "true"
          },
          "c_s_axis_s2mm_tdata_width": {
            "value": "512"
          },
          "c_single_interface": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      },
      "axis_switch_s2mm_data": {
        "vlnv": "xilinx.com:ip:axis_switch:1.1",
        "xci_name": "external_dma_bd_axis_switch_s2mm_data_0",
        "xci_path": "ip/external_dma_bd_axis_switch_s2mm_data_0/external_dma_bd_axis_switch_s2mm_data_0.xci",
        "inst_hier_path": "axis_switch_s2mm_data",
        "parameters": {
          "DECODER_REG": {
            "value": "1"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          },
          "ROUTING_MODE": {
            "value": "0"
          },
          "TDATA_NUM_BYTES": {
            "value": "64"
          },
          "TDEST_WIDTH": {
            "value": "8"
          }
        }
      },
      "axis_switch_mm2s_data": {
        "vlnv": "xilinx.com:ip:axis_switch:1.1",
        "xci_name": "external_dma_bd_axis_switch_mm2s_data_0",
        "xci_path": "ip/external_dma_bd_axis_switch_mm2s_data_0/external_dma_bd_axis_switch_mm2s_data_0.xci",
        "inst_hier_path": "axis_switch_mm2s_data",
        "parameters": {
          "ARB_ALGORITHM": {
            "value": "3"
          },
          "ARB_ON_MAX_XFERS": {
            "value": "0"
          },
          "ARB_ON_TLAST": {
            "value": "1"
          },
          "DECODER_REG": {
            "value": "1"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          },
          "ROUTING_MODE": {
            "value": "0"
          },
          "TDATA_NUM_BYTES": {
            "value": "64"
          }
        }
      },
      "axis_switch_s2mm_cmd": {
        "vlnv": "xilinx.com:ip:axis_switch:1.1",
        "xci_name": "external_dma_bd_axis_switch_s2mm_cmd_0",
        "xci_path": "ip/external_dma_bd_axis_switch_s2mm_cmd_0/external_dma_bd_axis_switch_s2mm_cmd_0.xci",
        "inst_hier_path": "axis_switch_s2mm_cmd",
        "parameters": {
          "DECODER_REG": {
            "value": "1"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          },
          "ROUTING_MODE": {
            "value": "0"
          },
          "TDATA_NUM_BYTES": {
            "value": "13"
          },
          "TDEST_WIDTH": {
            "value": "8"
          }
        }
      },
      "axis_switch_mm2s_cmd": {
        "vlnv": "xilinx.com:ip:axis_switch:1.1",
        "xci_name": "external_dma_bd_axis_switch_mm2s_cmd_0",
        "xci_path": "ip/external_dma_bd_axis_switch_mm2s_cmd_0/external_dma_bd_axis_switch_mm2s_cmd_0.xci",
        "inst_hier_path": "axis_switch_mm2s_cmd",
        "parameters": {
          "DECODER_REG": {
            "value": "1"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          },
          "ROUTING_MODE": {
            "value": "0"
          },
          "TDATA_NUM_BYTES": {
            "value": "13"
          },
          "TDEST_WIDTH": {
            "value": "8"
          }
        }
      },
      "axis_switch_mm2s_sts": {
        "vlnv": "xilinx.com:ip:axis_switch:1.1",
        "xci_name": "external_dma_bd_axis_switch_mm2s_sts_0",
        "xci_path": "ip/external_dma_bd_axis_switch_mm2s_sts_0/external_dma_bd_axis_switch_mm2s_sts_0.xci",
        "inst_hier_path": "axis_switch_mm2s_sts",
        "parameters": {
          "ARB_ALGORITHM": {
            "value": "3"
          },
          "ARB_ON_MAX_XFERS": {
            "value": "0"
          },
          "ARB_ON_TLAST": {
            "value": "1"
          },
          "DECODER_REG": {
            "value": "1"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          },
          "ROUTING_MODE": {
            "value": "0"
          },
          "TDATA_NUM_BYTES": {
            "value": "1"
          }
        }
      },
      "axis_switch_s2mm_sts": {
        "vlnv": "xilinx.com:ip:axis_switch:1.1",
        "xci_name": "external_dma_bd_axis_switch_s2mm_sts_0",
        "xci_path": "ip/external_dma_bd_axis_switch_s2mm_sts_0/external_dma_bd_axis_switch_s2mm_sts_0.xci",
        "inst_hier_path": "axis_switch_s2mm_sts",
        "parameters": {
          "ARB_ALGORITHM": {
            "value": "3"
          },
          "ARB_ON_MAX_XFERS": {
            "value": "0"
          },
          "ARB_ON_TLAST": {
            "value": "1"
          },
          "DECODER_REG": {
            "value": "1"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          },
          "ROUTING_MODE": {
            "value": "0"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          }
        }
      }
    },
    "interface_nets": {
      "axis_switch_mm2s_cmd_M00_AXIS": {
        "interface_ports": [
          "dma_0/S_AXIS_MM2S_CMD",
          "axis_switch_mm2s_cmd/M00_AXIS"
        ]
      },
      "axis_switch_mm2s_cmd_M01_AXIS": {
        "interface_ports": [
          "dma_1/S_AXIS_MM2S_CMD",
          "axis_switch_mm2s_cmd/M01_AXIS"
        ]
      },
      "axis_switch_mm2s_data_M00_AXIS": {
        "interface_ports": [
          "m_axis_mm2s",
          "axis_switch_mm2s_data/M00_AXIS"
        ]
      },
      "axis_switch_mm2s_sts_M00_AXIS": {
        "interface_ports": [
          "m_axis_mm2s_sts",
          "axis_switch_mm2s_sts/M00_AXIS"
        ]
      },
      "axis_switch_s2mm_cmd_M00_AXIS": {
        "interface_ports": [
          "dma_0/S_AXIS_S2MM_CMD",
          "axis_switch_s2mm_cmd/M00_AXIS"
        ]
      },
      "axis_switch_s2mm_cmd_M01_AXIS": {
        "interface_ports": [
          "dma_1/S_AXIS_S2MM_CMD",
          "axis_switch_s2mm_cmd/M01_AXIS"
        ]
      },
      "axis_switch_s2mm_data_M00_AXIS": {
        "interface_ports": [
          "dma_0/S_AXIS_S2MM",
          "axis_switch_s2mm_data/M00_AXIS"
        ]
      },
      "axis_switch_s2mm_data_M01_AXIS": {
        "interface_ports": [
          "dma_1/S_AXIS_S2MM",
          "axis_switch_s2mm_data/M01_AXIS"
        ]
      },
      "axis_switch_s2mm_sts_M00_AXIS": {
        "interface_ports": [
          "m_axis_s2mm_sts",
          "axis_switch_s2mm_sts/M00_AXIS"
        ]
      },
      "dma_0_M_AXI": {
        "interface_ports": [
          "m_axi_0",
          "dma_0/M_AXI"
        ]
      },
      "dma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "dma_0/M_AXIS_MM2S",
          "axis_switch_mm2s_data/S00_AXIS"
        ]
      },
      "dma_0_M_AXIS_MM2S_STS": {
        "interface_ports": [
          "dma_0/M_AXIS_MM2S_STS",
          "axis_switch_mm2s_sts/S00_AXIS"
        ]
      },
      "dma_0_M_AXIS_S2MM_STS": {
        "interface_ports": [
          "dma_0/M_AXIS_S2MM_STS",
          "axis_switch_s2mm_sts/S00_AXIS"
        ]
      },
      "dma_1_M_AXI": {
        "interface_ports": [
          "m_axi_1",
          "dma_1/M_AXI"
        ]
      },
      "dma_1_M_AXIS_MM2S": {
        "interface_ports": [
          "dma_1/M_AXIS_MM2S",
          "axis_switch_mm2s_data/S01_AXIS"
        ]
      },
      "dma_1_M_AXIS_MM2S_STS": {
        "interface_ports": [
          "dma_1/M_AXIS_MM2S_STS",
          "axis_switch_mm2s_sts/S01_AXIS"
        ]
      },
      "dma_1_M_AXIS_S2MM_STS": {
        "interface_ports": [
          "dma_1/M_AXIS_S2MM_STS",
          "axis_switch_s2mm_sts/S01_AXIS"
        ]
      },
      "s_axi_control_1": {
        "interface_ports": [
          "s_axi_control",
          "axi_gpio_0/S_AXI"
        ]
      },
      "s_axis_mm2s_cmd_1": {
        "interface_ports": [
          "s_axis_mm2s_cmd",
          "axis_switch_mm2s_cmd/S00_AXIS"
        ]
      },
      "s_axis_s2mm_1": {
        "interface_ports": [
          "s_axis_s2mm",
          "axis_switch_s2mm_data/S00_AXIS"
        ]
      },
      "s_axis_s2mm_cmd_1": {
        "interface_ports": [
          "s_axis_s2mm_cmd",
          "axis_switch_s2mm_cmd/S00_AXIS"
        ]
      }
    },
    "nets": {
      "ap_clk_1": {
        "ports": [
          "ap_clk",
          "axi_gpio_0/s_axi_aclk",
          "dma_0/m_axi_mm2s_aclk",
          "dma_0/m_axi_s2mm_aclk",
          "dma_0/m_axis_s2mm_cmdsts_awclk",
          "dma_0/m_axis_mm2s_cmdsts_aclk",
          "dma_1/m_axi_mm2s_aclk",
          "dma_1/m_axi_s2mm_aclk",
          "dma_1/m_axis_s2mm_cmdsts_awclk",
          "dma_1/m_axis_mm2s_cmdsts_aclk",
          "axis_switch_mm2s_cmd/aclk",
          "axis_switch_mm2s_sts/aclk",
          "axis_switch_s2mm_cmd/aclk",
          "axis_switch_s2mm_sts/aclk",
          "axis_switch_s2mm_data/aclk",
          "axis_switch_mm2s_data/aclk"
        ]
      },
      "ap_rst_n_1": {
        "ports": [
          "ap_rst_n",
          "axi_gpio_0/s_axi_aresetn",
          "dma_0/m_axi_mm2s_aresetn",
          "dma_0/m_axi_s2mm_aresetn",
          "dma_0/m_axis_s2mm_cmdsts_aresetn",
          "dma_0/m_axis_mm2s_cmdsts_aresetn",
          "dma_1/m_axi_mm2s_aresetn",
          "dma_1/m_axi_s2mm_aresetn",
          "dma_1/m_axis_s2mm_cmdsts_aresetn",
          "dma_1/m_axis_mm2s_cmdsts_aresetn",
          "axis_switch_mm2s_cmd/aresetn",
          "axis_switch_mm2s_sts/aresetn",
          "axis_switch_s2mm_cmd/aresetn",
          "axis_switch_s2mm_sts/aresetn",
          "axis_switch_s2mm_data/aresetn",
          "axis_switch_mm2s_data/aresetn"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "s_axi_control": {
            "range": "8K",
            "width": "13",
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x0000",
                "range": "4K"
              }
            }
          }
        },
        "memory_maps": {
          "m_axi_0": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "m_axi_1": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/dma_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_m_axi_0_Reg": {
                "address_block": "/m_axi_0/Reg",
                "offset": "0x0000000000000000",
                "range": "16E"
              }
            }
          }
        }
      },
      "/dma_1": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_m_axi_1_Reg": {
                "address_block": "/m_axi_1/Reg",
                "offset": "0x0000000000000000",
                "range": "16E"
              }
            }
          }
        }
      }
    }
  }
}