// Seed: 4163819216
module module_0 (
    output tri1 id_0,
    output wor id_1,
    input tri id_2,
    output uwire id_3,
    input tri0 id_4
    , id_15,
    input wor id_5,
    output wor id_6,
    output tri0 id_7,
    input wire id_8,
    input tri0 id_9,
    output supply0 id_10,
    output supply0 id_11,
    output supply0 id_12,
    output supply1 id_13
);
  wire id_16;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd93,
    parameter id_3 = 32'd31
) (
    input wor id_0,
    output supply1 id_1,
    output uwire _id_2,
    input wor _id_3
);
  logic id_5;
  ;
  logic [id_3 : id_2] id_6;
  logic [1 : -1] id_7 = 1;
  wire id_8;
  wire [-1 : -1] id_9;
  initial begin : LABEL_0
    id_5 <= id_5;
  end
  assign id_6[-1] = -1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
