xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../tools/xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../tools/xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../tools/xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,
ten_gig_eth_mac_v15_1_rfs.v,verilog,ten_gig_eth_mac_v15_1_7,../../../ipstatic/hdl/ten_gig_eth_mac_v15_1_rfs.v,
bd_9a86_xmac_0_core.v,verilog,xil_defaultlib,../../../../xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_0/ten_gig_eth_mac_v15_1_1/hdl/bd_9a86_xmac_0_core.v,
bd_9a86_xmac_0_sync_resetn.v,verilog,xil_defaultlib,../../../../xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_0/synth/bd_9a86_xmac_0_sync_resetn.v,
bd_9a86_xmac_0_block.v,verilog,xil_defaultlib,../../../../xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_0/synth/bd_9a86_xmac_0_block.v,
bd_9a86_xmac_0.v,verilog,xil_defaultlib,../../../../xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_0/synth/bd_9a86_xmac_0.v,
ten_gig_eth_pcs_pma_v6_0_rfs.v,verilog,ten_gig_eth_pcs_pma_v6_0_15,../../../ipstatic/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v,
bd_9a86_xpcs_0_gtwizard_10gbaser_gt.v,verilog,xil_defaultlib,../../../../xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_1/synth/bd_9a86_xpcs_0_gtwizard_10gbaser_gt.v,
bd_9a86_xpcs_0_gtwizard_10gbaser_multi_gt.v,verilog,xil_defaultlib,../../../../xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_1/synth/bd_9a86_xpcs_0_gtwizard_10gbaser_multi_gt.v,
bd_9a86_xpcs_0_ff_synchronizer_rst.v,verilog,xil_defaultlib,../../../../xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_1/synth/bd_9a86_xpcs_0_ff_synchronizer_rst.v,
bd_9a86_xpcs_0_ff_synchronizer.v,verilog,xil_defaultlib,../../../../xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_1/synth/bd_9a86_xpcs_0_ff_synchronizer.v,
bd_9a86_xpcs_0_local_clock_and_reset.v,verilog,xil_defaultlib,../../../../xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_1/synth/bd_9a86_xpcs_0_local_clock_and_reset.v,
bd_9a86_xpcs_0_sim_speedup_controller.v,verilog,xil_defaultlib,../../../../xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_1/synth/bd_9a86_xpcs_0_sim_speedup_controller.v,
bd_9a86_xpcs_0_cable_pull_logic.v,verilog,xil_defaultlib,../../../../xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_1/synth/bd_9a86_xpcs_0_cable_pull_logic.v,
bd_9a86_xpcs_0_block.v,verilog,xil_defaultlib,../../../../xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_1/synth/bd_9a86_xpcs_0_block.v,
bd_9a86_xpcs_0_support.v,verilog,xil_defaultlib,../../../../xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_1/synth/bd_9a86_xpcs_0_support.v,
bd_9a86_xpcs_0_shared_clock_and_reset.v,verilog,xil_defaultlib,../../../../xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_1/synth/bd_9a86_xpcs_0_shared_clock_and_reset.v,
bd_9a86_xpcs_0_gt_common.v,verilog,xil_defaultlib,../../../../xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_1/synth/bd_9a86_xpcs_0_gt_common.v,
bd_9a86_xpcs_0_ff_synchronizer_rst2.v,verilog,xil_defaultlib,../../../../xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_1/synth/bd_9a86_xpcs_0_ff_synchronizer_rst2.v,
bd_9a86_xpcs_0.v,verilog,xil_defaultlib,../../../../xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_1/synth/bd_9a86_xpcs_0.v,
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_6,../../../ipstatic/hdl/xlconstant_v1_1_vl_rfs.v,
bd_9a86_prtad_driver_0.v,verilog,xil_defaultlib,../../../../xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_2/sim/bd_9a86_prtad_driver_0.v,
bd_9a86_dcm_locked_driver_0.v,verilog,xil_defaultlib,../../../../xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_3/sim/bd_9a86_dcm_locked_driver_0.v,
bd_9a86_pma_pmd_type_driver_0.v,verilog,xil_defaultlib,../../../../xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_4/sim/bd_9a86_pma_pmd_type_driver_0.v,
bd_9a86.v,verilog,xil_defaultlib,../../../../xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/sim/bd_9a86.v,
axi_10g_ethernet.v,verilog,xil_defaultlib,../../../../xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/sim/axi_10g_ethernet.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
