

================================================================
== Vitis HLS Report for 'subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop'
================================================================
* Date:           Sun Jul 21 20:36:42 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xf_cv_subtract
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.797 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     1083|     1083|  10.830 us|  10.830 us|  1081|  1081|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- colLoop  |     1081|     1081|         3|          1|          1|  1080|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.81>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:814->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput1_data, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput2_data, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgOutput_data, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln814 = store i11 0, i11 %j" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:814->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 10 'store' 'store_ln814' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln827 = br void %procLoop.i" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:827->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 11 'br' 'br_ln827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_1 = load i11 %j" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:827->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 12 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.63ns)   --->   "%icmp_ln827 = icmp_eq  i11 %j_1, i11 1080" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:827->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 13 'icmp' 'icmp_ln827' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.63ns)   --->   "%j_2 = add i11 %j_1, i11 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:827->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 14 'add' 'j_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln827 = br i1 %icmp_ln827, void %procLoop.i.split, void %for.inc36.i.exitStub" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:827->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 15 'br' 'br_ln827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln814 = store i11 %j_2, i11 %j" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:814->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 16 'store' 'store_ln814' <Predicate = (!icmp_ln827)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.79>
ST_2 : Operation 17 [1/1] (3.63ns)   --->   "%val_src1 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %imgInput1_data" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:833->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 17 'read' 'val_src1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 18 [1/1] (3.63ns)   --->   "%val_src2 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %imgInput2_data" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:835->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 18 'read' 'val_src2' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln842 = trunc i24 %val_src1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:842->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 19 'trunc' 'trunc_ln842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln844 = trunc i24 %val_src2" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:844->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 20 'trunc' 'trunc_ln844' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i8 %trunc_ln842" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:74->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 21 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i8 %trunc_ln844" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:74->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 22 'zext' 'zext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.91ns)   --->   "%result_temp = sub i9 %zext_ln74, i9 %zext_ln74_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:74->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 23 'sub' 'result_temp' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %result_temp, i32 8" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:75->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i9 %result_temp" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:851->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 25 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.24ns)   --->   "%select_ln851 = select i1 %tmp, i8 0, i8 %trunc_ln851" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:851->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 26 'select' 'select_ln851' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %val_src1, i32 8, i32 15" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:842->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 27 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %val_src2, i32 8, i32 15" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:844->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 28 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i8 %tmp_s" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:74->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 29 'zext' 'zext_ln74_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i8 %tmp_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:74->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 30 'zext' 'zext_ln74_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.91ns)   --->   "%result_temp_1 = sub i9 %zext_ln74_2, i9 %zext_ln74_3" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:74->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 31 'sub' 'result_temp_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %result_temp_1, i32 8" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:75->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 32 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln851_1 = trunc i9 %result_temp_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:851->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 33 'trunc' 'trunc_ln851_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.24ns)   --->   "%select_ln851_1 = select i1 %tmp_2, i8 0, i8 %trunc_ln851_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:851->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 34 'select' 'select_ln851_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %val_src1, i32 16, i32 23" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:842->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 35 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %val_src2, i32 16, i32 23" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:844->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 36 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln74_4 = zext i8 %tmp_3" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:74->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 37 'zext' 'zext_ln74_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln74_5 = zext i8 %tmp_4" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:74->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 38 'zext' 'zext_ln74_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.91ns)   --->   "%result_temp_2 = sub i9 %zext_ln74_4, i9 %zext_ln74_5" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:74->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 39 'sub' 'result_temp_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %result_temp_2, i32 8" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:75->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 40 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln851_2 = trunc i9 %result_temp_2" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:851->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 41 'trunc' 'trunc_ln851_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.24ns)   --->   "%select_ln851_2 = select i1 %tmp_5, i8 0, i8 %trunc_ln851_2" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:851->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 42 'select' 'select_ln851_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln827)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln830 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:830->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 43 'specpipeline' 'specpipeline_ln830' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln829 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1080, i64 1080, i64 1080" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:829->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln829' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln827 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:827->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 45 'specloopname' 'specloopname_ln827' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%val_dst = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %select_ln851_2, i8 %select_ln851_1, i8 %select_ln851" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:851->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 46 'bitconcatenate' 'val_dst' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (3.63ns)   --->   "%write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %imgOutput_data, i24 %val_dst" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:853->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 47 'write' 'write_ln553' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln827 = br void %procLoop.i" [D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:827->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015]   --->   Operation 48 'br' 'br_ln827' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.815ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln814', D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:814->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015) of constant 0 on local variable 'j', D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:814->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015 [8]  (1.588 ns)
	'load' operation 11 bit ('j', D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:827->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015) on local variable 'j', D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:814->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015 [11]  (0.000 ns)
	'add' operation 11 bit ('j', D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:827->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015) [13]  (1.639 ns)
	'store' operation 0 bit ('store_ln814', D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:814->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015) of variable 'j', D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:827->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015 on local variable 'j', D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:814->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015 [47]  (1.588 ns)

 <State 2>: 6.797ns
The critical path consists of the following:
	fifo read operation ('val_src1', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:833->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015) on port 'imgInput1_data' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:833->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015) [19]  (3.634 ns)
	'sub' operation 9 bit ('result_temp', D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:74->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015) [25]  (1.915 ns)
	'select' operation 8 bit ('select_ln851', D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:851->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015) [28]  (1.248 ns)

 <State 3>: 3.634ns
The critical path consists of the following:
	fifo write operation ('write_ln553', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:853->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015) on port 'imgOutput_data' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:853->D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1015) [46]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
