# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Lecture 5 - Registers and State Space.srcs/sim_1/new/tb_Shift_Register.vhd" \

# Do not sort compile order
nosort
