// Generated by CIRCT 42e53322a
module simple_vectorization(	// test.cleaned.mlir:2:3
  input  [3:0] in,	// test.cleaned.mlir:2:38
  output [3:0] out	// test.cleaned.mlir:2:52
);

  assign out = in;	// test.cleaned.mlir:3:5
endmodule

module reverse_endianess_vectorization(	// test.cleaned.mlir:5:3
  input  [3:0] in,	// test.cleaned.mlir:5:49
  output [3:0] out	// test.cleaned.mlir:5:63
);

  assign out = {<<{in}};	// test.cleaned.mlir:6:10, :7:5
endmodule

module bit_mixing_vectorization(	// test.cleaned.mlir:9:3
  input  [3:0] in2,	// test.cleaned.mlir:9:42
  input  [7:0] in,	// test.cleaned.mlir:9:56
  output [3:0] out2,	// test.cleaned.mlir:9:70
  output [7:0] out	// test.cleaned.mlir:9:85
);

  assign out2 = {in2[0], in2[3:1]};	// test.cleaned.mlir:10:10, :11:10, :12:10, :19:5
  assign out = {in[7:6], in[4], in[5], in[0], in[3:1]};	// test.cleaned.mlir:13:10, :14:10, :15:10, :16:10, :17:10, :18:10, :19:5
endmodule

module linear_and_reverse(	// test.cleaned.mlir:21:3
  input  [7:0] in,	// test.cleaned.mlir:21:36
  input  [3:0] in2,	// test.cleaned.mlir:21:49
  output [7:0] out,	// test.cleaned.mlir:21:64
  output [3:0] out2	// test.cleaned.mlir:21:78
);

  assign out = in;	// test.cleaned.mlir:23:5
  assign out2 = {<<{in2}};	// test.cleaned.mlir:22:10, :23:5
endmodule

module test_mux(	// test.cleaned.mlir:25:3
  input  [3:0] a,	// test.cleaned.mlir:25:26
               b,	// test.cleaned.mlir:25:38
  input        sel,	// test.cleaned.mlir:25:50
  output [3:0] result	// test.cleaned.mlir:25:65
);

  wire [3:0] _GEN = {4{sel}};	// test.cleaned.mlir:27:10
  assign result = a & _GEN | b & ~_GEN;	// test.cleaned.mlir:27:10, :28:10, :29:10, :30:10, :31:10, :32:5
endmodule

module test_and_enable(	// test.cleaned.mlir:34:3
  input  [3:0] a,	// test.cleaned.mlir:34:33
  input        enable,	// test.cleaned.mlir:34:45
  output [3:0] o	// test.cleaned.mlir:34:63
);

  assign o = a & {4{enable}};	// test.cleaned.mlir:35:10, :36:10, :37:5
endmodule

module test_multiple_patterns(	// test.cleaned.mlir:39:3
  input  [3:0] a,	// test.cleaned.mlir:39:40
               b,	// test.cleaned.mlir:39:52
               c,	// test.cleaned.mlir:39:64
  output [3:0] out_xor,	// test.cleaned.mlir:39:77
               out_and	// test.cleaned.mlir:39:95
);

  assign out_xor = a ^ b;	// test.cleaned.mlir:40:10, :42:5
  assign out_and = a & c;	// test.cleaned.mlir:41:10, :42:5
endmodule

module test_multiple_patterns2(	// test.cleaned.mlir:44:3
  input  [3:0] a,	// test.cleaned.mlir:44:41
               b,	// test.cleaned.mlir:44:53
  output [3:0] out_xor	// test.cleaned.mlir:44:66
);

  assign out_xor = {a[3] ^ b[0], a[2] ^ b[1], a[1] ^ b[2], a[0] ^ b[3]};	// test.cleaned.mlir:45:10, :46:10, :47:10, :48:10, :49:10, :50:10, :51:10, :52:10, :53:10, :54:10, :55:11, :56:11, :57:11, :58:5
endmodule

module test_add(	// test.cleaned.mlir:60:3
  input  [3:0] a,	// test.cleaned.mlir:60:26
               b,	// test.cleaned.mlir:60:38
  output [3:0] o	// test.cleaned.mlir:60:51
);

  wire _GEN;	// test.cleaned.mlir:84:11
  wire _GEN_0;	// test.cleaned.mlir:81:11
  wire _GEN_1;	// test.cleaned.mlir:78:11
  wire _GEN_2;	// test.cleaned.mlir:75:11
  assign _GEN_2 = a[3] + b[3];	// test.cleaned.mlir:73:10, :74:11, :75:11
  assign _GEN_1 = a[2] + b[2];	// test.cleaned.mlir:76:11, :77:11, :78:11
  assign _GEN_0 = a[1] + b[1];	// test.cleaned.mlir:79:11, :80:11, :81:11
  assign _GEN = a[0] + b[0];	// test.cleaned.mlir:82:11, :83:11, :84:11
  assign o =
    {_GEN_2, 3'h0} | {1'h0, {_GEN_1, 2'h0} | {1'h0, {_GEN_0, 1'h0} | {1'h0, _GEN}}};	// test.cleaned.mlir:61:14, :62:14, :63:14, :64:10, :65:10, :66:10, :67:10, :68:10, :69:10, :70:10, :71:10, :72:10, :75:11, :78:11, :81:11, :84:11, :85:5
endmodule

module CustomLogic(	// test.cleaned.mlir:87:3
  input  [7:0] a,	// test.cleaned.mlir:87:29
               b,	// test.cleaned.mlir:87:41
  output [7:0] out	// test.cleaned.mlir:87:54
);

  assign out = a & b | ~a;	// test.cleaned.mlir:89:10, :90:10, :91:10, :92:5
endmodule

module GatedXOR(	// test.cleaned.mlir:94:3
  input  [3:0] a,	// test.cleaned.mlir:94:26
               b,	// test.cleaned.mlir:94:38
  input        enable,	// test.cleaned.mlir:94:50
  output [3:0] out	// test.cleaned.mlir:94:68
);

  assign out = (a ^ b) & {4{enable}};	// test.cleaned.mlir:95:10, :96:10, :97:10, :98:5
endmodule

module with_logic_gate(	// test.cleaned.mlir:100:3
  input  [3:0] in,	// test.cleaned.mlir:100:33
  output [3:0] out	// test.cleaned.mlir:100:47
);

  assign out = {in[3:1], in[1] ^ in[0]};	// test.cleaned.mlir:101:10, :102:10, :103:10, :104:10, :105:10, :106:5
endmodule

module bit_drop(	// test.cleaned.mlir:108:3
  input  [3:0] in,	// test.cleaned.mlir:108:26
  output [3:0] out	// test.cleaned.mlir:108:40
);

  assign out = {in[3:1], 1'h0};	// test.cleaned.mlir:109:14, :110:10, :111:10, :112:5
endmodule

module bit_duplicate(	// test.cleaned.mlir:114:3
  input  [3:0] in,	// test.cleaned.mlir:114:31
  output [3:0] out	// test.cleaned.mlir:114:45
);

  assign out = {in[3:2], {2{in[0]}}};	// test.cleaned.mlir:115:10, :116:10, :117:10, :118:10, :119:5
endmodule

module ShuffledXOR(	// test.cleaned.mlir:121:3
  input  [3:0] a,	// test.cleaned.mlir:121:29
               b,	// test.cleaned.mlir:121:41
  output [3:0] out	// test.cleaned.mlir:121:54
);

  wire [3:0] temp = a ^ b;	// test.cleaned.mlir:122:10
  assign out = {temp[0], temp[2], temp[3], temp[1]};	// test.cleaned.mlir:122:10, :123:10, :124:10, :125:10, :126:10, :127:10, :128:5
endmodule

module LogicalShiftRightBy2(	// test.cleaned.mlir:130:3
  input  [7:0] in,	// test.cleaned.mlir:130:38
  output [7:0] out	// test.cleaned.mlir:130:52
);

  assign out = {2'h0, in[7:2]};	// test.cleaned.mlir:131:14, :132:10, :133:10, :134:5
endmodule

module VectorizedEnable(	// test.cleaned.mlir:136:3
  input  [3:0] a,	// test.cleaned.mlir:136:34
               enable,	// test.cleaned.mlir:136:46
  output [3:0] o	// test.cleaned.mlir:136:64
);

  assign o = a & enable;	// test.cleaned.mlir:137:10, :138:5
endmodule

module mixed_sources(	// test.cleaned.mlir:140:3
  input  [3:0] in1,	// test.cleaned.mlir:140:31
               in2,	// test.cleaned.mlir:140:45
  output [7:0] out	// test.cleaned.mlir:140:60
);

  assign out = {in1, 4'h0} | {4'h0, in2};	// test.cleaned.mlir:141:14, :142:10, :143:10, :144:10, :145:5
endmodule

module InconsistentLogic(	// test.cleaned.mlir:147:3
  input  [3:0] a,	// test.cleaned.mlir:147:35
               b,	// test.cleaned.mlir:147:47
  output [3:0] out	// test.cleaned.mlir:147:60
);

  assign out = {a[3] & b[3], a[2] | b[2], a[1] ^ b[1], ~(a[0])};	// test.cleaned.mlir:149:10, :150:10, :151:10, :152:10, :153:10, :154:10, :155:10, :156:10, :157:10, :158:10, :159:11, :160:11, :161:5
endmodule

module CarryChainAdder(	// test.cleaned.mlir:163:3
  input  [3:0] a,	// test.cleaned.mlir:163:33
               b,	// test.cleaned.mlir:163:45
  output [3:0] sum	// test.cleaned.mlir:163:58
);

  wire       _GEN;	// test.cleaned.mlir:191:11
  wire       _GEN_0;	// test.cleaned.mlir:183:11
  wire       _GEN_1;	// test.cleaned.mlir:175:10
  wire [2:0] _GEN_2 = {_GEN, 2'h0} | {1'h0, {_GEN_0, 1'h0} | {1'h0, _GEN_1}};	// test.cleaned.mlir:164:14, :165:14, :166:10, :167:10, :168:10, :169:10, :170:10, :171:10, :175:10, :183:11, :191:11
  assign _GEN_1 = a[0] & b[0];	// test.cleaned.mlir:172:10, :173:10, :175:10
  assign _GEN_0 = a[1] & b[1] | a[1] & _GEN_2[0] | b[1] & _GEN_2[0];	// test.cleaned.mlir:171:10, :176:11, :177:11, :178:11, :180:11, :181:11, :182:11, :183:11
  assign _GEN = a[2] & b[2] | a[2] & _GEN_2[1] | b[2] & _GEN_2[1];	// test.cleaned.mlir:171:10, :184:11, :185:11, :186:11, :188:11, :189:11, :190:11, :191:11
  assign sum =
    {a[3] ^ b[3] ^ _GEN_2[2],
     a[2] ^ b[2] ^ _GEN_2[1],
     a[1] ^ b[1] ^ _GEN_2[0],
     a[0] ^ b[0]};	// test.cleaned.mlir:171:10, :172:10, :173:10, :174:10, :176:11, :177:11, :178:11, :179:11, :184:11, :185:11, :186:11, :187:11, :192:11, :193:11, :194:11, :195:11, :196:11, :197:5
endmodule

module ShiftAndXOR(	// test.cleaned.mlir:199:3
  input  [3:0] a,	// test.cleaned.mlir:199:29
               b,	// test.cleaned.mlir:199:41
  output [3:0] out	// test.cleaned.mlir:199:54
);

  assign out = {a[3] ^ b[2], a[2] ^ b[1], a[1] ^ b[0], a[0]};	// test.cleaned.mlir:200:10, :201:10, :202:10, :203:10, :204:10, :205:10, :206:10, :207:10, :208:10, :209:10, :210:11, :211:5
endmodule

module VectorizedSubtraction(	// test.cleaned.mlir:213:3
  input  [7:0] a,	// test.cleaned.mlir:213:39
               b,	// test.cleaned.mlir:213:51
  output [7:0] o	// test.cleaned.mlir:213:64
);

  wire _GEN;	// test.cleaned.mlir:265:11
  wire _GEN_0;	// test.cleaned.mlir:262:11
  wire _GEN_1;	// test.cleaned.mlir:259:11
  wire _GEN_2;	// test.cleaned.mlir:256:11
  wire _GEN_3;	// test.cleaned.mlir:253:11
  wire _GEN_4;	// test.cleaned.mlir:250:11
  wire _GEN_5;	// test.cleaned.mlir:247:11
  wire _GEN_6;	// test.cleaned.mlir:244:11
  assign _GEN_6 = a[7] - b[7];	// test.cleaned.mlir:242:11, :243:11, :244:11
  assign _GEN_5 = a[6] - b[6];	// test.cleaned.mlir:245:11, :246:11, :247:11
  assign _GEN_4 = a[5] - b[5];	// test.cleaned.mlir:248:11, :249:11, :250:11
  assign _GEN_3 = a[4] - b[4];	// test.cleaned.mlir:251:11, :252:11, :253:11
  assign _GEN_2 = a[3] - b[3];	// test.cleaned.mlir:254:11, :255:11, :256:11
  assign _GEN_1 = a[2] - b[2];	// test.cleaned.mlir:257:11, :258:11, :259:11
  assign _GEN_0 = a[1] - b[1];	// test.cleaned.mlir:260:11, :261:11, :262:11
  assign _GEN = a[0] - b[0];	// test.cleaned.mlir:263:11, :264:11, :265:11
  assign o =
    {_GEN_6, 7'h0}
    | {1'h0,
       {_GEN_5, 6'h0}
         | {1'h0,
            {_GEN_4, 5'h0}
              | {1'h0,
                 {_GEN_3, 4'h0}
                   | {1'h0,
                      {_GEN_2, 3'h0}
                        | {1'h0,
                           {_GEN_1, 2'h0} | {1'h0, {_GEN_0, 1'h0} | {1'h0, _GEN}}}}}}};	// test.cleaned.mlir:214:14, :215:14, :216:14, :217:14, :218:14, :219:14, :220:14, :221:10, :222:10, :223:10, :224:10, :225:10, :226:10, :227:10, :228:10, :229:10, :230:10, :231:11, :232:11, :233:11, :234:11, :235:11, :236:11, :237:11, :238:11, :239:11, :240:11, :241:11, :244:11, :247:11, :250:11, :253:11, :256:11, :259:11, :262:11, :265:11, :266:5
endmodule

