Loading plugins phase: Elapsed time ==> 0s.128ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Projects\CommonSense\KitProgConverter.cydsn\KitProgConverter.cyprj -d CY8C5868LTI-LP039 -s C:\Projects\CommonSense\KitProgConverter.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v11 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0015: information: One or more rows of flash have been configured to be protected; however, debugging has been enabled in the System DWR Editor. This means that while write restrictions are honored flash rows can still be read via SWD or JTAG. To prevent any ability to read the flash rows, disable debugging in the System DWR Editor.
 * C:\Projects\CommonSense\KitProgConverter.cydsn\KitProgConverter.cydwr (Enable Device Protection)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.569ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.059ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  KitProgConverter.v
Program  :   C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v11 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\CommonSense\KitProgConverter.cydsn\KitProgConverter.cyprj -dcpsoc3 KitProgConverter.v -verilog
======================================================================

======================================================================
Compiling:  KitProgConverter.v
Program  :   C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v11 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\CommonSense\KitProgConverter.cydsn\KitProgConverter.cyprj -dcpsoc3 KitProgConverter.v -verilog
======================================================================

======================================================================
Compiling:  KitProgConverter.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v11 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\CommonSense\KitProgConverter.cydsn\KitProgConverter.cyprj -dcpsoc3 -verilog KitProgConverter.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed May 09 19:38:06 2018


======================================================================
Compiling:  KitProgConverter.v
Program  :   vpp
Options  :    -yv2 -q10 KitProgConverter.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed May 09 19:38:06 2018

Flattening file 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'
Flattening file 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nor_v1_0\nor_v1_0.v'
Flattening file 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'KitProgConverter.ctl'.
C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  KitProgConverter.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v11 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\CommonSense\KitProgConverter.cydsn\KitProgConverter.cyprj -dcpsoc3 -verilog KitProgConverter.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed May 09 19:38:06 2018

Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Projects\CommonSense\KitProgConverter.cydsn\codegentemp\KitProgConverter.ctl'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Projects\CommonSense\KitProgConverter.cydsn\codegentemp\KitProgConverter.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  KitProgConverter.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v11 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\CommonSense\KitProgConverter.cydsn\KitProgConverter.cyprj -dcpsoc3 -verilog KitProgConverter.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed May 09 19:38:07 2018

Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Projects\CommonSense\KitProgConverter.cydsn\codegentemp\KitProgConverter.ctl'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Projects\CommonSense\KitProgConverter.cydsn\codegentemp\KitProgConverter.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USB:dma_complete_0\
	\USB:Net_1922\
	\USB:dma_complete_1\
	\USB:Net_1921\
	\USB:dma_complete_2\
	\USB:Net_1920\
	\USB:dma_complete_3\
	\USB:Net_1919\
	\USB:dma_complete_4\
	\USB:Net_1918\
	\USB:dma_complete_5\
	\USB:Net_1917\
	\USB:dma_complete_6\
	\USB:Net_1916\
	\USB:dma_complete_7\
	\USB:Net_1915\
	\SysTimer:Net_260\
	Net_18
	\SysTimer:TimerUDB:ctrl_ten\
	\SysTimer:TimerUDB:ctrl_cmode_0\
	\SysTimer:TimerUDB:ctrl_tmode_1\
	\SysTimer:TimerUDB:ctrl_tmode_0\
	\SysTimer:TimerUDB:ctrl_ic_1\
	\SysTimer:TimerUDB:ctrl_ic_0\
	Net_22
	\SysTimer:Net_102\
	\SysTimer:Net_266\
	\P_UART:BUART:reset_sr\
	Net_79
	Net_80
	\P_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\P_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\P_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\P_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_74
	\P_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\P_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\P_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\P_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\P_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\P_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\P_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\P_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\P_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\P_UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\P_UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\P_UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\P_UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\P_UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\P_UART:BUART:sRX:MODULE_5:lt\
	\P_UART:BUART:sRX:MODULE_5:eq\
	\P_UART:BUART:sRX:MODULE_5:gt\
	\P_UART:BUART:sRX:MODULE_5:gte\
	\P_UART:BUART:sRX:MODULE_5:lte\
	\N_UART:BUART:reset_sr\
	Net_40
	Net_41
	\N_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\N_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\N_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\N_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_35
	\N_UART:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\N_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\N_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\N_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\N_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\N_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\N_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\N_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\N_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\N_UART:BUART:sRX:MODULE_10:g1:a0:xeq\
	\N_UART:BUART:sRX:MODULE_10:g1:a0:xlt\
	\N_UART:BUART:sRX:MODULE_10:g1:a0:xlte\
	\N_UART:BUART:sRX:MODULE_10:g1:a0:xgt\
	\N_UART:BUART:sRX:MODULE_10:g1:a0:xgte\
	\N_UART:BUART:sRX:MODULE_10:lt\
	\N_UART:BUART:sRX:MODULE_10:eq\
	\N_UART:BUART:sRX:MODULE_10:gt\
	\N_UART:BUART:sRX:MODULE_10:gte\
	\N_UART:BUART:sRX:MODULE_10:lte\
	\Sup_I2C:udb_clk\
	Net_107
	\Sup_I2C:Net_973\
	Net_108
	\Sup_I2C:Net_974\
	\Sup_I2C:timeout_clk\
	Net_113
	\Sup_I2C:Net_975\
	Net_111
	Net_112


Deleted 91 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \USB:tmpOE__VBUS_net_0\ to \ILO_Trim:Net_23\
Aliasing zero to \ILO_Trim:Net_24\
Aliasing one to \ILO_Trim:Net_23\
Aliasing \USB:tmpOE__Dm_net_0\ to \ILO_Trim:Net_23\
Aliasing \USB:tmpOE__Dp_net_0\ to \ILO_Trim:Net_23\
Aliasing \SysTimer:TimerUDB:ctrl_cmode_1\ to \ILO_Trim:Net_24\
Aliasing \SysTimer:TimerUDB:trigger_enable\ to \ILO_Trim:Net_23\
Aliasing \SysTimer:TimerUDB:status_6\ to \ILO_Trim:Net_24\
Aliasing \SysTimer:TimerUDB:status_5\ to \ILO_Trim:Net_24\
Aliasing \SysTimer:TimerUDB:status_4\ to \ILO_Trim:Net_24\
Aliasing \SysTimer:TimerUDB:status_0\ to \SysTimer:TimerUDB:tc_i\
Aliasing Net_41892 to \ILO_Trim:Net_24\
Aliasing tmpOE__ExpHdr_net_4 to \ILO_Trim:Net_23\
Aliasing tmpOE__ExpHdr_net_3 to \ILO_Trim:Net_23\
Aliasing tmpOE__ExpHdr_net_2 to \ILO_Trim:Net_23\
Aliasing tmpOE__ExpHdr_net_1 to \ILO_Trim:Net_23\
Aliasing tmpOE__ExpHdr_net_0 to \ILO_Trim:Net_23\
Aliasing tmpOE__RX_net_0 to \ILO_Trim:Net_23\
Aliasing \P_UART:BUART:tx_hd_send_break\ to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:HalfDuplexSend\ to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:FinalParityType_1\ to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:FinalParityType_0\ to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:FinalAddrMode_2\ to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:FinalAddrMode_1\ to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:FinalAddrMode_0\ to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:tx_ctrl_mark\ to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:tx_status_6\ to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:tx_status_5\ to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:tx_status_4\ to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:rx_count7_bit8_wire\ to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ILO_Trim:Net_23\
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \P_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \ILO_Trim:Net_23\
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \P_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \ILO_Trim:Net_23\
Aliasing \P_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:rx_status_1\ to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \ILO_Trim:Net_23\
Aliasing \P_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \ILO_Trim:Net_23\
Aliasing \P_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \ILO_Trim:Net_23\
Aliasing \N_UART:BUART:tx_hd_send_break\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:HalfDuplexSend\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:FinalParityType_1\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:FinalParityType_0\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:FinalAddrMode_2\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:FinalAddrMode_1\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:FinalAddrMode_0\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:tx_ctrl_mark\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:tx_status_6\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:tx_status_5\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:tx_status_4\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:rx_count7_bit8_wire\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ILO_Trim:Net_23\
Aliasing \N_UART:BUART:sRX:s23Poll:MODIN6_1\ to \N_UART:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \N_UART:BUART:sRX:s23Poll:MODIN6_0\ to \N_UART:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \N_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to \ILO_Trim:Net_23\
Aliasing \N_UART:BUART:sRX:s23Poll:MODIN7_1\ to \N_UART:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \N_UART:BUART:sRX:s23Poll:MODIN7_0\ to \N_UART:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \N_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to \ILO_Trim:Net_23\
Aliasing \N_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:rx_status_1\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:sRX:MODULE_9:g2:a0:newa_6\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:sRX:MODULE_9:g2:a0:newa_5\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:sRX:MODULE_9:g2:a0:newa_4\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:sRX:MODULE_9:g2:a0:newb_6\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:sRX:MODULE_9:g2:a0:newb_5\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:sRX:MODULE_9:g2:a0:newb_4\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:sRX:MODULE_9:g2:a0:newb_3\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:sRX:MODULE_9:g2:a0:newb_2\ to \ILO_Trim:Net_23\
Aliasing \N_UART:BUART:sRX:MODULE_9:g2:a0:newb_1\ to \ILO_Trim:Net_23\
Aliasing \N_UART:BUART:sRX:MODULE_9:g2:a0:newb_0\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to \ILO_Trim:Net_23\
Aliasing tmpOE__N_RX_net_0 to \ILO_Trim:Net_23\
Aliasing tmpOE__N_TX_net_0 to \ILO_Trim:Net_23\
Aliasing tmpOE__ADB_Data_net_0 to \ILO_Trim:Net_23\
Aliasing tmpOE__BootPin_net_0 to \ILO_Trim:Net_23\
Aliasing tmpOE__TX_net_0 to \ILO_Trim:Net_23\
Aliasing tmpOE__SDA_1_net_0 to \ILO_Trim:Net_23\
Aliasing tmpOE__SCL_1_net_0 to \ILO_Trim:Net_23\
Aliasing \Sup_I2C:Net_969\ to \ILO_Trim:Net_23\
Aliasing \Sup_I2C:Net_968\ to \ILO_Trim:Net_23\
Aliasing \SysTimer:TimerUDB:capture_last\\D\ to \ILO_Trim:Net_24\
Aliasing \SysTimer:TimerUDB:hwEnable_reg\\D\ to \SysTimer:TimerUDB:run_mode\
Aliasing \SysTimer:TimerUDB:capture_out_reg_i\\D\ to \SysTimer:TimerUDB:capt_fifo_load_int\
Aliasing \P_UART:BUART:reset_reg\\D\ to \ILO_Trim:Net_24\
Aliasing Net_75D to \ILO_Trim:Net_24\
Aliasing \P_UART:BUART:rx_break_status\\D\ to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:reset_reg\\D\ to \ILO_Trim:Net_24\
Aliasing Net_36D to \ILO_Trim:Net_24\
Aliasing \N_UART:BUART:rx_break_status\\D\ to \ILO_Trim:Net_24\
Removing Lhs of wire \ILO_Trim:Net_74\[9] = \ILO_Trim:Net_290\[5]
Removing Lhs of wire \USB:tmpOE__VBUS_net_0\[17] = \ILO_Trim:Net_23\[2]
Removing Rhs of wire zero[18] = \ILO_Trim:Net_24\[4]
Removing Rhs of wire one[22] = \ILO_Trim:Net_23\[2]
Removing Lhs of wire \USB:tmpOE__Dm_net_0\[25] = one[22]
Removing Lhs of wire \USB:tmpOE__Dp_net_0\[32] = one[22]
Removing Rhs of wire OnekPPS[84] = \SysTimer:Net_53\[85]
Removing Rhs of wire OnekPPS[84] = \SysTimer:TimerUDB:tc_reg_i\[118]
Removing Lhs of wire \SysTimer:TimerUDB:ctrl_enable\[100] = \SysTimer:TimerUDB:control_7\[92]
Removing Lhs of wire \SysTimer:TimerUDB:ctrl_cmode_1\[102] = zero[18]
Removing Rhs of wire \SysTimer:TimerUDB:timer_enable\[111] = \SysTimer:TimerUDB:runmode_enable\[123]
Removing Rhs of wire \SysTimer:TimerUDB:run_mode\[112] = \SysTimer:TimerUDB:hwEnable\[113]
Removing Lhs of wire \SysTimer:TimerUDB:run_mode\[112] = \SysTimer:TimerUDB:control_7\[92]
Removing Lhs of wire \SysTimer:TimerUDB:trigger_enable\[115] = one[22]
Removing Lhs of wire \SysTimer:TimerUDB:tc_i\[117] = \SysTimer:TimerUDB:status_tc\[114]
Removing Lhs of wire \SysTimer:TimerUDB:capt_fifo_load_int\[122] = \SysTimer:TimerUDB:capt_fifo_load\[110]
Removing Lhs of wire \SysTimer:TimerUDB:status_6\[125] = zero[18]
Removing Lhs of wire \SysTimer:TimerUDB:status_5\[126] = zero[18]
Removing Lhs of wire \SysTimer:TimerUDB:status_4\[127] = zero[18]
Removing Lhs of wire \SysTimer:TimerUDB:status_0\[128] = \SysTimer:TimerUDB:status_tc\[114]
Removing Lhs of wire \SysTimer:TimerUDB:status_1\[129] = \SysTimer:TimerUDB:capt_fifo_load\[110]
Removing Rhs of wire \SysTimer:TimerUDB:status_2\[130] = \SysTimer:TimerUDB:fifo_full\[131]
Removing Rhs of wire \SysTimer:TimerUDB:status_3\[132] = \SysTimer:TimerUDB:fifo_nempty\[133]
Removing Lhs of wire Net_41892[135] = zero[18]
Removing Lhs of wire \SysTimer:TimerUDB:cs_addr_2\[136] = zero[18]
Removing Lhs of wire \SysTimer:TimerUDB:cs_addr_1\[137] = \SysTimer:TimerUDB:trig_reg\[124]
Removing Lhs of wire \SysTimer:TimerUDB:cs_addr_0\[138] = \SysTimer:TimerUDB:per_zero\[116]
Removing Lhs of wire tmpOE__ExpHdr_net_4[173] = one[22]
Removing Lhs of wire tmpOE__ExpHdr_net_3[174] = one[22]
Removing Lhs of wire tmpOE__ExpHdr_net_2[175] = one[22]
Removing Lhs of wire tmpOE__ExpHdr_net_1[176] = one[22]
Removing Lhs of wire tmpOE__ExpHdr_net_0[177] = one[22]
Removing Lhs of wire tmpOE__RX_net_0[195] = one[22]
Removing Lhs of wire \P_UART:Net_61\[212] = \P_UART:Net_9\[211]
Removing Lhs of wire \P_UART:BUART:tx_hd_send_break\[216] = zero[18]
Removing Lhs of wire \P_UART:BUART:HalfDuplexSend\[217] = zero[18]
Removing Lhs of wire \P_UART:BUART:FinalParityType_1\[218] = zero[18]
Removing Lhs of wire \P_UART:BUART:FinalParityType_0\[219] = zero[18]
Removing Lhs of wire \P_UART:BUART:FinalAddrMode_2\[220] = zero[18]
Removing Lhs of wire \P_UART:BUART:FinalAddrMode_1\[221] = zero[18]
Removing Lhs of wire \P_UART:BUART:FinalAddrMode_0\[222] = zero[18]
Removing Lhs of wire \P_UART:BUART:tx_ctrl_mark\[223] = zero[18]
Removing Rhs of wire \P_UART:BUART:tx_bitclk_enable_pre\[235] = \P_UART:BUART:tx_bitclk_dp\[271]
Removing Lhs of wire \P_UART:BUART:tx_counter_tc\[281] = \P_UART:BUART:tx_counter_dp\[272]
Removing Lhs of wire \P_UART:BUART:tx_status_6\[282] = zero[18]
Removing Lhs of wire \P_UART:BUART:tx_status_5\[283] = zero[18]
Removing Lhs of wire \P_UART:BUART:tx_status_4\[284] = zero[18]
Removing Lhs of wire \P_UART:BUART:tx_status_1\[286] = \P_UART:BUART:tx_fifo_empty\[249]
Removing Lhs of wire \P_UART:BUART:tx_status_3\[288] = \P_UART:BUART:tx_fifo_notfull\[248]
Removing Lhs of wire \P_UART:BUART:rx_count7_bit8_wire\[348] = zero[18]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[355] = \P_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[366]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[357] = \P_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[367]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[358] = \P_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[383]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[359] = \P_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[397]
Removing Lhs of wire \P_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[360] = MODIN1_1[361]
Removing Rhs of wire MODIN1_1[361] = \P_UART:BUART:pollcount_1\[354]
Removing Lhs of wire \P_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[362] = MODIN1_0[363]
Removing Rhs of wire MODIN1_0[363] = \P_UART:BUART:pollcount_0\[356]
Removing Lhs of wire \P_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[369] = one[22]
Removing Lhs of wire \P_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[370] = one[22]
Removing Lhs of wire \P_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[371] = MODIN1_1[361]
Removing Lhs of wire MODIN2_1[372] = MODIN1_1[361]
Removing Lhs of wire \P_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[373] = MODIN1_0[363]
Removing Lhs of wire MODIN2_0[374] = MODIN1_0[363]
Removing Lhs of wire \P_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[375] = zero[18]
Removing Lhs of wire \P_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[376] = one[22]
Removing Lhs of wire \P_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[377] = MODIN1_1[361]
Removing Lhs of wire \P_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[378] = MODIN1_0[363]
Removing Lhs of wire \P_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[379] = zero[18]
Removing Lhs of wire \P_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[380] = one[22]
Removing Lhs of wire \P_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[385] = MODIN1_1[361]
Removing Lhs of wire MODIN3_1[386] = MODIN1_1[361]
Removing Lhs of wire \P_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[387] = MODIN1_0[363]
Removing Lhs of wire MODIN3_0[388] = MODIN1_0[363]
Removing Lhs of wire \P_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[389] = one[22]
Removing Lhs of wire \P_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[390] = zero[18]
Removing Lhs of wire \P_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[391] = MODIN1_1[361]
Removing Lhs of wire \P_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[392] = MODIN1_0[363]
Removing Lhs of wire \P_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[393] = one[22]
Removing Lhs of wire \P_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[394] = zero[18]
Removing Lhs of wire \P_UART:BUART:rx_status_1\[401] = zero[18]
Removing Rhs of wire \P_UART:BUART:rx_status_2\[402] = \P_UART:BUART:rx_parity_error_status\[403]
Removing Rhs of wire \P_UART:BUART:rx_status_3\[404] = \P_UART:BUART:rx_stop_bit_error\[405]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[415] = \P_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[464]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[419] = \P_UART:BUART:sRX:MODULE_5:g1:a0:xneq\[486]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[420] = zero[18]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[421] = zero[18]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[422] = zero[18]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[423] = MODIN4_6[424]
Removing Rhs of wire MODIN4_6[424] = \P_UART:BUART:rx_count_6\[343]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[425] = MODIN4_5[426]
Removing Rhs of wire MODIN4_5[426] = \P_UART:BUART:rx_count_5\[344]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[427] = MODIN4_4[428]
Removing Rhs of wire MODIN4_4[428] = \P_UART:BUART:rx_count_4\[345]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[429] = MODIN4_3[430]
Removing Rhs of wire MODIN4_3[430] = \P_UART:BUART:rx_count_3\[346]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[431] = zero[18]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[432] = zero[18]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[433] = zero[18]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[434] = zero[18]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[435] = one[22]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[436] = one[22]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[437] = zero[18]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[438] = zero[18]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[439] = zero[18]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[440] = zero[18]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[441] = MODIN4_6[424]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[442] = MODIN4_5[426]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[443] = MODIN4_4[428]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[444] = MODIN4_3[430]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[445] = zero[18]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[446] = zero[18]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[447] = zero[18]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[448] = zero[18]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[449] = one[22]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[450] = one[22]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[451] = zero[18]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[466] = \P_UART:BUART:rx_postpoll\[302]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[467] = \P_UART:BUART:rx_parity_bit\[418]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[468] = \P_UART:BUART:rx_postpoll\[302]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[469] = \P_UART:BUART:rx_parity_bit\[418]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[470] = \P_UART:BUART:rx_postpoll\[302]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[471] = \P_UART:BUART:rx_parity_bit\[418]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[473] = one[22]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[474] = \P_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[472]
Removing Lhs of wire \P_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[475] = \P_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[472]
Removing Lhs of wire \N_UART:Net_61\[499] = \N_UART:Net_9\[498]
Removing Lhs of wire \N_UART:BUART:tx_hd_send_break\[503] = zero[18]
Removing Lhs of wire \N_UART:BUART:HalfDuplexSend\[504] = zero[18]
Removing Lhs of wire \N_UART:BUART:FinalParityType_1\[505] = zero[18]
Removing Lhs of wire \N_UART:BUART:FinalParityType_0\[506] = zero[18]
Removing Lhs of wire \N_UART:BUART:FinalAddrMode_2\[507] = zero[18]
Removing Lhs of wire \N_UART:BUART:FinalAddrMode_1\[508] = zero[18]
Removing Lhs of wire \N_UART:BUART:FinalAddrMode_0\[509] = zero[18]
Removing Lhs of wire \N_UART:BUART:tx_ctrl_mark\[510] = zero[18]
Removing Rhs of wire \N_UART:BUART:tx_bitclk_enable_pre\[522] = \N_UART:BUART:tx_bitclk_dp\[558]
Removing Lhs of wire \N_UART:BUART:tx_counter_tc\[568] = \N_UART:BUART:tx_counter_dp\[559]
Removing Lhs of wire \N_UART:BUART:tx_status_6\[569] = zero[18]
Removing Lhs of wire \N_UART:BUART:tx_status_5\[570] = zero[18]
Removing Lhs of wire \N_UART:BUART:tx_status_4\[571] = zero[18]
Removing Lhs of wire \N_UART:BUART:tx_status_1\[573] = \N_UART:BUART:tx_fifo_empty\[536]
Removing Lhs of wire \N_UART:BUART:tx_status_3\[575] = \N_UART:BUART:tx_fifo_notfull\[535]
Removing Lhs of wire \N_UART:BUART:rx_count7_bit8_wire\[635] = zero[18]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[643] = \N_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[654]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[645] = \N_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[655]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[646] = \N_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[671]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[647] = \N_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[685]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[648] = \N_UART:BUART:sRX:s23Poll:MODIN5_1\[649]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODIN5_1\[649] = \N_UART:BUART:pollcount_1\[641]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[650] = \N_UART:BUART:sRX:s23Poll:MODIN5_0\[651]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODIN5_0\[651] = \N_UART:BUART:pollcount_0\[644]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[657] = one[22]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[658] = one[22]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[659] = \N_UART:BUART:pollcount_1\[641]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODIN6_1\[660] = \N_UART:BUART:pollcount_1\[641]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[661] = \N_UART:BUART:pollcount_0\[644]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODIN6_0\[662] = \N_UART:BUART:pollcount_0\[644]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[663] = zero[18]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[664] = one[22]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[665] = \N_UART:BUART:pollcount_1\[641]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[666] = \N_UART:BUART:pollcount_0\[644]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[667] = zero[18]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[668] = one[22]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[673] = \N_UART:BUART:pollcount_1\[641]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODIN7_1\[674] = \N_UART:BUART:pollcount_1\[641]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[675] = \N_UART:BUART:pollcount_0\[644]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODIN7_0\[676] = \N_UART:BUART:pollcount_0\[644]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[677] = one[22]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[678] = zero[18]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[679] = \N_UART:BUART:pollcount_1\[641]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[680] = \N_UART:BUART:pollcount_0\[644]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[681] = one[22]
Removing Lhs of wire \N_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[682] = zero[18]
Removing Lhs of wire \N_UART:BUART:rx_status_1\[689] = zero[18]
Removing Rhs of wire \N_UART:BUART:rx_status_2\[690] = \N_UART:BUART:rx_parity_error_status\[691]
Removing Rhs of wire \N_UART:BUART:rx_status_3\[692] = \N_UART:BUART:rx_stop_bit_error\[693]
Removing Lhs of wire \N_UART:BUART:sRX:cmp_vv_vv_MODGEN_9\[703] = \N_UART:BUART:sRX:MODULE_9:g2:a0:lta_0\[752]
Removing Lhs of wire \N_UART:BUART:sRX:cmp_vv_vv_MODGEN_10\[707] = \N_UART:BUART:sRX:MODULE_10:g1:a0:xneq\[774]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:newa_6\[708] = zero[18]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:newa_5\[709] = zero[18]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:newa_4\[710] = zero[18]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:newa_3\[711] = \N_UART:BUART:sRX:MODIN8_6\[712]
Removing Lhs of wire \N_UART:BUART:sRX:MODIN8_6\[712] = \N_UART:BUART:rx_count_6\[630]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:newa_2\[713] = \N_UART:BUART:sRX:MODIN8_5\[714]
Removing Lhs of wire \N_UART:BUART:sRX:MODIN8_5\[714] = \N_UART:BUART:rx_count_5\[631]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:newa_1\[715] = \N_UART:BUART:sRX:MODIN8_4\[716]
Removing Lhs of wire \N_UART:BUART:sRX:MODIN8_4\[716] = \N_UART:BUART:rx_count_4\[632]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:newa_0\[717] = \N_UART:BUART:sRX:MODIN8_3\[718]
Removing Lhs of wire \N_UART:BUART:sRX:MODIN8_3\[718] = \N_UART:BUART:rx_count_3\[633]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:newb_6\[719] = zero[18]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:newb_5\[720] = zero[18]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:newb_4\[721] = zero[18]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:newb_3\[722] = zero[18]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:newb_2\[723] = one[22]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:newb_1\[724] = one[22]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:newb_0\[725] = zero[18]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:dataa_6\[726] = zero[18]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:dataa_5\[727] = zero[18]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:dataa_4\[728] = zero[18]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:dataa_3\[729] = \N_UART:BUART:rx_count_6\[630]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:dataa_2\[730] = \N_UART:BUART:rx_count_5\[631]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:dataa_1\[731] = \N_UART:BUART:rx_count_4\[632]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:dataa_0\[732] = \N_UART:BUART:rx_count_3\[633]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:datab_6\[733] = zero[18]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:datab_5\[734] = zero[18]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:datab_4\[735] = zero[18]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:datab_3\[736] = zero[18]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:datab_2\[737] = one[22]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:datab_1\[738] = one[22]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_9:g2:a0:datab_0\[739] = zero[18]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_10:g1:a0:newa_0\[754] = \N_UART:BUART:rx_postpoll\[589]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_10:g1:a0:newb_0\[755] = \N_UART:BUART:rx_parity_bit\[706]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_10:g1:a0:dataa_0\[756] = \N_UART:BUART:rx_postpoll\[589]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_10:g1:a0:datab_0\[757] = \N_UART:BUART:rx_parity_bit\[706]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[758] = \N_UART:BUART:rx_postpoll\[589]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[759] = \N_UART:BUART:rx_parity_bit\[706]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[761] = one[22]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[762] = \N_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[760]
Removing Lhs of wire \N_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[763] = \N_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[760]
Removing Lhs of wire tmpOE__N_RX_net_0[785] = one[22]
Removing Lhs of wire tmpOE__N_TX_net_0[791] = one[22]
Removing Lhs of wire tmpOE__ADB_Data_net_0[798] = one[22]
Removing Lhs of wire tmpOE__BootPin_net_0[804] = one[22]
Removing Lhs of wire tmpOE__TX_net_0[809] = one[22]
Removing Lhs of wire tmpOE__SDA_1_net_0[815] = one[22]
Removing Lhs of wire tmpOE__SCL_1_net_0[821] = one[22]
Removing Rhs of wire \Sup_I2C:sda_x_wire\[826] = \Sup_I2C:Net_643_1\[827]
Removing Rhs of wire \Sup_I2C:Net_697\[829] = \Sup_I2C:Net_643_2\[835]
Removing Rhs of wire \Sup_I2C:Net_1109_0\[832] = \Sup_I2C:scl_yfb\[845]
Removing Rhs of wire \Sup_I2C:Net_1109_1\[833] = \Sup_I2C:sda_yfb\[846]
Removing Lhs of wire \Sup_I2C:scl_x_wire\[836] = \Sup_I2C:Net_643_0\[834]
Removing Lhs of wire \Sup_I2C:Net_969\[837] = one[22]
Removing Lhs of wire \Sup_I2C:Net_968\[838] = one[22]
Removing Lhs of wire \Sup_I2C:tmpOE__Bufoe_scl_net_0\[848] = one[22]
Removing Lhs of wire \Sup_I2C:tmpOE__Bufoe_sda_net_0\[850] = one[22]
Removing Lhs of wire \SysTimer:TimerUDB:capture_last\\D\[856] = zero[18]
Removing Lhs of wire \SysTimer:TimerUDB:tc_reg_i\\D\[857] = \SysTimer:TimerUDB:status_tc\[114]
Removing Lhs of wire \SysTimer:TimerUDB:hwEnable_reg\\D\[858] = \SysTimer:TimerUDB:control_7\[92]
Removing Lhs of wire \SysTimer:TimerUDB:capture_out_reg_i\\D\[859] = \SysTimer:TimerUDB:capt_fifo_load\[110]
Removing Lhs of wire \P_UART:BUART:reset_reg\\D\[860] = zero[18]
Removing Lhs of wire Net_75D[865] = zero[18]
Removing Lhs of wire \P_UART:BUART:rx_bitclk\\D\[875] = \P_UART:BUART:rx_bitclk_pre\[337]
Removing Lhs of wire \P_UART:BUART:rx_parity_error_pre\\D\[884] = \P_UART:BUART:rx_parity_error_pre\[413]
Removing Lhs of wire \P_UART:BUART:rx_break_status\\D\[885] = zero[18]
Removing Lhs of wire \N_UART:BUART:reset_reg\\D\[889] = zero[18]
Removing Lhs of wire Net_36D[894] = zero[18]
Removing Lhs of wire \N_UART:BUART:rx_bitclk\\D\[904] = \N_UART:BUART:rx_bitclk_pre\[624]
Removing Lhs of wire \N_UART:BUART:rx_parity_error_pre\\D\[913] = \N_UART:BUART:rx_parity_error_pre\[701]
Removing Lhs of wire \N_UART:BUART:rx_break_status\\D\[914] = zero[18]

------------------------------------------------------
Aliased 0 equations, 249 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\SysTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\SysTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\SysTimer:TimerUDB:timer_enable\' (cost = 0):
\SysTimer:TimerUDB:timer_enable\ <= (\SysTimer:TimerUDB:control_7\);

Note:  Expanding virtual equation for 'Net_27' (cost = 0):
Net_27 <= (not Net_36482_0);

Note:  Expanding virtual equation for '\P_UART:BUART:rx_addressmatch\' (cost = 0):
\P_UART:BUART:rx_addressmatch\ <= (\P_UART:BUART:rx_addressmatch2\
	OR \P_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\P_UART:BUART:rx_bitclk_pre\' (cost = 1):
\P_UART:BUART:rx_bitclk_pre\ <= ((not \P_UART:BUART:rx_count_2\ and not \P_UART:BUART:rx_count_1\ and not \P_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\P_UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\P_UART:BUART:rx_bitclk_pre16x\ <= ((not \P_UART:BUART:rx_count_2\ and \P_UART:BUART:rx_count_1\ and \P_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\P_UART:BUART:rx_poll_bit1\' (cost = 1):
\P_UART:BUART:rx_poll_bit1\ <= ((not \P_UART:BUART:rx_count_2\ and not \P_UART:BUART:rx_count_1\ and \P_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\P_UART:BUART:rx_poll_bit2\' (cost = 1):
\P_UART:BUART:rx_poll_bit2\ <= ((not \P_UART:BUART:rx_count_2\ and not \P_UART:BUART:rx_count_1\ and not \P_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\P_UART:BUART:pollingrange\' (cost = 2):
\P_UART:BUART:pollingrange\ <= ((not \P_UART:BUART:rx_count_2\ and not \P_UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\P_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\P_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\P_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\P_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\P_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\P_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\P_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\P_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\P_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\P_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\P_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\P_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\P_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\P_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\P_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\P_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\P_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\P_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\P_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\P_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\P_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\P_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\P_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\P_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\P_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\P_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\P_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\P_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\P_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\P_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\P_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\P_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\P_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\P_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\P_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 2):
\P_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for 'Net_34' (cost = 0):
Net_34 <= (not \N_UART:BUART:txn\);

Note:  Expanding virtual equation for '\N_UART:BUART:rx_addressmatch\' (cost = 0):
\N_UART:BUART:rx_addressmatch\ <= (\N_UART:BUART:rx_addressmatch2\
	OR \N_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\N_UART:BUART:rx_bitclk_pre\' (cost = 1):
\N_UART:BUART:rx_bitclk_pre\ <= ((not \N_UART:BUART:rx_count_2\ and not \N_UART:BUART:rx_count_1\ and not \N_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for 'Net_39' (cost = 0):
Net_39 <= (not Net_46);

Note:  Expanding virtual equation for '\N_UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\N_UART:BUART:rx_bitclk_pre16x\ <= ((not \N_UART:BUART:rx_count_2\ and \N_UART:BUART:rx_count_1\ and \N_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\N_UART:BUART:rx_poll_bit1\' (cost = 1):
\N_UART:BUART:rx_poll_bit1\ <= ((not \N_UART:BUART:rx_count_2\ and not \N_UART:BUART:rx_count_1\ and \N_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\N_UART:BUART:rx_poll_bit2\' (cost = 1):
\N_UART:BUART:rx_poll_bit2\ <= ((not \N_UART:BUART:rx_count_2\ and not \N_UART:BUART:rx_count_1\ and not \N_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\N_UART:BUART:pollingrange\' (cost = 2):
\N_UART:BUART:pollingrange\ <= ((not \N_UART:BUART:rx_count_2\ and not \N_UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\N_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\N_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\N_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \N_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\N_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\N_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\N_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\N_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \N_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\N_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\N_UART:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\N_UART:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\N_UART:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\N_UART:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\N_UART:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\N_UART:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\N_UART:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\N_UART:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\N_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\N_UART:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \N_UART:BUART:rx_count_6\ and not \N_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\N_UART:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\N_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\N_UART:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \N_UART:BUART:rx_count_6\ and not \N_UART:BUART:rx_count_4\)
	OR (not \N_UART:BUART:rx_count_6\ and not \N_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\N_UART:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\N_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 2):
\N_UART:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \N_UART:BUART:rx_count_6\ and not \N_UART:BUART:rx_count_4\)
	OR (not \N_UART:BUART:rx_count_6\ and not \N_UART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\P_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\P_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\P_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\P_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\N_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \N_UART:BUART:pollcount_1\ and not \N_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\N_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \N_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\N_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \N_UART:BUART:pollcount_0\ and \N_UART:BUART:pollcount_1\)
	OR (not \N_UART:BUART:pollcount_1\ and \N_UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\P_UART:BUART:rx_postpoll\' (cost = 4):
\P_UART:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_78 and MODIN1_0));

Note:  Expanding virtual equation for '\P_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\P_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_78 and not MODIN1_1 and not \P_UART:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \P_UART:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \P_UART:BUART:rx_parity_bit\)
	OR (Net_78 and MODIN1_0 and \P_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\P_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\P_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_78 and not MODIN1_1 and not \P_UART:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \P_UART:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \P_UART:BUART:rx_parity_bit\)
	OR (Net_78 and MODIN1_0 and \P_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\N_UART:BUART:rx_postpoll\' (cost = 4):
\N_UART:BUART:rx_postpoll\ <= (\N_UART:BUART:pollcount_1\
	OR (not Net_46 and \N_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\N_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \N_UART:BUART:pollcount_1\ and not \N_UART:BUART:pollcount_0\ and not \N_UART:BUART:rx_parity_bit\)
	OR (not \N_UART:BUART:pollcount_1\ and not \N_UART:BUART:rx_parity_bit\ and Net_46)
	OR (\N_UART:BUART:pollcount_1\ and \N_UART:BUART:rx_parity_bit\)
	OR (not Net_46 and \N_UART:BUART:pollcount_0\ and \N_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\N_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\N_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \N_UART:BUART:pollcount_1\ and not \N_UART:BUART:pollcount_0\ and not \N_UART:BUART:rx_parity_bit\)
	OR (not \N_UART:BUART:pollcount_1\ and not \N_UART:BUART:rx_parity_bit\ and Net_46)
	OR (\N_UART:BUART:pollcount_1\ and \N_UART:BUART:rx_parity_bit\)
	OR (not Net_46 and \N_UART:BUART:pollcount_0\ and \N_UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 69 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at infinity.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SysTimer:TimerUDB:capt_fifo_load\ to zero
Aliasing \P_UART:BUART:rx_status_0\ to zero
Aliasing \P_UART:BUART:rx_status_6\ to zero
Aliasing \N_UART:BUART:rx_status_0\ to zero
Aliasing \N_UART:BUART:rx_status_6\ to zero
Aliasing \P_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \P_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \P_UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \N_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \N_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \N_UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \SysTimer:TimerUDB:capt_fifo_load\[110] = zero[18]
Removing Lhs of wire \SysTimer:TimerUDB:trig_reg\[124] = \SysTimer:TimerUDB:control_7\[92]
Removing Rhs of wire \P_UART:BUART:rx_bitclk_enable\[301] = \P_UART:BUART:rx_bitclk\[349]
Removing Lhs of wire \P_UART:BUART:rx_status_0\[399] = zero[18]
Removing Lhs of wire \P_UART:BUART:rx_status_6\[408] = zero[18]
Removing Rhs of wire \N_UART:BUART:rx_bitclk_enable\[588] = \N_UART:BUART:rx_bitclk\[636]
Removing Lhs of wire \N_UART:BUART:rx_status_0\[687] = zero[18]
Removing Lhs of wire \N_UART:BUART:rx_status_6\[696] = zero[18]
Removing Rhs of wire Net_47[792] = \N_UART:BUART:txn\[514]
Removing Lhs of wire \P_UART:BUART:tx_ctrl_mark_last\\D\[867] = \P_UART:BUART:tx_ctrl_mark_last\[292]
Removing Lhs of wire \P_UART:BUART:rx_markspace_status\\D\[879] = zero[18]
Removing Lhs of wire \P_UART:BUART:rx_parity_error_status\\D\[880] = zero[18]
Removing Lhs of wire \P_UART:BUART:rx_addr_match_status\\D\[882] = zero[18]
Removing Lhs of wire \P_UART:BUART:rx_markspace_pre\\D\[883] = \P_UART:BUART:rx_markspace_pre\[412]
Removing Lhs of wire \P_UART:BUART:rx_parity_bit\\D\[888] = \P_UART:BUART:rx_parity_bit\[418]
Removing Lhs of wire \N_UART:BUART:tx_ctrl_mark_last\\D\[896] = \N_UART:BUART:tx_ctrl_mark_last\[579]
Removing Lhs of wire \N_UART:BUART:rx_markspace_status\\D\[908] = zero[18]
Removing Lhs of wire \N_UART:BUART:rx_parity_error_status\\D\[909] = zero[18]
Removing Lhs of wire \N_UART:BUART:rx_addr_match_status\\D\[911] = zero[18]
Removing Lhs of wire \N_UART:BUART:rx_markspace_pre\\D\[912] = \N_UART:BUART:rx_markspace_pre\[700]
Removing Lhs of wire \N_UART:BUART:rx_parity_bit\\D\[917] = \N_UART:BUART:rx_parity_bit\[706]

------------------------------------------------------
Aliased 0 equations, 21 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\P_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \P_UART:BUART:rx_parity_bit\ and Net_78 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \P_UART:BUART:rx_parity_bit\)
	OR (not Net_78 and not MODIN1_1 and \P_UART:BUART:rx_parity_bit\)
	OR (not \P_UART:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\N_UART:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \N_UART:BUART:rx_parity_bit\ and not Net_46 and \N_UART:BUART:pollcount_0\)
	OR (not \N_UART:BUART:pollcount_1\ and \N_UART:BUART:rx_parity_bit\ and Net_46)
	OR (not \N_UART:BUART:pollcount_1\ and not \N_UART:BUART:pollcount_0\ and \N_UART:BUART:rx_parity_bit\)
	OR (not \N_UART:BUART:rx_parity_bit\ and \N_UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at infinity.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v11 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\CommonSense\KitProgConverter.cydsn\KitProgConverter.cyprj -dcpsoc3 KitProgConverter.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.096ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 09 May 2018 19:38:07
Options: -yv2 -q10 -ygs -o2 -v11 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\CommonSense\KitProgConverter.cydsn\KitProgConverter.cyprj -d CY8C5868LTI-LP039 KitProgConverter.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \SysTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \SysTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \P_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_75 from registered to combinatorial
    Converted constant MacroCell: \P_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \P_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \P_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \P_UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \N_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_36 from registered to combinatorial
    Converted constant MacroCell: \N_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \N_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \N_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \N_UART:BUART:rx_break_status\ from registered to combinatorial
Assigning clock BUS_CLK to clock BUS_CLK because it is a pass-through
Assigning clock ILO_Trim_ILO_Clk to clock ILO because it is a pass-through
Assigning clock BUS_CLK_1 to clock ILO because it is a pass-through
Assigning clock Sup_I2C_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'P_UART_IntClock'. Fanout=1, Signal=\P_UART:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'N_UART_IntClock'. Fanout=1, Signal=\N_UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SysTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ILO was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: ClockBlock_100k__SYNC:synccell.out
    UDB Clk/Enable \SysTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ILO was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: ClockBlock_100k__SYNC_1:synccell.out
    UDB Clk/Enable \P_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: P_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: P_UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \N_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: N_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: N_UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: OnekPPS:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: OnekPPS:macrocell.q
</CYPRESSTAG>
Info: plm.M0038: The pin named BootPin(0) at location P12[4] prevents usage of special purposes: I2C:SCL. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \N_UART:BUART:rx_parity_bit\, Duplicate of \N_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\N_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \N_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \N_UART:BUART:rx_address_detected\, Duplicate of \N_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\N_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \N_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \N_UART:BUART:rx_parity_error_pre\, Duplicate of \N_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\N_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \N_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \N_UART:BUART:rx_markspace_pre\, Duplicate of \N_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\N_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \N_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \N_UART:BUART:rx_state_1\, Duplicate of \N_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\N_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \N_UART:BUART:rx_state_1\ (fanout=8)

    Removing \N_UART:BUART:tx_parity_bit\, Duplicate of \N_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\N_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \N_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \N_UART:BUART:tx_mark\, Duplicate of \N_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\N_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \N_UART:BUART:tx_mark\ (fanout=0)

    Removing \P_UART:BUART:rx_parity_bit\, Duplicate of \P_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\P_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \P_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \P_UART:BUART:rx_address_detected\, Duplicate of \P_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\P_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \P_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \P_UART:BUART:rx_parity_error_pre\, Duplicate of \P_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\P_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \P_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \P_UART:BUART:rx_markspace_pre\, Duplicate of \P_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\P_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \P_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \P_UART:BUART:rx_state_1\, Duplicate of \P_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\P_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \P_UART:BUART:rx_state_1\ (fanout=8)

    Removing \P_UART:BUART:tx_parity_bit\, Duplicate of \P_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\P_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \P_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \P_UART:BUART:tx_mark\, Duplicate of \P_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\P_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \P_UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \USB:VBUS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:VBUS(0)\__PA ,
            pad => \USB:VBUS(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USB:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dm(0)\__PA ,
            analog_term => \USB:Net_597\ ,
            pad => \USB:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USB:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dp(0)\__PA ,
            analog_term => \USB:Net_1000\ ,
            pad => \USB:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = ExpHdr(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ExpHdr(0)__PA ,
            pad => ExpHdr(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ExpHdr(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ExpHdr(1)__PA ,
            pad => ExpHdr(1)_PAD );
        Properties:
        {
        }

    Pin : Name = ExpHdr(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ExpHdr(2)__PA ,
            pad => ExpHdr(2)_PAD );
        Properties:
        {
        }

    Pin : Name = ExpHdr(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ExpHdr(3)__PA ,
            pad => ExpHdr(3)_PAD );
        Properties:
        {
        }

    Pin : Name = ExpHdr(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ExpHdr(4)__PA ,
            pad => ExpHdr(4)_PAD );
        Properties:
        {
        }

    Pin : Name = RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX(0)__PA ,
            fb => Net_78 ,
            pad => RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = N_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => N_RX(0)__PA ,
            fb => Net_46 ,
            pad => N_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = N_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => N_TX(0)__PA ,
            pin_input => Net_47 ,
            pad => N_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ADB_Data(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, SIO, HOTSWAP
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ADB_Data(0)__PA ,
            pad => ADB_Data(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BootPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BootPin(0)__PA ,
            pad => BootPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TX(0)__PA ,
            pin_input => Net_73 ,
            pad => TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, I2CWKUP_SDA
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \Sup_I2C:Net_1109_1\ ,
            pin_input => \Sup_I2C:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, I2CWKUP_SCL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \Sup_I2C:Net_1109_0\ ,
            pin_input => \Sup_I2C:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\SysTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SysTimer:TimerUDB:control_7\ * \SysTimer:TimerUDB:per_zero\
        );
        Output = \SysTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_36476, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_36482_2 * !Net_36482_1 * Net_36482_0
        );
        Output = Net_36476 (fanout=1)

    MacroCell: Name=Net_73, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\P_UART:BUART:txn\
        );
        Output = Net_73 (fanout=1)

    MacroCell: Name=\P_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\P_UART:BUART:tx_state_1\ * !\P_UART:BUART:tx_state_0\ * 
              \P_UART:BUART:tx_bitclk_enable_pre\
            + !\P_UART:BUART:tx_state_1\ * !\P_UART:BUART:tx_state_0\ * 
              !\P_UART:BUART:tx_state_2\
        );
        Output = \P_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\P_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\P_UART:BUART:tx_state_1\ * !\P_UART:BUART:tx_state_0\ * 
              \P_UART:BUART:tx_bitclk_enable_pre\ * 
              \P_UART:BUART:tx_fifo_empty\ * \P_UART:BUART:tx_state_2\
        );
        Output = \P_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\P_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\P_UART:BUART:tx_fifo_notfull\
        );
        Output = \P_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\P_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\P_UART:BUART:tx_ctrl_mark_last\ * !\P_UART:BUART:rx_state_0\ * 
              !\P_UART:BUART:rx_state_3\ * !\P_UART:BUART:rx_state_2\
        );
        Output = \P_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\P_UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_78_SYNCOUT
        );
        Output = \P_UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\P_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P_UART:BUART:rx_load_fifo\ * \P_UART:BUART:rx_fifofull\
        );
        Output = \P_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\P_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P_UART:BUART:rx_fifonotempty\ * 
              \P_UART:BUART:rx_state_stop1_reg\
        );
        Output = \P_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\N_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\N_UART:BUART:tx_state_1\ * !\N_UART:BUART:tx_state_0\ * 
              \N_UART:BUART:tx_bitclk_enable_pre\
            + !\N_UART:BUART:tx_state_1\ * !\N_UART:BUART:tx_state_0\ * 
              !\N_UART:BUART:tx_state_2\
        );
        Output = \N_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\N_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\N_UART:BUART:tx_state_1\ * !\N_UART:BUART:tx_state_0\ * 
              \N_UART:BUART:tx_bitclk_enable_pre\ * 
              \N_UART:BUART:tx_fifo_empty\ * \N_UART:BUART:tx_state_2\
        );
        Output = \N_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\N_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\N_UART:BUART:tx_fifo_notfull\
        );
        Output = \N_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\N_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\N_UART:BUART:tx_ctrl_mark_last\ * !\N_UART:BUART:rx_state_0\ * 
              !\N_UART:BUART:rx_state_3\ * !\N_UART:BUART:rx_state_2\
        );
        Output = \N_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\N_UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \N_UART:BUART:pollcount_1\
            + \N_UART:BUART:pollcount_0\ * !Net_46_SYNCOUT
        );
        Output = \N_UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\N_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \N_UART:BUART:rx_load_fifo\ * \N_UART:BUART:rx_fifofull\
        );
        Output = \N_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\N_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \N_UART:BUART:rx_fifonotempty\ * 
              \N_UART:BUART:rx_state_stop1_reg\
        );
        Output = \N_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=OnekPPS, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \SysTimer:TimerUDB:control_7\ * \SysTimer:TimerUDB:per_zero\
        );
        Output = OnekPPS (fanout=2)

    MacroCell: Name=\P_UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \P_UART:BUART:txn\ * \P_UART:BUART:tx_state_1\ * 
              !\P_UART:BUART:tx_bitclk\
            + \P_UART:BUART:txn\ * \P_UART:BUART:tx_state_2\
            + !\P_UART:BUART:tx_state_1\ * \P_UART:BUART:tx_state_0\ * 
              !\P_UART:BUART:tx_shift_out\ * !\P_UART:BUART:tx_state_2\
            + !\P_UART:BUART:tx_state_1\ * \P_UART:BUART:tx_state_0\ * 
              !\P_UART:BUART:tx_state_2\ * !\P_UART:BUART:tx_bitclk\
            + \P_UART:BUART:tx_state_1\ * !\P_UART:BUART:tx_state_0\ * 
              !\P_UART:BUART:tx_shift_out\ * !\P_UART:BUART:tx_state_2\ * 
              !\P_UART:BUART:tx_counter_dp\ * \P_UART:BUART:tx_bitclk\
        );
        Output = \P_UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\P_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \P_UART:BUART:tx_state_1\ * \P_UART:BUART:tx_state_0\ * 
              \P_UART:BUART:tx_bitclk_enable_pre\ * \P_UART:BUART:tx_state_2\
            + \P_UART:BUART:tx_state_1\ * !\P_UART:BUART:tx_state_2\ * 
              \P_UART:BUART:tx_counter_dp\ * \P_UART:BUART:tx_bitclk\
            + \P_UART:BUART:tx_state_0\ * !\P_UART:BUART:tx_state_2\ * 
              \P_UART:BUART:tx_bitclk\
        );
        Output = \P_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\P_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\P_UART:BUART:tx_state_1\ * !\P_UART:BUART:tx_state_0\ * 
              \P_UART:BUART:tx_bitclk_enable_pre\ * 
              !\P_UART:BUART:tx_fifo_empty\
            + !\P_UART:BUART:tx_state_1\ * !\P_UART:BUART:tx_state_0\ * 
              !\P_UART:BUART:tx_fifo_empty\ * !\P_UART:BUART:tx_state_2\
            + \P_UART:BUART:tx_state_1\ * \P_UART:BUART:tx_state_0\ * 
              \P_UART:BUART:tx_bitclk_enable_pre\ * 
              \P_UART:BUART:tx_fifo_empty\ * \P_UART:BUART:tx_state_2\
            + \P_UART:BUART:tx_state_0\ * !\P_UART:BUART:tx_state_2\ * 
              \P_UART:BUART:tx_bitclk\
        );
        Output = \P_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\P_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\P_UART:BUART:tx_state_1\ * !\P_UART:BUART:tx_state_0\ * 
              \P_UART:BUART:tx_bitclk_enable_pre\ * \P_UART:BUART:tx_state_2\
            + \P_UART:BUART:tx_state_1\ * \P_UART:BUART:tx_state_0\ * 
              \P_UART:BUART:tx_bitclk_enable_pre\ * \P_UART:BUART:tx_state_2\
            + \P_UART:BUART:tx_state_1\ * \P_UART:BUART:tx_state_0\ * 
              !\P_UART:BUART:tx_state_2\ * \P_UART:BUART:tx_bitclk\
            + \P_UART:BUART:tx_state_1\ * !\P_UART:BUART:tx_state_2\ * 
              \P_UART:BUART:tx_counter_dp\ * \P_UART:BUART:tx_bitclk\
        );
        Output = \P_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\P_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\P_UART:BUART:tx_state_1\ * !\P_UART:BUART:tx_state_0\ * 
              \P_UART:BUART:tx_state_2\
            + !\P_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \P_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\P_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \P_UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\P_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\P_UART:BUART:tx_ctrl_mark_last\ * !\P_UART:BUART:rx_state_0\ * 
              \P_UART:BUART:rx_bitclk_enable\ * !\P_UART:BUART:rx_state_3\ * 
              \P_UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\P_UART:BUART:tx_ctrl_mark_last\ * !\P_UART:BUART:rx_state_0\ * 
              \P_UART:BUART:rx_bitclk_enable\ * !\P_UART:BUART:rx_state_3\ * 
              \P_UART:BUART:rx_state_2\ * !MODIN1_1 * !Net_78_SYNCOUT
            + !\P_UART:BUART:tx_ctrl_mark_last\ * \P_UART:BUART:rx_state_0\ * 
              !\P_UART:BUART:rx_state_3\ * !\P_UART:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\P_UART:BUART:tx_ctrl_mark_last\ * \P_UART:BUART:rx_state_0\ * 
              !\P_UART:BUART:rx_state_3\ * !\P_UART:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \P_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\P_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\P_UART:BUART:tx_ctrl_mark_last\ * !\P_UART:BUART:rx_state_0\ * 
              \P_UART:BUART:rx_bitclk_enable\ * \P_UART:BUART:rx_state_3\ * 
              !\P_UART:BUART:rx_state_2\
            + !\P_UART:BUART:tx_ctrl_mark_last\ * \P_UART:BUART:rx_state_0\ * 
              !\P_UART:BUART:rx_state_3\ * !\P_UART:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\P_UART:BUART:tx_ctrl_mark_last\ * \P_UART:BUART:rx_state_0\ * 
              !\P_UART:BUART:rx_state_3\ * !\P_UART:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \P_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\P_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\P_UART:BUART:tx_ctrl_mark_last\ * !\P_UART:BUART:rx_state_0\ * 
              \P_UART:BUART:rx_bitclk_enable\ * \P_UART:BUART:rx_state_3\ * 
              \P_UART:BUART:rx_state_2\
            + !\P_UART:BUART:tx_ctrl_mark_last\ * \P_UART:BUART:rx_state_0\ * 
              !\P_UART:BUART:rx_state_3\ * !\P_UART:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\P_UART:BUART:tx_ctrl_mark_last\ * \P_UART:BUART:rx_state_0\ * 
              !\P_UART:BUART:rx_state_3\ * !\P_UART:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \P_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\P_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\P_UART:BUART:tx_ctrl_mark_last\ * !\P_UART:BUART:rx_state_0\ * 
              \P_UART:BUART:rx_bitclk_enable\ * \P_UART:BUART:rx_state_3\
            + !\P_UART:BUART:tx_ctrl_mark_last\ * !\P_UART:BUART:rx_state_0\ * 
              \P_UART:BUART:rx_bitclk_enable\ * \P_UART:BUART:rx_state_2\
            + !\P_UART:BUART:tx_ctrl_mark_last\ * !\P_UART:BUART:rx_state_0\ * 
              !\P_UART:BUART:rx_state_3\ * !\P_UART:BUART:rx_state_2\ * 
              \P_UART:BUART:rx_last\ * !Net_78_SYNCOUT
            + !\P_UART:BUART:tx_ctrl_mark_last\ * \P_UART:BUART:rx_state_0\ * 
              !\P_UART:BUART:rx_state_3\ * !\P_UART:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\P_UART:BUART:tx_ctrl_mark_last\ * \P_UART:BUART:rx_state_0\ * 
              !\P_UART:BUART:rx_state_3\ * !\P_UART:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \P_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\P_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\P_UART:BUART:rx_count_2\ * !\P_UART:BUART:rx_count_1\ * 
              !\P_UART:BUART:rx_count_0\
        );
        Output = \P_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\P_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\P_UART:BUART:tx_ctrl_mark_last\ * !\P_UART:BUART:rx_state_0\ * 
              \P_UART:BUART:rx_state_3\ * \P_UART:BUART:rx_state_2\
        );
        Output = \P_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\P_UART:BUART:rx_count_2\ * !\P_UART:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0 * Net_78_SYNCOUT
            + !\P_UART:BUART:rx_count_2\ * !\P_UART:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
            + !\P_UART:BUART:rx_count_2\ * !\P_UART:BUART:rx_count_1\ * 
              MODIN1_1 * !Net_78_SYNCOUT
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\P_UART:BUART:rx_count_2\ * !\P_UART:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_78_SYNCOUT
            + !\P_UART:BUART:rx_count_2\ * !\P_UART:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_78_SYNCOUT
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\P_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\P_UART:BUART:tx_ctrl_mark_last\ * !\P_UART:BUART:rx_state_0\ * 
              \P_UART:BUART:rx_bitclk_enable\ * \P_UART:BUART:rx_state_3\ * 
              \P_UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\P_UART:BUART:tx_ctrl_mark_last\ * !\P_UART:BUART:rx_state_0\ * 
              \P_UART:BUART:rx_bitclk_enable\ * \P_UART:BUART:rx_state_3\ * 
              \P_UART:BUART:rx_state_2\ * !MODIN1_1 * !Net_78_SYNCOUT
        );
        Output = \P_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\P_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_78_SYNCOUT
        );
        Output = \P_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_47, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\N_UART:BUART:tx_state_1\ * \N_UART:BUART:tx_state_0\ * 
              !\N_UART:BUART:tx_shift_out\ * !\N_UART:BUART:tx_state_2\
            + !\N_UART:BUART:tx_state_1\ * \N_UART:BUART:tx_state_0\ * 
              !\N_UART:BUART:tx_state_2\ * !\N_UART:BUART:tx_bitclk\
            + \N_UART:BUART:tx_state_1\ * !\N_UART:BUART:tx_state_0\ * 
              !\N_UART:BUART:tx_shift_out\ * !\N_UART:BUART:tx_state_2\ * 
              !\N_UART:BUART:tx_counter_dp\ * \N_UART:BUART:tx_bitclk\
            + \N_UART:BUART:tx_state_1\ * !\N_UART:BUART:tx_bitclk\ * Net_47
            + \N_UART:BUART:tx_state_2\ * Net_47
        );
        Output = Net_47 (fanout=2)

    MacroCell: Name=\N_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \N_UART:BUART:tx_state_1\ * \N_UART:BUART:tx_state_0\ * 
              \N_UART:BUART:tx_bitclk_enable_pre\ * \N_UART:BUART:tx_state_2\
            + \N_UART:BUART:tx_state_1\ * !\N_UART:BUART:tx_state_2\ * 
              \N_UART:BUART:tx_counter_dp\ * \N_UART:BUART:tx_bitclk\
            + \N_UART:BUART:tx_state_0\ * !\N_UART:BUART:tx_state_2\ * 
              \N_UART:BUART:tx_bitclk\
        );
        Output = \N_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\N_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\N_UART:BUART:tx_state_1\ * !\N_UART:BUART:tx_state_0\ * 
              \N_UART:BUART:tx_bitclk_enable_pre\ * 
              !\N_UART:BUART:tx_fifo_empty\
            + !\N_UART:BUART:tx_state_1\ * !\N_UART:BUART:tx_state_0\ * 
              !\N_UART:BUART:tx_fifo_empty\ * !\N_UART:BUART:tx_state_2\
            + \N_UART:BUART:tx_state_1\ * \N_UART:BUART:tx_state_0\ * 
              \N_UART:BUART:tx_bitclk_enable_pre\ * 
              \N_UART:BUART:tx_fifo_empty\ * \N_UART:BUART:tx_state_2\
            + \N_UART:BUART:tx_state_0\ * !\N_UART:BUART:tx_state_2\ * 
              \N_UART:BUART:tx_bitclk\
        );
        Output = \N_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\N_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\N_UART:BUART:tx_state_1\ * !\N_UART:BUART:tx_state_0\ * 
              \N_UART:BUART:tx_bitclk_enable_pre\ * \N_UART:BUART:tx_state_2\
            + \N_UART:BUART:tx_state_1\ * \N_UART:BUART:tx_state_0\ * 
              \N_UART:BUART:tx_bitclk_enable_pre\ * \N_UART:BUART:tx_state_2\
            + \N_UART:BUART:tx_state_1\ * \N_UART:BUART:tx_state_0\ * 
              !\N_UART:BUART:tx_state_2\ * \N_UART:BUART:tx_bitclk\
            + \N_UART:BUART:tx_state_1\ * !\N_UART:BUART:tx_state_2\ * 
              \N_UART:BUART:tx_counter_dp\ * \N_UART:BUART:tx_bitclk\
        );
        Output = \N_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\N_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\N_UART:BUART:tx_state_1\ * !\N_UART:BUART:tx_state_0\ * 
              \N_UART:BUART:tx_state_2\
            + !\N_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \N_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\N_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \N_UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\N_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\N_UART:BUART:tx_ctrl_mark_last\ * !\N_UART:BUART:rx_state_0\ * 
              \N_UART:BUART:rx_bitclk_enable\ * !\N_UART:BUART:rx_state_3\ * 
              \N_UART:BUART:rx_state_2\ * !\N_UART:BUART:pollcount_1\ * 
              !\N_UART:BUART:pollcount_0\
            + !\N_UART:BUART:tx_ctrl_mark_last\ * !\N_UART:BUART:rx_state_0\ * 
              \N_UART:BUART:rx_bitclk_enable\ * !\N_UART:BUART:rx_state_3\ * 
              \N_UART:BUART:rx_state_2\ * !\N_UART:BUART:pollcount_1\ * 
              Net_46_SYNCOUT
            + !\N_UART:BUART:tx_ctrl_mark_last\ * \N_UART:BUART:rx_state_0\ * 
              !\N_UART:BUART:rx_state_3\ * !\N_UART:BUART:rx_state_2\ * 
              !\N_UART:BUART:rx_count_6\ * !\N_UART:BUART:rx_count_5\
            + !\N_UART:BUART:tx_ctrl_mark_last\ * \N_UART:BUART:rx_state_0\ * 
              !\N_UART:BUART:rx_state_3\ * !\N_UART:BUART:rx_state_2\ * 
              !\N_UART:BUART:rx_count_6\ * !\N_UART:BUART:rx_count_4\
        );
        Output = \N_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\N_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\N_UART:BUART:tx_ctrl_mark_last\ * !\N_UART:BUART:rx_state_0\ * 
              \N_UART:BUART:rx_bitclk_enable\ * \N_UART:BUART:rx_state_3\ * 
              !\N_UART:BUART:rx_state_2\
            + !\N_UART:BUART:tx_ctrl_mark_last\ * \N_UART:BUART:rx_state_0\ * 
              !\N_UART:BUART:rx_state_3\ * !\N_UART:BUART:rx_state_2\ * 
              !\N_UART:BUART:rx_count_6\ * !\N_UART:BUART:rx_count_5\
            + !\N_UART:BUART:tx_ctrl_mark_last\ * \N_UART:BUART:rx_state_0\ * 
              !\N_UART:BUART:rx_state_3\ * !\N_UART:BUART:rx_state_2\ * 
              !\N_UART:BUART:rx_count_6\ * !\N_UART:BUART:rx_count_4\
        );
        Output = \N_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\N_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\N_UART:BUART:tx_ctrl_mark_last\ * !\N_UART:BUART:rx_state_0\ * 
              \N_UART:BUART:rx_bitclk_enable\ * \N_UART:BUART:rx_state_3\ * 
              \N_UART:BUART:rx_state_2\
            + !\N_UART:BUART:tx_ctrl_mark_last\ * \N_UART:BUART:rx_state_0\ * 
              !\N_UART:BUART:rx_state_3\ * !\N_UART:BUART:rx_state_2\ * 
              !\N_UART:BUART:rx_count_6\ * !\N_UART:BUART:rx_count_5\
            + !\N_UART:BUART:tx_ctrl_mark_last\ * \N_UART:BUART:rx_state_0\ * 
              !\N_UART:BUART:rx_state_3\ * !\N_UART:BUART:rx_state_2\ * 
              !\N_UART:BUART:rx_count_6\ * !\N_UART:BUART:rx_count_4\
        );
        Output = \N_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\N_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\N_UART:BUART:tx_ctrl_mark_last\ * !\N_UART:BUART:rx_state_0\ * 
              \N_UART:BUART:rx_bitclk_enable\ * \N_UART:BUART:rx_state_3\
            + !\N_UART:BUART:tx_ctrl_mark_last\ * !\N_UART:BUART:rx_state_0\ * 
              \N_UART:BUART:rx_bitclk_enable\ * \N_UART:BUART:rx_state_2\
            + !\N_UART:BUART:tx_ctrl_mark_last\ * !\N_UART:BUART:rx_state_0\ * 
              !\N_UART:BUART:rx_state_3\ * !\N_UART:BUART:rx_state_2\ * 
              \N_UART:BUART:rx_last\ * Net_46_SYNCOUT
            + !\N_UART:BUART:tx_ctrl_mark_last\ * \N_UART:BUART:rx_state_0\ * 
              !\N_UART:BUART:rx_state_3\ * !\N_UART:BUART:rx_state_2\ * 
              !\N_UART:BUART:rx_count_6\ * !\N_UART:BUART:rx_count_5\
            + !\N_UART:BUART:tx_ctrl_mark_last\ * \N_UART:BUART:rx_state_0\ * 
              !\N_UART:BUART:rx_state_3\ * !\N_UART:BUART:rx_state_2\ * 
              !\N_UART:BUART:rx_count_6\ * !\N_UART:BUART:rx_count_4\
        );
        Output = \N_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\N_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\N_UART:BUART:rx_count_2\ * !\N_UART:BUART:rx_count_1\ * 
              !\N_UART:BUART:rx_count_0\
        );
        Output = \N_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\N_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\N_UART:BUART:tx_ctrl_mark_last\ * !\N_UART:BUART:rx_state_0\ * 
              \N_UART:BUART:rx_state_3\ * \N_UART:BUART:rx_state_2\
        );
        Output = \N_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\N_UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\N_UART:BUART:rx_count_2\ * !\N_UART:BUART:rx_count_1\ * 
              !\N_UART:BUART:pollcount_1\ * \N_UART:BUART:pollcount_0\ * 
              !Net_46_SYNCOUT
            + !\N_UART:BUART:rx_count_2\ * !\N_UART:BUART:rx_count_1\ * 
              \N_UART:BUART:pollcount_1\ * !\N_UART:BUART:pollcount_0\
            + !\N_UART:BUART:rx_count_2\ * !\N_UART:BUART:rx_count_1\ * 
              \N_UART:BUART:pollcount_1\ * Net_46_SYNCOUT
        );
        Output = \N_UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\N_UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\N_UART:BUART:rx_count_2\ * !\N_UART:BUART:rx_count_1\ * 
              !\N_UART:BUART:pollcount_0\ * !Net_46_SYNCOUT
            + !\N_UART:BUART:rx_count_2\ * !\N_UART:BUART:rx_count_1\ * 
              \N_UART:BUART:pollcount_0\ * Net_46_SYNCOUT
        );
        Output = \N_UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\N_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\N_UART:BUART:tx_ctrl_mark_last\ * !\N_UART:BUART:rx_state_0\ * 
              \N_UART:BUART:rx_bitclk_enable\ * \N_UART:BUART:rx_state_3\ * 
              \N_UART:BUART:rx_state_2\ * !\N_UART:BUART:pollcount_1\ * 
              !\N_UART:BUART:pollcount_0\
            + !\N_UART:BUART:tx_ctrl_mark_last\ * !\N_UART:BUART:rx_state_0\ * 
              \N_UART:BUART:rx_bitclk_enable\ * \N_UART:BUART:rx_state_3\ * 
              \N_UART:BUART:rx_state_2\ * !\N_UART:BUART:pollcount_1\ * 
              Net_46_SYNCOUT
        );
        Output = \N_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\N_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_46_SYNCOUT
        );
        Output = \N_UART:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SysTimer:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \SysTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \SysTimer:TimerUDB:per_zero\ ,
            z0_comb => \SysTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \SysTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \SysTimer:TimerUDB:status_2\ ,
            clk_en => ClockBlock_100k__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)

    datapathcell: Name =\P_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \P_UART:Net_9\ ,
            cs_addr_2 => \P_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \P_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \P_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \P_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \P_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \P_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\P_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \P_UART:Net_9\ ,
            cs_addr_0 => \P_UART:BUART:counter_load_not\ ,
            ce0_reg => \P_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \P_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\P_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \P_UART:Net_9\ ,
            cs_addr_2 => \P_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \P_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \P_UART:BUART:rx_bitclk_enable\ ,
            route_si => \P_UART:BUART:rx_postpoll\ ,
            f0_load => \P_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \P_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \P_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\N_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \N_UART:Net_9\ ,
            cs_addr_2 => \N_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \N_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \N_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \N_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \N_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \N_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\N_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \N_UART:Net_9\ ,
            cs_addr_0 => \N_UART:BUART:counter_load_not\ ,
            ce0_reg => \N_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \N_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\N_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \N_UART:Net_9\ ,
            cs_addr_2 => \N_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \N_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \N_UART:BUART:rx_bitclk_enable\ ,
            route_si => \N_UART:BUART:rx_postpoll\ ,
            f0_load => \N_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \N_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \N_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SysTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \SysTimer:TimerUDB:status_3\ ,
            status_2 => \SysTimer:TimerUDB:status_2\ ,
            status_0 => \SysTimer:TimerUDB:status_tc\ ,
            clk_en => ClockBlock_100k__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)

    statusicell: Name =\P_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \P_UART:Net_9\ ,
            status_3 => \P_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \P_UART:BUART:tx_status_2\ ,
            status_1 => \P_UART:BUART:tx_fifo_empty\ ,
            status_0 => \P_UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\P_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \P_UART:Net_9\ ,
            status_5 => \P_UART:BUART:rx_status_5\ ,
            status_4 => \P_UART:BUART:rx_status_4\ ,
            status_3 => \P_UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\N_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \N_UART:Net_9\ ,
            status_3 => \N_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \N_UART:BUART:tx_status_2\ ,
            status_1 => \N_UART:BUART:tx_fifo_empty\ ,
            status_0 => \N_UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\N_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \N_UART:Net_9\ ,
            status_5 => \N_UART:BUART:rx_status_5\ ,
            status_4 => \N_UART:BUART:rx_status_4\ ,
            status_3 => \N_UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =ClockBlock_100k__SYNC_1
        PORT MAP (
            in => ClockBlock_100k ,
            out => ClockBlock_100k__SYNC_OUT_1 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ClockBlock_100k__SYNC
        PORT MAP (
            in => ClockBlock_100k ,
            out => ClockBlock_100k__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCL_1(0)_SYNC
        PORT MAP (
            in => \Sup_I2C:Net_1109_0\ ,
            out => \Sup_I2C:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SDA_1(0)_SYNC
        PORT MAP (
            in => \Sup_I2C:Net_1109_1\ ,
            out => \Sup_I2C:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =N_RX(0)_SYNC
        PORT MAP (
            in => Net_46 ,
            out => Net_46_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =RX(0)_SYNC
        PORT MAP (
            in => Net_78 ,
            out => Net_78_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\SysTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \SysTimer:TimerUDB:control_7\ ,
            control_6 => \SysTimer:TimerUDB:control_6\ ,
            control_5 => \SysTimer:TimerUDB:control_5\ ,
            control_4 => \SysTimer:TimerUDB:control_4\ ,
            control_3 => \SysTimer:TimerUDB:control_3\ ,
            control_2 => \SysTimer:TimerUDB:control_2\ ,
            control_1 => \SysTimer:TimerUDB:control_1\ ,
            control_0 => \SysTimer:TimerUDB:control_0\ ,
            clk_en => ClockBlock_100k__SYNC_OUT_1 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT_1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SuspendWD:Counter7\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            reset => Net_16 ,
            count_6 => Net_36482_6 ,
            count_5 => Net_36482_5 ,
            count_4 => Net_36482_4 ,
            count_3 => Net_36482_3 ,
            count_2 => Net_36482_2 ,
            count_1 => Net_36482_1 ,
            count_0 => Net_36482_0 ,
            tc => Net_26 ,
            clk_en => OnekPPS );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(OnekPPS)

    count7cell: Name =\P_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \P_UART:Net_9\ ,
            load => \P_UART:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \P_UART:BUART:rx_count_2\ ,
            count_1 => \P_UART:BUART:rx_count_1\ ,
            count_0 => \P_UART:BUART:rx_count_0\ ,
            tc => \P_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\N_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \N_UART:Net_9\ ,
            load => \N_UART:BUART:rx_counter_load\ ,
            count_6 => \N_UART:BUART:rx_count_6\ ,
            count_5 => \N_UART:BUART:rx_count_5\ ,
            count_4 => \N_UART:BUART:rx_count_4\ ,
            count_3 => \N_UART:BUART:rx_count_3\ ,
            count_2 => \N_UART:BUART:rx_count_2\ ,
            count_1 => \N_UART:BUART:rx_count_1\ ,
            count_0 => \N_UART:BUART:rx_count_0\ ,
            tc => \N_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ILO_Trim:CorrectionISR\
        PORT MAP (
            interrupt => ClockBlock_100k );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_8\
        PORT MAP (
            interrupt => \USB:ep_int_8\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_3\
        PORT MAP (
            interrupt => \USB:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =TimerIRQ
        PORT MAP (
            interrupt => OnekPPS );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =BootIRQ
        PORT MAP (
            interrupt => BootRQ );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =USBSuspendIRQ
        PORT MAP (
            interrupt => Net_36476 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\Sup_I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \Sup_I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   13 :   19 :   32 : 40.63 %
IO                            :   16 :   32 :   48 : 33.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   51 :  141 :  192 : 26.56 %
  Unique P-terms              :   89 :  295 :  384 : 23.18 %
  Total P-terms               :  108 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    StatusI Registers         :    5 :      :      :        
    Sync Cells (x6)           :    2 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.157ms
Tech Mapping phase: Elapsed time ==> 0s.225ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
[IOP=(12)][IoId=(5)] : ADB_Data(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : ADB_Data_SIOREF_0 (fixed)
IO_4@[IOP=(12)][IoId=(4)] : BootPin(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : ExpHdr(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : ExpHdr(1) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : ExpHdr(2) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : ExpHdr(3) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : ExpHdr(4) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : N_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : N_TX(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : RX(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : TX(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
IO_5@[IOP=(15)][IoId=(5)] : \USB:VBUS(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USB:USB\
Analog Placement phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.289ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   24 :   24 :   48 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.54
                   Pterms :            4.21
               Macrocells :            2.13
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.120ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         13 :       9.92 :       3.92
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\N_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\N_UART:BUART:tx_ctrl_mark_last\ * !\N_UART:BUART:rx_state_0\ * 
              \N_UART:BUART:rx_bitclk_enable\ * \N_UART:BUART:rx_state_3\ * 
              \N_UART:BUART:rx_state_2\ * !\N_UART:BUART:pollcount_1\ * 
              !\N_UART:BUART:pollcount_0\
            + !\N_UART:BUART:tx_ctrl_mark_last\ * !\N_UART:BUART:rx_state_0\ * 
              \N_UART:BUART:rx_bitclk_enable\ * \N_UART:BUART:rx_state_3\ * 
              \N_UART:BUART:rx_state_2\ * !\N_UART:BUART:pollcount_1\ * 
              Net_46_SYNCOUT
        );
        Output = \N_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\N_UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \N_UART:BUART:pollcount_1\
            + \N_UART:BUART:pollcount_0\ * !Net_46_SYNCOUT
        );
        Output = \N_UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\N_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\N_UART:BUART:tx_ctrl_mark_last\ * !\N_UART:BUART:rx_state_0\ * 
              !\N_UART:BUART:rx_state_3\ * !\N_UART:BUART:rx_state_2\
        );
        Output = \N_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\N_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \N_UART:BUART:rx_load_fifo\ * \N_UART:BUART:rx_fifofull\
        );
        Output = \N_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\N_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\N_UART:BUART:tx_ctrl_mark_last\ * !\N_UART:BUART:rx_state_0\ * 
              \N_UART:BUART:rx_bitclk_enable\ * !\N_UART:BUART:rx_state_3\ * 
              \N_UART:BUART:rx_state_2\ * !\N_UART:BUART:pollcount_1\ * 
              !\N_UART:BUART:pollcount_0\
            + !\N_UART:BUART:tx_ctrl_mark_last\ * !\N_UART:BUART:rx_state_0\ * 
              \N_UART:BUART:rx_bitclk_enable\ * !\N_UART:BUART:rx_state_3\ * 
              \N_UART:BUART:rx_state_2\ * !\N_UART:BUART:pollcount_1\ * 
              Net_46_SYNCOUT
            + !\N_UART:BUART:tx_ctrl_mark_last\ * \N_UART:BUART:rx_state_0\ * 
              !\N_UART:BUART:rx_state_3\ * !\N_UART:BUART:rx_state_2\ * 
              !\N_UART:BUART:rx_count_6\ * !\N_UART:BUART:rx_count_5\
            + !\N_UART:BUART:tx_ctrl_mark_last\ * \N_UART:BUART:rx_state_0\ * 
              !\N_UART:BUART:rx_state_3\ * !\N_UART:BUART:rx_state_2\ * 
              !\N_UART:BUART:rx_count_6\ * !\N_UART:BUART:rx_count_4\
        );
        Output = \N_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\N_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\N_UART:BUART:tx_ctrl_mark_last\ * !\N_UART:BUART:rx_state_0\ * 
              \N_UART:BUART:rx_bitclk_enable\ * \N_UART:BUART:rx_state_3\
            + !\N_UART:BUART:tx_ctrl_mark_last\ * !\N_UART:BUART:rx_state_0\ * 
              \N_UART:BUART:rx_bitclk_enable\ * \N_UART:BUART:rx_state_2\
            + !\N_UART:BUART:tx_ctrl_mark_last\ * !\N_UART:BUART:rx_state_0\ * 
              !\N_UART:BUART:rx_state_3\ * !\N_UART:BUART:rx_state_2\ * 
              \N_UART:BUART:rx_last\ * Net_46_SYNCOUT
            + !\N_UART:BUART:tx_ctrl_mark_last\ * \N_UART:BUART:rx_state_0\ * 
              !\N_UART:BUART:rx_state_3\ * !\N_UART:BUART:rx_state_2\ * 
              !\N_UART:BUART:rx_count_6\ * !\N_UART:BUART:rx_count_5\
            + !\N_UART:BUART:tx_ctrl_mark_last\ * \N_UART:BUART:rx_state_0\ * 
              !\N_UART:BUART:rx_state_3\ * !\N_UART:BUART:rx_state_2\ * 
              !\N_UART:BUART:rx_count_6\ * !\N_UART:BUART:rx_count_4\
        );
        Output = \N_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\N_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_46_SYNCOUT
        );
        Output = \N_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\N_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \N_UART:Net_9\ ,
        cs_addr_2 => \N_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \N_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \N_UART:BUART:rx_bitclk_enable\ ,
        route_si => \N_UART:BUART:rx_postpoll\ ,
        f0_load => \N_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \N_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \N_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ClockBlock_100k__SYNC
    PORT MAP (
        in => ClockBlock_100k ,
        out => ClockBlock_100k__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =N_RX(0)_SYNC
    PORT MAP (
        in => Net_46 ,
        out => Net_46_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ClockBlock_100k__SYNC_1
    PORT MAP (
        in => ClockBlock_100k ,
        out => ClockBlock_100k__SYNC_OUT_1 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\N_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\N_UART:BUART:tx_ctrl_mark_last\ * !\N_UART:BUART:rx_state_0\ * 
              \N_UART:BUART:rx_bitclk_enable\ * \N_UART:BUART:rx_state_3\ * 
              !\N_UART:BUART:rx_state_2\
            + !\N_UART:BUART:tx_ctrl_mark_last\ * \N_UART:BUART:rx_state_0\ * 
              !\N_UART:BUART:rx_state_3\ * !\N_UART:BUART:rx_state_2\ * 
              !\N_UART:BUART:rx_count_6\ * !\N_UART:BUART:rx_count_5\
            + !\N_UART:BUART:tx_ctrl_mark_last\ * \N_UART:BUART:rx_state_0\ * 
              !\N_UART:BUART:rx_state_3\ * !\N_UART:BUART:rx_state_2\ * 
              !\N_UART:BUART:rx_count_6\ * !\N_UART:BUART:rx_count_4\
        );
        Output = \N_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\N_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\N_UART:BUART:tx_ctrl_mark_last\ * !\N_UART:BUART:rx_state_0\ * 
              \N_UART:BUART:rx_bitclk_enable\ * \N_UART:BUART:rx_state_3\ * 
              \N_UART:BUART:rx_state_2\
            + !\N_UART:BUART:tx_ctrl_mark_last\ * \N_UART:BUART:rx_state_0\ * 
              !\N_UART:BUART:rx_state_3\ * !\N_UART:BUART:rx_state_2\ * 
              !\N_UART:BUART:rx_count_6\ * !\N_UART:BUART:rx_count_5\
            + !\N_UART:BUART:tx_ctrl_mark_last\ * \N_UART:BUART:rx_state_0\ * 
              !\N_UART:BUART:rx_state_3\ * !\N_UART:BUART:rx_state_2\ * 
              !\N_UART:BUART:rx_count_6\ * !\N_UART:BUART:rx_count_4\
        );
        Output = \N_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\N_UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\N_UART:BUART:rx_count_2\ * !\N_UART:BUART:rx_count_1\ * 
              !\N_UART:BUART:pollcount_1\ * \N_UART:BUART:pollcount_0\ * 
              !Net_46_SYNCOUT
            + !\N_UART:BUART:rx_count_2\ * !\N_UART:BUART:rx_count_1\ * 
              \N_UART:BUART:pollcount_1\ * !\N_UART:BUART:pollcount_0\
            + !\N_UART:BUART:rx_count_2\ * !\N_UART:BUART:rx_count_1\ * 
              \N_UART:BUART:pollcount_1\ * Net_46_SYNCOUT
        );
        Output = \N_UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\N_UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\N_UART:BUART:rx_count_2\ * !\N_UART:BUART:rx_count_1\ * 
              !\N_UART:BUART:pollcount_0\ * !Net_46_SYNCOUT
            + !\N_UART:BUART:rx_count_2\ * !\N_UART:BUART:rx_count_1\ * 
              \N_UART:BUART:pollcount_0\ * Net_46_SYNCOUT
        );
        Output = \N_UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\N_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\N_UART:BUART:rx_count_2\ * !\N_UART:BUART:rx_count_1\ * 
              !\N_UART:BUART:rx_count_0\
        );
        Output = \N_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\N_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \N_UART:Net_9\ ,
        load => \N_UART:BUART:rx_counter_load\ ,
        count_6 => \N_UART:BUART:rx_count_6\ ,
        count_5 => \N_UART:BUART:rx_count_5\ ,
        count_4 => \N_UART:BUART:rx_count_4\ ,
        count_3 => \N_UART:BUART:rx_count_3\ ,
        count_2 => \N_UART:BUART:rx_count_2\ ,
        count_1 => \N_UART:BUART:rx_count_1\ ,
        count_0 => \N_UART:BUART:rx_count_0\ ,
        tc => \N_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\P_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\P_UART:BUART:tx_state_1\ * !\P_UART:BUART:tx_state_0\ * 
              \P_UART:BUART:tx_bitclk_enable_pre\ * \P_UART:BUART:tx_state_2\
            + \P_UART:BUART:tx_state_1\ * \P_UART:BUART:tx_state_0\ * 
              \P_UART:BUART:tx_bitclk_enable_pre\ * \P_UART:BUART:tx_state_2\
            + \P_UART:BUART:tx_state_1\ * \P_UART:BUART:tx_state_0\ * 
              !\P_UART:BUART:tx_state_2\ * \P_UART:BUART:tx_bitclk\
            + \P_UART:BUART:tx_state_1\ * !\P_UART:BUART:tx_state_2\ * 
              \P_UART:BUART:tx_counter_dp\ * \P_UART:BUART:tx_bitclk\
        );
        Output = \P_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\P_UART:BUART:rx_count_2\ * !\P_UART:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0 * Net_78_SYNCOUT
            + !\P_UART:BUART:rx_count_2\ * !\P_UART:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
            + !\P_UART:BUART:rx_count_2\ * !\P_UART:BUART:rx_count_1\ * 
              MODIN1_1 * !Net_78_SYNCOUT
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\P_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\P_UART:BUART:tx_state_1\ * !\P_UART:BUART:tx_state_0\ * 
              \P_UART:BUART:tx_state_2\
            + !\P_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \P_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\P_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \P_UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\P_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \P_UART:Net_9\ ,
        cs_addr_0 => \P_UART:BUART:counter_load_not\ ,
        ce0_reg => \P_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \P_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SysTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \SysTimer:TimerUDB:control_7\ ,
        control_6 => \SysTimer:TimerUDB:control_6\ ,
        control_5 => \SysTimer:TimerUDB:control_5\ ,
        control_4 => \SysTimer:TimerUDB:control_4\ ,
        control_3 => \SysTimer:TimerUDB:control_3\ ,
        control_2 => \SysTimer:TimerUDB:control_2\ ,
        control_1 => \SysTimer:TimerUDB:control_1\ ,
        control_0 => \SysTimer:TimerUDB:control_0\ ,
        clk_en => ClockBlock_100k__SYNC_OUT_1 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT_1)

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\P_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\P_UART:BUART:tx_ctrl_mark_last\ * !\P_UART:BUART:rx_state_0\ * 
              \P_UART:BUART:rx_bitclk_enable\ * \P_UART:BUART:rx_state_3\ * 
              \P_UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\P_UART:BUART:tx_ctrl_mark_last\ * !\P_UART:BUART:rx_state_0\ * 
              \P_UART:BUART:rx_bitclk_enable\ * \P_UART:BUART:rx_state_3\ * 
              \P_UART:BUART:rx_state_2\ * !MODIN1_1 * !Net_78_SYNCOUT
        );
        Output = \P_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\P_UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_78_SYNCOUT
        );
        Output = \P_UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\P_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\P_UART:BUART:tx_ctrl_mark_last\ * !\P_UART:BUART:rx_state_0\ * 
              \P_UART:BUART:rx_bitclk_enable\ * !\P_UART:BUART:rx_state_3\ * 
              \P_UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\P_UART:BUART:tx_ctrl_mark_last\ * !\P_UART:BUART:rx_state_0\ * 
              \P_UART:BUART:rx_bitclk_enable\ * !\P_UART:BUART:rx_state_3\ * 
              \P_UART:BUART:rx_state_2\ * !MODIN1_1 * !Net_78_SYNCOUT
            + !\P_UART:BUART:tx_ctrl_mark_last\ * \P_UART:BUART:rx_state_0\ * 
              !\P_UART:BUART:rx_state_3\ * !\P_UART:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\P_UART:BUART:tx_ctrl_mark_last\ * \P_UART:BUART:rx_state_0\ * 
              !\P_UART:BUART:rx_state_3\ * !\P_UART:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \P_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\P_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P_UART:BUART:rx_fifonotempty\ * 
              \P_UART:BUART:rx_state_stop1_reg\
        );
        Output = \P_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\P_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \P_UART:BUART:rx_load_fifo\ * \P_UART:BUART:rx_fifofull\
        );
        Output = \P_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\P_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \P_UART:Net_9\ ,
        cs_addr_2 => \P_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \P_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \P_UART:BUART:rx_bitclk_enable\ ,
        route_si => \P_UART:BUART:rx_postpoll\ ,
        f0_load => \P_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \P_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \P_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\P_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \P_UART:Net_9\ ,
        status_5 => \P_UART:BUART:rx_status_5\ ,
        status_4 => \P_UART:BUART:rx_status_4\ ,
        status_3 => \P_UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_36476, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_36482_2 * !Net_36482_1 * Net_36482_0
        );
        Output = Net_36476 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\P_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\P_UART:BUART:tx_ctrl_mark_last\ * !\P_UART:BUART:rx_state_0\ * 
              \P_UART:BUART:rx_bitclk_enable\ * \P_UART:BUART:rx_state_3\ * 
              \P_UART:BUART:rx_state_2\
            + !\P_UART:BUART:tx_ctrl_mark_last\ * \P_UART:BUART:rx_state_0\ * 
              !\P_UART:BUART:rx_state_3\ * !\P_UART:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\P_UART:BUART:tx_ctrl_mark_last\ * \P_UART:BUART:rx_state_0\ * 
              !\P_UART:BUART:rx_state_3\ * !\P_UART:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \P_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\P_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\P_UART:BUART:tx_state_1\ * !\P_UART:BUART:tx_state_0\ * 
              \P_UART:BUART:tx_bitclk_enable_pre\
            + !\P_UART:BUART:tx_state_1\ * !\P_UART:BUART:tx_state_0\ * 
              !\P_UART:BUART:tx_state_2\
        );
        Output = \P_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\P_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\P_UART:BUART:tx_ctrl_mark_last\ * !\P_UART:BUART:rx_state_0\ * 
              \P_UART:BUART:rx_state_3\ * \P_UART:BUART:rx_state_2\
        );
        Output = \P_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\P_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\P_UART:BUART:tx_ctrl_mark_last\ * !\P_UART:BUART:rx_state_0\ * 
              \P_UART:BUART:rx_bitclk_enable\ * \P_UART:BUART:rx_state_3\ * 
              !\P_UART:BUART:rx_state_2\
            + !\P_UART:BUART:tx_ctrl_mark_last\ * \P_UART:BUART:rx_state_0\ * 
              !\P_UART:BUART:rx_state_3\ * !\P_UART:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\P_UART:BUART:tx_ctrl_mark_last\ * \P_UART:BUART:rx_state_0\ * 
              !\P_UART:BUART:rx_state_3\ * !\P_UART:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \P_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\SuspendWD:Counter7\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        reset => Net_16 ,
        count_6 => Net_36482_6 ,
        count_5 => Net_36482_5 ,
        count_4 => Net_36482_4 ,
        count_3 => Net_36482_3 ,
        count_2 => Net_36482_2 ,
        count_1 => Net_36482_1 ,
        count_0 => Net_36482_0 ,
        tc => Net_26 ,
        clk_en => OnekPPS );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(OnekPPS)

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\P_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\P_UART:BUART:tx_fifo_notfull\
        );
        Output = \P_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\P_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\P_UART:BUART:tx_state_1\ * !\P_UART:BUART:tx_state_0\ * 
              \P_UART:BUART:tx_bitclk_enable_pre\ * 
              \P_UART:BUART:tx_fifo_empty\ * \P_UART:BUART:tx_state_2\
        );
        Output = \P_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\P_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \P_UART:Net_9\ ,
        cs_addr_2 => \P_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \P_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \P_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \P_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \P_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \P_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\P_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \P_UART:Net_9\ ,
        status_3 => \P_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \P_UART:BUART:tx_status_2\ ,
        status_1 => \P_UART:BUART:tx_fifo_empty\ ,
        status_0 => \P_UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\N_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\N_UART:BUART:tx_ctrl_mark_last\ * !\N_UART:BUART:rx_state_0\ * 
              \N_UART:BUART:rx_state_3\ * \N_UART:BUART:rx_state_2\
        );
        Output = \N_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =SDA_1(0)_SYNC
    PORT MAP (
        in => \Sup_I2C:Net_1109_1\ ,
        out => \Sup_I2C:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCL_1(0)_SYNC
    PORT MAP (
        in => \Sup_I2C:Net_1109_0\ ,
        out => \Sup_I2C:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\P_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \P_UART:BUART:tx_state_1\ * \P_UART:BUART:tx_state_0\ * 
              \P_UART:BUART:tx_bitclk_enable_pre\ * \P_UART:BUART:tx_state_2\
            + \P_UART:BUART:tx_state_1\ * !\P_UART:BUART:tx_state_2\ * 
              \P_UART:BUART:tx_counter_dp\ * \P_UART:BUART:tx_bitclk\
            + \P_UART:BUART:tx_state_0\ * !\P_UART:BUART:tx_state_2\ * 
              \P_UART:BUART:tx_bitclk\
        );
        Output = \P_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\N_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \N_UART:BUART:rx_fifonotempty\ * 
              \N_UART:BUART:rx_state_stop1_reg\
        );
        Output = \N_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\P_UART:BUART:txn\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \P_UART:BUART:txn\ * \P_UART:BUART:tx_state_1\ * 
              !\P_UART:BUART:tx_bitclk\
            + \P_UART:BUART:txn\ * \P_UART:BUART:tx_state_2\
            + !\P_UART:BUART:tx_state_1\ * \P_UART:BUART:tx_state_0\ * 
              !\P_UART:BUART:tx_shift_out\ * !\P_UART:BUART:tx_state_2\
            + !\P_UART:BUART:tx_state_1\ * \P_UART:BUART:tx_state_0\ * 
              !\P_UART:BUART:tx_state_2\ * !\P_UART:BUART:tx_bitclk\
            + \P_UART:BUART:tx_state_1\ * !\P_UART:BUART:tx_state_0\ * 
              !\P_UART:BUART:tx_shift_out\ * !\P_UART:BUART:tx_state_2\ * 
              !\P_UART:BUART:tx_counter_dp\ * \P_UART:BUART:tx_bitclk\
        );
        Output = \P_UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\N_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \N_UART:Net_9\ ,
        cs_addr_0 => \N_UART:BUART:counter_load_not\ ,
        ce0_reg => \N_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \N_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\N_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \N_UART:Net_9\ ,
        status_5 => \N_UART:BUART:rx_status_5\ ,
        status_4 => \N_UART:BUART:rx_status_4\ ,
        status_3 => \N_UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\N_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\N_UART:BUART:tx_state_1\ * !\N_UART:BUART:tx_state_0\ * 
              \N_UART:BUART:tx_bitclk_enable_pre\ * \N_UART:BUART:tx_state_2\
            + \N_UART:BUART:tx_state_1\ * \N_UART:BUART:tx_state_0\ * 
              \N_UART:BUART:tx_bitclk_enable_pre\ * \N_UART:BUART:tx_state_2\
            + \N_UART:BUART:tx_state_1\ * \N_UART:BUART:tx_state_0\ * 
              !\N_UART:BUART:tx_state_2\ * \N_UART:BUART:tx_bitclk\
            + \N_UART:BUART:tx_state_1\ * !\N_UART:BUART:tx_state_2\ * 
              \N_UART:BUART:tx_counter_dp\ * \N_UART:BUART:tx_bitclk\
        );
        Output = \N_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\N_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \N_UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\N_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\N_UART:BUART:tx_state_1\ * !\N_UART:BUART:tx_state_0\ * 
              \N_UART:BUART:tx_bitclk_enable_pre\
            + !\N_UART:BUART:tx_state_1\ * !\N_UART:BUART:tx_state_0\ * 
              !\N_UART:BUART:tx_state_2\
        );
        Output = \N_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=OnekPPS, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \SysTimer:TimerUDB:control_7\ * \SysTimer:TimerUDB:per_zero\
        );
        Output = OnekPPS (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SysTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SysTimer:TimerUDB:control_7\ * \SysTimer:TimerUDB:per_zero\
        );
        Output = \SysTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SysTimer:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \SysTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \SysTimer:TimerUDB:per_zero\ ,
        z0_comb => \SysTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \SysTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \SysTimer:TimerUDB:status_2\ ,
        clk_en => ClockBlock_100k__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)

statusicell: Name =\SysTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \SysTimer:TimerUDB:status_3\ ,
        status_2 => \SysTimer:TimerUDB:status_2\ ,
        status_0 => \SysTimer:TimerUDB:status_tc\ ,
        clk_en => ClockBlock_100k__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\P_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\P_UART:BUART:tx_state_1\ * !\P_UART:BUART:tx_state_0\ * 
              \P_UART:BUART:tx_bitclk_enable_pre\ * 
              !\P_UART:BUART:tx_fifo_empty\
            + !\P_UART:BUART:tx_state_1\ * !\P_UART:BUART:tx_state_0\ * 
              !\P_UART:BUART:tx_fifo_empty\ * !\P_UART:BUART:tx_state_2\
            + \P_UART:BUART:tx_state_1\ * \P_UART:BUART:tx_state_0\ * 
              \P_UART:BUART:tx_bitclk_enable_pre\ * 
              \P_UART:BUART:tx_fifo_empty\ * \P_UART:BUART:tx_state_2\
            + \P_UART:BUART:tx_state_0\ * !\P_UART:BUART:tx_state_2\ * 
              \P_UART:BUART:tx_bitclk\
        );
        Output = \P_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\P_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_78_SYNCOUT
        );
        Output = \P_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\P_UART:BUART:rx_count_2\ * !\P_UART:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_78_SYNCOUT
            + !\P_UART:BUART:rx_count_2\ * !\P_UART:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_78_SYNCOUT
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\P_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\P_UART:BUART:rx_count_2\ * !\P_UART:BUART:rx_count_1\ * 
              !\P_UART:BUART:rx_count_0\
        );
        Output = \P_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

synccell: Name =RX(0)_SYNC
    PORT MAP (
        in => Net_78 ,
        out => Net_78_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\P_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\P_UART:BUART:tx_ctrl_mark_last\ * !\P_UART:BUART:rx_state_0\ * 
              !\P_UART:BUART:rx_state_3\ * !\P_UART:BUART:rx_state_2\
        );
        Output = \P_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_73, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\P_UART:BUART:txn\
        );
        Output = Net_73 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=10, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\P_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\P_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\P_UART:BUART:tx_ctrl_mark_last\ * !\P_UART:BUART:rx_state_0\ * 
              \P_UART:BUART:rx_bitclk_enable\ * \P_UART:BUART:rx_state_3\
            + !\P_UART:BUART:tx_ctrl_mark_last\ * !\P_UART:BUART:rx_state_0\ * 
              \P_UART:BUART:rx_bitclk_enable\ * \P_UART:BUART:rx_state_2\
            + !\P_UART:BUART:tx_ctrl_mark_last\ * !\P_UART:BUART:rx_state_0\ * 
              !\P_UART:BUART:rx_state_3\ * !\P_UART:BUART:rx_state_2\ * 
              \P_UART:BUART:rx_last\ * !Net_78_SYNCOUT
            + !\P_UART:BUART:tx_ctrl_mark_last\ * \P_UART:BUART:rx_state_0\ * 
              !\P_UART:BUART:rx_state_3\ * !\P_UART:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\P_UART:BUART:tx_ctrl_mark_last\ * \P_UART:BUART:rx_state_0\ * 
              !\P_UART:BUART:rx_state_3\ * !\P_UART:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \P_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

count7cell: Name =\P_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \P_UART:Net_9\ ,
        load => \P_UART:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \P_UART:BUART:rx_count_2\ ,
        count_1 => \P_UART:BUART:rx_count_1\ ,
        count_0 => \P_UART:BUART:rx_count_0\ ,
        tc => \P_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\N_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\N_UART:BUART:tx_state_1\ * !\N_UART:BUART:tx_state_0\ * 
              \N_UART:BUART:tx_bitclk_enable_pre\ * 
              \N_UART:BUART:tx_fifo_empty\ * \N_UART:BUART:tx_state_2\
        );
        Output = \N_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\N_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\N_UART:BUART:tx_state_1\ * !\N_UART:BUART:tx_state_0\ * 
              \N_UART:BUART:tx_state_2\
            + !\N_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \N_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\N_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\N_UART:BUART:tx_fifo_notfull\
        );
        Output = \N_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\N_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\N_UART:BUART:tx_state_1\ * !\N_UART:BUART:tx_state_0\ * 
              \N_UART:BUART:tx_bitclk_enable_pre\ * 
              !\N_UART:BUART:tx_fifo_empty\
            + !\N_UART:BUART:tx_state_1\ * !\N_UART:BUART:tx_state_0\ * 
              !\N_UART:BUART:tx_fifo_empty\ * !\N_UART:BUART:tx_state_2\
            + \N_UART:BUART:tx_state_1\ * \N_UART:BUART:tx_state_0\ * 
              \N_UART:BUART:tx_bitclk_enable_pre\ * 
              \N_UART:BUART:tx_fifo_empty\ * \N_UART:BUART:tx_state_2\
            + \N_UART:BUART:tx_state_0\ * !\N_UART:BUART:tx_state_2\ * 
              \N_UART:BUART:tx_bitclk\
        );
        Output = \N_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_47, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\N_UART:BUART:tx_state_1\ * \N_UART:BUART:tx_state_0\ * 
              !\N_UART:BUART:tx_shift_out\ * !\N_UART:BUART:tx_state_2\
            + !\N_UART:BUART:tx_state_1\ * \N_UART:BUART:tx_state_0\ * 
              !\N_UART:BUART:tx_state_2\ * !\N_UART:BUART:tx_bitclk\
            + \N_UART:BUART:tx_state_1\ * !\N_UART:BUART:tx_state_0\ * 
              !\N_UART:BUART:tx_shift_out\ * !\N_UART:BUART:tx_state_2\ * 
              !\N_UART:BUART:tx_counter_dp\ * \N_UART:BUART:tx_bitclk\
            + \N_UART:BUART:tx_state_1\ * !\N_UART:BUART:tx_bitclk\ * Net_47
            + \N_UART:BUART:tx_state_2\ * Net_47
        );
        Output = Net_47 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\N_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\N_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \N_UART:BUART:tx_state_1\ * \N_UART:BUART:tx_state_0\ * 
              \N_UART:BUART:tx_bitclk_enable_pre\ * \N_UART:BUART:tx_state_2\
            + \N_UART:BUART:tx_state_1\ * !\N_UART:BUART:tx_state_2\ * 
              \N_UART:BUART:tx_counter_dp\ * \N_UART:BUART:tx_bitclk\
            + \N_UART:BUART:tx_state_0\ * !\N_UART:BUART:tx_state_2\ * 
              \N_UART:BUART:tx_bitclk\
        );
        Output = \N_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\N_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \N_UART:Net_9\ ,
        cs_addr_2 => \N_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \N_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \N_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \N_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \N_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \N_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\N_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \N_UART:Net_9\ ,
        status_3 => \N_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \N_UART:BUART:tx_status_2\ ,
        status_1 => \N_UART:BUART:tx_fifo_empty\ ,
        status_0 => \N_UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =TimerIRQ
        PORT MAP (
            interrupt => OnekPPS );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =USBSuspendIRQ
        PORT MAP (
            interrupt => Net_36476 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\ILO_Trim:CorrectionISR\
        PORT MAP (
            interrupt => ClockBlock_100k );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USB:ep_3\
        PORT MAP (
            interrupt => \USB:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\USB:ep_8\
        PORT MAP (
            interrupt => \USB:ep_int_8\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =BootIRQ
        PORT MAP (
            interrupt => BootRQ );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\Sup_I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \Sup_I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = ExpHdr(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ExpHdr(0)__PA ,
        pad => ExpHdr(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ExpHdr(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ExpHdr(2)__PA ,
        pad => ExpHdr(2)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = ExpHdr(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ExpHdr(1)__PA ,
        pad => ExpHdr(1)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ExpHdr(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ExpHdr(3)__PA ,
        pad => ExpHdr(3)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ExpHdr(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ExpHdr(4)__PA ,
        pad => ExpHdr(4)_PAD );
    Properties:
    {
    }

Port 12 generates interrupt for logical port:
    logicalport: Name =BootPin
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => BootRQ );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "NONCONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 1
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, I2CWKUP_SCL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \Sup_I2C:Net_1109_0\ ,
        pin_input => \Sup_I2C:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, I2CWKUP_SDA
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \Sup_I2C:Net_1109_1\ ,
        pin_input => \Sup_I2C:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX(0)__PA ,
        fb => Net_78 ,
        pad => RX(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TX(0)__PA ,
        pin_input => Net_73 ,
        pad => TX(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = BootPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BootPin(0)__PA ,
        pad => BootPin(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ADB_Data(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, SIO, HOTSWAP
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ADB_Data(0)__PA ,
        pad => ADB_Data(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = N_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => N_RX(0)__PA ,
        fb => Net_46 ,
        pad => N_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = N_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => N_TX(0)__PA ,
        pin_input => Net_47 ,
        pad => N_TX(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USB:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USB:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "230217a0-461d-490b-a25b-00e7699c055c/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=5]: 
Pin : Name = \USB:VBUS(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:VBUS(0)\__PA ,
        pad => \USB:VBUS(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USB:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dp(0)\__PA ,
        analog_term => \USB:Net_1000\ ,
        pad => \USB:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USB:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dm(0)\__PA ,
        analog_term => \USB:Net_597\ ,
        pad => \USB:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \P_UART:Net_9\ ,
            dclk_0 => \P_UART:Net_9_local\ ,
            dclk_glb_1 => \N_UART:Net_9\ ,
            dclk_1 => \N_UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\Sup_I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \Sup_I2C:Net_1109_0\ ,
            sda_in => \Sup_I2C:Net_1109_1\ ,
            scl_out => \Sup_I2C:Net_643_0\ ,
            sda_out => \Sup_I2C:sda_x_wire\ ,
            interrupt => \Sup_I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 1
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\ILO_Trim:bILO_Trim_FF_Timer\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            capture => ClockBlock_100k ,
            timer_reset => ClockBlock_100k ,
            tc => \ILO_Trim:Net_25\ ,
            cmp => \ILO_Trim:Net_26\ ,
            irq => \ILO_Trim:Net_27\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USB:USB\
        PORT MAP (
            dp => \USB:Net_1000\ ,
            dm => \USB:Net_597\ ,
            sof_int => Net_16 ,
            arb_int => \USB:Net_1889\ ,
            usb_int => \USB:Net_1876\ ,
            ept_int_8 => \USB:ep_int_8\ ,
            ept_int_7 => \USB:ep_int_7\ ,
            ept_int_6 => \USB:ep_int_6\ ,
            ept_int_5 => \USB:ep_int_5\ ,
            ept_int_4 => \USB:ep_int_4\ ,
            ept_int_3 => \USB:ep_int_3\ ,
            ept_int_2 => \USB:ep_int_2\ ,
            ept_int_1 => \USB:ep_int_1\ ,
            ept_int_0 => \USB:ep_int_0\ ,
            ord_int => \USB:Net_95\ ,
            dma_req_7 => \USB:dma_request_7\ ,
            dma_req_6 => \USB:dma_request_6\ ,
            dma_req_5 => \USB:dma_request_5\ ,
            dma_req_4 => \USB:dma_request_4\ ,
            dma_req_3 => \USB:dma_request_3\ ,
            dma_req_2 => \USB:dma_request_2\ ,
            dma_req_1 => \USB:dma_request_1\ ,
            dma_req_0 => \USB:dma_request_0\ ,
            dma_termin => \USB:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |               | 
Port | Pin | Fixed |      Type |       Drive Mode |          Name | Connections
-----+-----+-------+-----------+------------------+---------------+---------------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |     ExpHdr(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |     ExpHdr(2) | 
     |   4 |     * |      NONE |         CMOS_OUT |     ExpHdr(1) | 
     |   5 |     * |      NONE |         CMOS_OUT |     ExpHdr(3) | 
     |   6 |     * |      NONE |         CMOS_OUT |     ExpHdr(4) | 
-----+-----+-------+-----------+------------------+---------------+---------------------------------------------------
  12 |   0 |     * |      NONE |      RES_PULL_UP |      SCL_1(0) | FB(\Sup_I2C:Net_1109_0\), In(\Sup_I2C:Net_643_0\)
     |   1 |     * |      NONE |      RES_PULL_UP |      SDA_1(0) | FB(\Sup_I2C:Net_1109_1\), In(\Sup_I2C:sda_x_wire\)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |         RX(0) | FB(Net_78)
     |   3 |     * |      NONE |         CMOS_OUT |         TX(0) | In(Net_73)
     |   4 |     * |   FALLING |      RES_PULL_UP |    BootPin(0) | 
     |   5 |     * |      NONE |      RES_PULL_UP |   ADB_Data(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |       N_RX(0) | FB(Net_46)
     |   7 |     * |      NONE |         CMOS_OUT |       N_TX(0) | In(Net_47)
-----+-----+-------+-----------+------------------+---------------+---------------------------------------------------
  15 |   5 |     * |      NONE |     HI_Z_DIGITAL | \USB:VBUS(0)\ | 
     |   6 |     * |   FALLING |      HI_Z_ANALOG |   \USB:Dp(0)\ | Analog(\USB:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |   \USB:Dm(0)\ | Analog(\USB:Net_597\)
----------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.083ms
Digital Placement phase: Elapsed time ==> 1s.788ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\P\PSoC_Creator\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "KitProgConverter_r.vh2" --pcf-path "KitProgConverter.pco" --des-name "KitProgConverter" --dsf-path "KitProgConverter.dsf" --sdc-path "KitProgConverter.sdc" --lib-path "KitProgConverter_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.350ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.468ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.103ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in KitProgConverter_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.413ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.154ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.243ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.101ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.102ms
API generation phase: Elapsed time ==> 2s.811ms
Dependency generation phase: Elapsed time ==> 0s.012ms
Cleanup phase: Elapsed time ==> 0s.001ms
