

================================================================
== Vivado HLS Report for 'fft_stage35'
================================================================
* Date:           Thu Jul 13 17:42:48 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_stages_loop.proj
* Solution:       solution3
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.492 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      515|      515| 5.150 us | 5.150 us |  515|  515|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- butterfly_loop  |      513|      513|         3|          1|          1|   512|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 6 [1/1] (0.75ns)   --->   "br label %1" [fft_stages_loop.cpp:47]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %j, %butterfly_loop_begin ]"   --->   Operation 7 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.85ns)   --->   "%icmp_ln47 = icmp eq i10 %i, -512" [fft_stages_loop.cpp:47]   --->   Operation 9 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.93ns)   --->   "%j = add i10 %i, 1" [fft_stages_loop.cpp:47]   --->   Operation 10 'add' 'j' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %2, label %butterfly_loop_begin" [fft_stages_loop.cpp:47]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i10 %i to i64" [fft_stages_loop.cpp:55]   --->   Operation 12 'zext' 'zext_ln55' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%W_real_V62_addr = getelementptr [512 x i13]* @W_real_V62, i64 0, i64 %zext_ln55" [fft_stages_loop.cpp:55]   --->   Operation 13 'getelementptr' 'W_real_V62_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%W_imag_V54_addr = getelementptr [512 x i12]* @W_imag_V54, i64 0, i64 %zext_ln55" [fft_stages_loop.cpp:56]   --->   Operation 14 'getelementptr' 'W_imag_V54_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (1.35ns)   --->   "%c_V = load i13* %W_real_V62_addr, align 2" [fft_stages_loop.cpp:55]   --->   Operation 15 'load' 'c_V' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 512> <ROM>
ST_2 : Operation 16 [2/2] (1.35ns)   --->   "%s_V = load i12* %W_imag_V54_addr, align 2" [fft_stages_loop.cpp:56]   --->   Operation 16 'load' 's_V' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 512> <ROM>
ST_2 : Operation 17 [1/1] (0.40ns)   --->   "%i_lower = xor i10 %i, -512" [fft_stages_loop.cpp:57]   --->   Operation 17 'xor' 'i_lower' <Predicate = (!icmp_ln47)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i10 %i_lower to i64" [fft_stages_loop.cpp:58]   --->   Operation 18 'zext' 'zext_ln58' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%X_R_V9_addr = getelementptr [1024 x i22]* %X_R_V9, i64 0, i64 %zext_ln58" [fft_stages_loop.cpp:58]   --->   Operation 19 'getelementptr' 'X_R_V9_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (1.35ns)   --->   "%X_R_V9_load = load i22* %X_R_V9_addr, align 4" [fft_stages_loop.cpp:58]   --->   Operation 20 'load' 'X_R_V9_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 21 [1/2] (1.35ns)   --->   "%c_V = load i13* %W_real_V62_addr, align 2" [fft_stages_loop.cpp:55]   --->   Operation 21 'load' 'c_V' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 512> <ROM>
ST_3 : Operation 22 [1/2] (1.35ns)   --->   "%s_V = load i12* %W_imag_V54_addr, align 2" [fft_stages_loop.cpp:56]   --->   Operation 22 'load' 's_V' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 512> <ROM>
ST_3 : Operation 23 [1/2] (1.35ns)   --->   "%X_R_V9_load = load i22* %X_R_V9_addr, align 4" [fft_stages_loop.cpp:58]   --->   Operation 23 'load' 'X_R_V9_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%X_I_V18_addr = getelementptr [1024 x i22]* %X_I_V18, i64 0, i64 %zext_ln58" [fft_stages_loop.cpp:58]   --->   Operation 24 'getelementptr' 'X_I_V18_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (1.35ns)   --->   "%X_I_V18_load = load i22* %X_I_V18_addr, align 4" [fft_stages_loop.cpp:58]   --->   Operation 25 'load' 'X_I_V18_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%X_R_V9_addr_1 = getelementptr [1024 x i22]* %X_R_V9, i64 0, i64 %zext_ln55" [fft_stages_loop.cpp:60]   --->   Operation 26 'getelementptr' 'X_R_V9_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (1.35ns)   --->   "%p_Val2_2 = load i22* %X_R_V9_addr_1, align 4" [fft_stages_loop.cpp:60]   --->   Operation 27 'load' 'p_Val2_2' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%X_I_V18_addr_1 = getelementptr [1024 x i22]* %X_I_V18, i64 0, i64 %zext_ln55" [fft_stages_loop.cpp:61]   --->   Operation 28 'getelementptr' 'X_I_V18_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (1.35ns)   --->   "%p_Val2_4 = load i22* %X_I_V18_addr_1, align 4" [fft_stages_loop.cpp:61]   --->   Operation 29 'load' 'p_Val2_4' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 7.49>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str5) nounwind" [fft_stages_loop.cpp:47]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str5)" [fft_stages_loop.cpp:47]   --->   Operation 31 'specregionbegin' 'tmp' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str6) nounwind" [fft_stages_loop.cpp:50]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str6)" [fft_stages_loop.cpp:50]   --->   Operation 33 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [fft_stages_loop.cpp:53]   --->   Operation 34 'specpipeline' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i22 %X_R_V9_load to i33" [fft_stages_loop.cpp:58]   --->   Operation 35 'sext' 'sext_ln1118' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i13 %c_V to i33" [fft_stages_loop.cpp:58]   --->   Operation 36 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (1.35ns)   --->   "%X_I_V18_load = load i22* %X_I_V18_addr, align 4" [fft_stages_loop.cpp:58]   --->   Operation 37 'load' 'X_I_V18_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i22 %X_I_V18_load to i33" [fft_stages_loop.cpp:58]   --->   Operation 38 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i12 %s_V to i33" [fft_stages_loop.cpp:58]   --->   Operation 39 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln700 = mul i33 %sext_ln1118, %sext_ln1118_1" [fft_stages_loop.cpp:58]   --->   Operation 40 'mul' 'mul_ln700' <Predicate = (!icmp_ln47)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 41 [1/1] (0.63ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1193 = mul i33 %sext_ln1118_2, %sext_ln1118_3" [fft_stages_loop.cpp:58]   --->   Operation 41 'mul' 'mul_ln1193' <Predicate = (!icmp_ln47)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/1] (2.20ns) (root node of the DSP)   --->   "%ret_V = sub i33 %mul_ln700, %mul_ln1193" [fft_stages_loop.cpp:58]   --->   Operation 42 'sub' 'ret_V' <Predicate = (!icmp_ln47)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%temp_R_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V, i32 11, i32 32)" [fft_stages_loop.cpp:58]   --->   Operation 43 'partselect' 'temp_R_V' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.63ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln700_1 = mul i33 %sext_ln1118_2, %sext_ln1118_1" [fft_stages_loop.cpp:59]   --->   Operation 44 'mul' 'mul_ln700_1' <Predicate = (!icmp_ln47)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i33 %sext_ln1118, %sext_ln1118_3" [fft_stages_loop.cpp:59]   --->   Operation 45 'mul' 'mul_ln1192' <Predicate = (!icmp_ln47)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (2.20ns) (root node of the DSP)   --->   "%ret_V_1 = add i33 %mul_ln1192, %mul_ln700_1" [fft_stages_loop.cpp:59]   --->   Operation 46 'add' 'ret_V_1' <Predicate = (!icmp_ln47)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%temp_I_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V_1, i32 11, i32 32)" [fft_stages_loop.cpp:59]   --->   Operation 47 'partselect' 'temp_I_V' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (1.35ns)   --->   "%p_Val2_2 = load i22* %X_R_V9_addr_1, align 4" [fft_stages_loop.cpp:60]   --->   Operation 48 'load' 'p_Val2_2' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 49 [1/1] (1.08ns)   --->   "%sub_ln703 = sub i22 %p_Val2_2, %temp_R_V" [fft_stages_loop.cpp:60]   --->   Operation 49 'sub' 'sub_ln703' <Predicate = (!icmp_ln47)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%Out_R_V_addr = getelementptr [1024 x i22]* %Out_R_V, i64 0, i64 %zext_ln58" [fft_stages_loop.cpp:60]   --->   Operation 50 'getelementptr' 'Out_R_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.35ns)   --->   "store i22 %sub_ln703, i22* %Out_R_V_addr, align 4" [fft_stages_loop.cpp:60]   --->   Operation 51 'store' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 52 [1/2] (1.35ns)   --->   "%p_Val2_4 = load i22* %X_I_V18_addr_1, align 4" [fft_stages_loop.cpp:61]   --->   Operation 52 'load' 'p_Val2_4' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 53 [1/1] (1.08ns)   --->   "%sub_ln703_1 = sub i22 %p_Val2_4, %temp_I_V" [fft_stages_loop.cpp:61]   --->   Operation 53 'sub' 'sub_ln703_1' <Predicate = (!icmp_ln47)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%Out_I_V_addr = getelementptr [1024 x i22]* %Out_I_V, i64 0, i64 %zext_ln58" [fft_stages_loop.cpp:61]   --->   Operation 54 'getelementptr' 'Out_I_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.35ns)   --->   "store i22 %sub_ln703_1, i22* %Out_I_V_addr, align 4" [fft_stages_loop.cpp:61]   --->   Operation 55 'store' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 56 [1/1] (1.08ns)   --->   "%add_ln703 = add i22 %p_Val2_2, %temp_R_V" [fft_stages_loop.cpp:62]   --->   Operation 56 'add' 'add_ln703' <Predicate = (!icmp_ln47)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%Out_R_V_addr_1 = getelementptr [1024 x i22]* %Out_R_V, i64 0, i64 %zext_ln55" [fft_stages_loop.cpp:62]   --->   Operation 57 'getelementptr' 'Out_R_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.35ns)   --->   "store i22 %add_ln703, i22* %Out_R_V_addr_1, align 4" [fft_stages_loop.cpp:62]   --->   Operation 58 'store' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 59 [1/1] (1.08ns)   --->   "%add_ln703_1 = add i22 %p_Val2_4, %temp_I_V" [fft_stages_loop.cpp:63]   --->   Operation 59 'add' 'add_ln703_1' <Predicate = (!icmp_ln47)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%Out_I_V_addr_1 = getelementptr [1024 x i22]* %Out_I_V, i64 0, i64 %zext_ln55" [fft_stages_loop.cpp:63]   --->   Operation 60 'getelementptr' 'Out_I_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.35ns)   --->   "store i22 %add_ln703_1, i22* %Out_I_V_addr_1, align 4" [fft_stages_loop.cpp:63]   --->   Operation 61 'store' <Predicate = (!icmp_ln47)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str6, i32 %tmp_1)" [fft_stages_loop.cpp:64]   --->   Operation 62 'specregionend' 'empty_7' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str5, i32 %tmp)" [fft_stages_loop.cpp:65]   --->   Operation 63 'specregionend' 'empty_8' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %1" [fft_stages_loop.cpp:47]   --->   Operation 64 'br' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "ret void" [fft_stages_loop.cpp:66]   --->   Operation 65 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R_V9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_V18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Out_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Out_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ W_real_V62]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag_V54]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln47           (br               ) [ 011110]
i                 (phi              ) [ 001000]
empty             (speclooptripcount) [ 000000]
icmp_ln47         (icmp             ) [ 001110]
j                 (add              ) [ 011110]
br_ln47           (br               ) [ 000000]
zext_ln55         (zext             ) [ 001110]
W_real_V62_addr   (getelementptr    ) [ 001100]
W_imag_V54_addr   (getelementptr    ) [ 001100]
i_lower           (xor              ) [ 000000]
zext_ln58         (zext             ) [ 001110]
X_R_V9_addr       (getelementptr    ) [ 001100]
c_V               (load             ) [ 001010]
s_V               (load             ) [ 001010]
X_R_V9_load       (load             ) [ 001010]
X_I_V18_addr      (getelementptr    ) [ 001010]
X_R_V9_addr_1     (getelementptr    ) [ 001010]
X_I_V18_addr_1    (getelementptr    ) [ 001010]
specloopname_ln47 (specloopname     ) [ 000000]
tmp               (specregionbegin  ) [ 000000]
specloopname_ln50 (specloopname     ) [ 000000]
tmp_1             (specregionbegin  ) [ 000000]
specpipeline_ln53 (specpipeline     ) [ 000000]
sext_ln1118       (sext             ) [ 000000]
sext_ln1118_1     (sext             ) [ 000000]
X_I_V18_load      (load             ) [ 000000]
sext_ln1118_2     (sext             ) [ 000000]
sext_ln1118_3     (sext             ) [ 000000]
mul_ln700         (mul              ) [ 000000]
mul_ln1193        (mul              ) [ 000000]
ret_V             (sub              ) [ 000000]
temp_R_V          (partselect       ) [ 000000]
mul_ln700_1       (mul              ) [ 000000]
mul_ln1192        (mul              ) [ 000000]
ret_V_1           (add              ) [ 000000]
temp_I_V          (partselect       ) [ 000000]
p_Val2_2          (load             ) [ 000000]
sub_ln703         (sub              ) [ 000000]
Out_R_V_addr      (getelementptr    ) [ 000000]
store_ln60        (store            ) [ 000000]
p_Val2_4          (load             ) [ 000000]
sub_ln703_1       (sub              ) [ 000000]
Out_I_V_addr      (getelementptr    ) [ 000000]
store_ln61        (store            ) [ 000000]
add_ln703         (add              ) [ 000000]
Out_R_V_addr_1    (getelementptr    ) [ 000000]
store_ln62        (store            ) [ 000000]
add_ln703_1       (add              ) [ 000000]
Out_I_V_addr_1    (getelementptr    ) [ 000000]
store_ln63        (store            ) [ 000000]
empty_7           (specregionend    ) [ 000000]
empty_8           (specregionend    ) [ 000000]
br_ln47           (br               ) [ 011110]
ret_ln66          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R_V9">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_V9"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I_V18">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_V18"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_R_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_R_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_I_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_I_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="W_real_V62">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real_V62"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="W_imag_V54">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag_V54"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="W_real_V62_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="13" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="10" slack="0"/>
<pin id="54" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_V62_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="W_imag_V54_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="12" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="10" slack="0"/>
<pin id="61" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_V54_addr/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="9" slack="0"/>
<pin id="66" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_V/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="9" slack="0"/>
<pin id="72" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_V/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="X_R_V9_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="22" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="10" slack="0"/>
<pin id="80" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_V9_addr/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="10" slack="0"/>
<pin id="85" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="0"/>
<pin id="109" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="110" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="111" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="22" slack="1"/>
<pin id="112" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_V9_load/2 p_Val2_2/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="X_I_V18_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="22" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="10" slack="1"/>
<pin id="93" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_V18_addr/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="0"/>
<pin id="121" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="122" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="123" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="22" slack="0"/>
<pin id="124" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_V18_load/3 p_Val2_4/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="X_R_V9_addr_1_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="22" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="10" slack="1"/>
<pin id="106" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_V9_addr_1/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="X_I_V18_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="22" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="10" slack="1"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_V18_addr_1/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="Out_R_V_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="22" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="10" slack="2"/>
<pin id="130" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_V_addr/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="0"/>
<pin id="135" dir="0" index="1" bw="22" slack="0"/>
<pin id="136" dir="0" index="2" bw="0" slack="0"/>
<pin id="159" dir="0" index="4" bw="10" slack="0"/>
<pin id="160" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="161" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="162" dir="1" index="7" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/4 store_ln62/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="Out_I_V_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="22" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="10" slack="2"/>
<pin id="143" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_V_addr/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="0" index="1" bw="22" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="0"/>
<pin id="171" dir="0" index="4" bw="10" slack="0"/>
<pin id="172" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="174" dir="1" index="7" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/4 store_ln63/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="Out_R_V_addr_1_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="22" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="10" slack="2"/>
<pin id="156" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_V_addr_1/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="Out_I_V_addr_1_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="22" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="10" slack="2"/>
<pin id="168" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_V_addr_1/4 "/>
</bind>
</comp>

<comp id="176" class="1005" name="i_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="1"/>
<pin id="178" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="10" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln47_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="10" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="j_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln55_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="i_lower_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="0" index="1" bw="10" slack="0"/>
<pin id="208" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="i_lower/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln58_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sext_ln1118_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="22" slack="1"/>
<pin id="218" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sext_ln1118_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="13" slack="1"/>
<pin id="221" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sext_ln1118_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="22" slack="0"/>
<pin id="224" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sext_ln1118_3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="1"/>
<pin id="228" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="temp_R_V_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="22" slack="0"/>
<pin id="231" dir="0" index="1" bw="33" slack="0"/>
<pin id="232" dir="0" index="2" bw="5" slack="0"/>
<pin id="233" dir="0" index="3" bw="7" slack="0"/>
<pin id="234" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_R_V/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="temp_I_V_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="22" slack="0"/>
<pin id="240" dir="0" index="1" bw="33" slack="0"/>
<pin id="241" dir="0" index="2" bw="5" slack="0"/>
<pin id="242" dir="0" index="3" bw="7" slack="0"/>
<pin id="243" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_I_V/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sub_ln703_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="22" slack="0"/>
<pin id="249" dir="0" index="1" bw="22" slack="0"/>
<pin id="250" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sub_ln703_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="22" slack="0"/>
<pin id="256" dir="0" index="1" bw="22" slack="0"/>
<pin id="257" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln703_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="22" slack="0"/>
<pin id="263" dir="0" index="1" bw="22" slack="0"/>
<pin id="264" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln703_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="22" slack="0"/>
<pin id="270" dir="0" index="1" bw="22" slack="0"/>
<pin id="271" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/4 "/>
</bind>
</comp>

<comp id="275" class="1007" name="mul_ln700_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="22" slack="0"/>
<pin id="277" dir="0" index="1" bw="13" slack="0"/>
<pin id="278" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/4 "/>
</bind>
</comp>

<comp id="281" class="1007" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="22" slack="0"/>
<pin id="283" dir="0" index="1" bw="12" slack="0"/>
<pin id="284" dir="0" index="2" bw="33" slack="0"/>
<pin id="285" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1193/4 ret_V/4 "/>
</bind>
</comp>

<comp id="290" class="1007" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="22" slack="0"/>
<pin id="292" dir="0" index="1" bw="13" slack="0"/>
<pin id="293" dir="0" index="2" bw="33" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_1/4 ret_V_1/4 "/>
</bind>
</comp>

<comp id="298" class="1007" name="mul_ln1192_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="22" slack="0"/>
<pin id="300" dir="0" index="1" bw="12" slack="0"/>
<pin id="301" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/4 "/>
</bind>
</comp>

<comp id="305" class="1005" name="icmp_ln47_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="309" class="1005" name="j_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="0"/>
<pin id="311" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="314" class="1005" name="zext_ln55_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55 "/>
</bind>
</comp>

<comp id="322" class="1005" name="W_real_V62_addr_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="9" slack="1"/>
<pin id="324" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_V62_addr "/>
</bind>
</comp>

<comp id="327" class="1005" name="W_imag_V54_addr_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="9" slack="1"/>
<pin id="329" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_V54_addr "/>
</bind>
</comp>

<comp id="332" class="1005" name="zext_ln58_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="1"/>
<pin id="334" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln58 "/>
</bind>
</comp>

<comp id="339" class="1005" name="X_R_V9_addr_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="1"/>
<pin id="341" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_V9_addr "/>
</bind>
</comp>

<comp id="344" class="1005" name="c_V_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="13" slack="1"/>
<pin id="346" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="c_V "/>
</bind>
</comp>

<comp id="349" class="1005" name="s_V_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="12" slack="1"/>
<pin id="351" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="s_V "/>
</bind>
</comp>

<comp id="354" class="1005" name="X_R_V9_load_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="22" slack="1"/>
<pin id="356" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="X_R_V9_load "/>
</bind>
</comp>

<comp id="359" class="1005" name="X_I_V18_addr_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="1"/>
<pin id="361" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_V18_addr "/>
</bind>
</comp>

<comp id="364" class="1005" name="X_R_V9_addr_1_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="1"/>
<pin id="366" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_V9_addr_1 "/>
</bind>
</comp>

<comp id="369" class="1005" name="X_I_V18_addr_1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="1"/>
<pin id="371" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_V18_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="22" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="22" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="50" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="57" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="102" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="114" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="152" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="180" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="180" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="180" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="209"><net_src comp="180" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="225"><net_src comp="96" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="44" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="244"><net_src comp="42" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="44" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="246"><net_src comp="46" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="251"><net_src comp="83" pin="7"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="229" pin="4"/><net_sink comp="247" pin=1"/></net>

<net id="253"><net_src comp="247" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="258"><net_src comp="96" pin="7"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="238" pin="4"/><net_sink comp="254" pin=1"/></net>

<net id="260"><net_src comp="254" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="265"><net_src comp="83" pin="7"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="229" pin="4"/><net_sink comp="261" pin=1"/></net>

<net id="267"><net_src comp="261" pin="2"/><net_sink comp="133" pin=4"/></net>

<net id="272"><net_src comp="96" pin="7"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="238" pin="4"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="268" pin="2"/><net_sink comp="146" pin=4"/></net>

<net id="279"><net_src comp="216" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="219" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="222" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="226" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="275" pin="2"/><net_sink comp="281" pin=2"/></net>

<net id="289"><net_src comp="281" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="295"><net_src comp="222" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="219" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="290" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="302"><net_src comp="216" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="226" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="304"><net_src comp="298" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="308"><net_src comp="187" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="193" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="317"><net_src comp="199" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="321"><net_src comp="314" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="325"><net_src comp="50" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="330"><net_src comp="57" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="335"><net_src comp="211" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="342"><net_src comp="76" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="347"><net_src comp="64" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="352"><net_src comp="70" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="357"><net_src comp="83" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="362"><net_src comp="89" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="367"><net_src comp="102" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="372"><net_src comp="114" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="96" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_R_V | {4 }
	Port: Out_I_V | {4 }
 - Input state : 
	Port: fft_stage35 : X_R_V9 | {2 3 4 }
	Port: fft_stage35 : X_I_V18 | {3 4 }
	Port: fft_stage35 : W_real_V62 | {2 3 }
	Port: fft_stage35 : W_imag_V54 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln47 : 1
		j : 1
		br_ln47 : 2
		zext_ln55 : 1
		W_real_V62_addr : 2
		W_imag_V54_addr : 2
		c_V : 3
		s_V : 3
		i_lower : 1
		zext_ln58 : 1
		X_R_V9_addr : 2
		X_R_V9_load : 3
	State 3
		X_I_V18_load : 1
		p_Val2_2 : 1
		p_Val2_4 : 1
	State 4
		sext_ln1118_2 : 1
		mul_ln700 : 1
		mul_ln1193 : 2
		ret_V : 3
		temp_R_V : 4
		mul_ln700_1 : 2
		mul_ln1192 : 1
		ret_V_1 : 3
		temp_I_V : 4
		sub_ln703 : 5
		store_ln60 : 6
		sub_ln703_1 : 5
		store_ln61 : 6
		add_ln703 : 5
		store_ln62 : 6
		add_ln703_1 : 5
		store_ln63 : 6
		empty_7 : 1
		empty_8 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |       j_fu_193       |    0    |    0    |    17   |
|    add   |   add_ln703_fu_261   |    0    |    0    |    29   |
|          |  add_ln703_1_fu_268  |    0    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|    sub   |   sub_ln703_fu_247   |    0    |    0    |    29   |
|          |  sub_ln703_1_fu_254  |    0    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln47_fu_187   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|    xor   |    i_lower_fu_205    |    0    |    0    |    10   |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln700_fu_275   |    1    |    0    |    0    |
|          |   mul_ln1192_fu_298  |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  mulsub  |      grp_fu_281      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_290      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   zext   |   zext_ln55_fu_199   |    0    |    0    |    0    |
|          |   zext_ln58_fu_211   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1118_fu_216  |    0    |    0    |    0    |
|   sext   | sext_ln1118_1_fu_219 |    0    |    0    |    0    |
|          | sext_ln1118_2_fu_222 |    0    |    0    |    0    |
|          | sext_ln1118_3_fu_226 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|    temp_R_V_fu_229   |    0    |    0    |    0    |
|          |    temp_I_V_fu_238   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    4    |    0    |   156   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|W_imag_V54_addr_reg_327|    9   |
|W_real_V62_addr_reg_322|    9   |
| X_I_V18_addr_1_reg_369|   10   |
|  X_I_V18_addr_reg_359 |   10   |
| X_R_V9_addr_1_reg_364 |   10   |
|  X_R_V9_addr_reg_339  |   10   |
|  X_R_V9_load_reg_354  |   22   |
|      c_V_reg_344      |   13   |
|       i_reg_176       |   10   |
|   icmp_ln47_reg_305   |    1   |
|       j_reg_309       |   10   |
|      s_V_reg_349      |   12   |
|   zext_ln55_reg_314   |   64   |
|   zext_ln58_reg_332   |   64   |
+-----------------------+--------+
|         Total         |   254  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_64 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_70 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_83 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_83 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_96 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_96 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_290    |  p0  |   2  |  22  |   44   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   120  ||  5.285  ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   156  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   63   |
|  Register |    -   |    -   |   254  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    5   |   254  |   219  |
+-----------+--------+--------+--------+--------+
