

================================================================
== Vivado HLS Report for 'lineIntersectsPlane'
================================================================
* Date:           Sun Mar 29 21:05:11 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        honeybee_proj
* Solution:       HBF
* Product family: zynq
* Target device:  xc7z030i-fbg484-2L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.478 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       44|       44| 0.440 us | 0.440 us |   44|   44|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     33|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     17|    1855|   3567|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     66|    -|
|Register         |        -|      -|     493|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     17|    2348|   3666|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      530|    400|  157200|  78600|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |honeybee_fadd_32ncud_U3  |honeybee_fadd_32ncud  |        0|      2|  227|  404|    0|
    |honeybee_faddfsubbkb_U1  |honeybee_faddfsubbkb  |        0|      2|  227|  404|    0|
    |honeybee_faddfsubbkb_U2  |honeybee_faddfsubbkb  |        0|      2|  227|  404|    0|
    |honeybee_fdiv_32nfYi_U8  |honeybee_fdiv_32nfYi  |        0|      0|  563|  991|    0|
    |honeybee_fmul_32neOg_U5  |honeybee_fmul_32neOg  |        0|      3|  128|  320|    0|
    |honeybee_fmul_32neOg_U6  |honeybee_fmul_32neOg  |        0|      3|  128|  320|    0|
    |honeybee_fmul_32neOg_U7  |honeybee_fmul_32neOg  |        0|      3|  128|  320|    0|
    |honeybee_fsub_32ndEe_U4  |honeybee_fsub_32ndEe  |        0|      2|  227|  404|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     17| 1855| 3567|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |xor_ln20_fu_149_p2  |    xor   |      0|  0|  33|          32|          33|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  33|          32|          33|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  11|         46|    1|         46|
    |ap_return_0       |   3|          2|   32|         64|
    |ap_return_1       |   3|          2|   32|         64|
    |ap_return_2       |   3|          2|   32|         64|
    |grp_fu_64_opcode  |   3|          3|    2|          6|
    |grp_fu_64_p0      |   4|          5|   32|        160|
    |grp_fu_64_p1      |   4|          6|   32|        192|
    |grp_fu_72_opcode  |   3|          3|    2|          6|
    |grp_fu_72_p0      |   4|          5|   32|        160|
    |grp_fu_72_p1      |   4|          5|   32|        160|
    |grp_fu_79_p0      |   3|          3|   32|         96|
    |grp_fu_79_p1      |   3|          3|   32|         96|
    |grp_fu_89_p0      |   3|          3|   32|         96|
    |grp_fu_89_p1      |   3|          4|   32|        128|
    |grp_fu_94_p0      |   3|          3|   32|         96|
    |grp_fu_94_p1      |   3|          4|   32|        128|
    |grp_fu_99_p0      |   3|          3|   32|         96|
    |grp_fu_99_p1      |   3|          3|   32|         96|
    +------------------+----+-----------+-----+-----------+
    |Total             |  66|        105|  485|       1754|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |T_reg_248         |  32|   0|   32|          0|
    |ap_CS_fsm         |  45|   0|   45|          0|
    |ap_return_0_preg  |  32|   0|   32|          0|
    |ap_return_1_preg  |  32|   0|   32|          0|
    |ap_return_2_preg  |  32|   0|   32|          0|
    |reg_108           |  32|   0|   32|          0|
    |reg_119           |  32|   0|   32|          0|
    |reg_126           |  32|   0|   32|          0|
    |reg_132           |  32|   0|   32|          0|
    |reg_138           |  32|   0|   32|          0|
    |tmp_19_i_reg_215  |  32|   0|   32|          0|
    |tmp_21_i_reg_220  |  32|   0|   32|          0|
    |tmp_23_i_reg_237  |  32|   0|   32|          0|
    |tmp_24_i_reg_242  |  32|   0|   32|          0|
    |xor_ln20_reg_183  |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 493|   0|  493|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------+-----+-----+------------+---------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | lineIntersectsPlane | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | lineIntersectsPlane | return value |
|ap_start     |  in |    1| ap_ctrl_hs | lineIntersectsPlane | return value |
|ap_done      | out |    1| ap_ctrl_hs | lineIntersectsPlane | return value |
|ap_idle      | out |    1| ap_ctrl_hs | lineIntersectsPlane | return value |
|ap_ready     | out |    1| ap_ctrl_hs | lineIntersectsPlane | return value |
|ap_return_0  | out |   32| ap_ctrl_hs | lineIntersectsPlane | return value |
|ap_return_1  | out |   32| ap_ctrl_hs | lineIntersectsPlane | return value |
|ap_return_2  | out |   32| ap_ctrl_hs | lineIntersectsPlane | return value |
|edge_p1_x    |  in |   32|   ap_none  |      edge_p1_x      |    scalar    |
|edge_p1_y    |  in |   32|   ap_none  |      edge_p1_y      |    scalar    |
|edge_p1_z    |  in |   32|   ap_none  |      edge_p1_z      |    scalar    |
|edge_p2_x    |  in |   32|   ap_none  |      edge_p2_x      |    scalar    |
|edge_p2_y    |  in |   32|   ap_none  |      edge_p2_y      |    scalar    |
|edge_p2_z    |  in |   32|   ap_none  |      edge_p2_z      |    scalar    |
|plane        |  in |   32|   ap_none  |        plane        |    scalar    |
+-------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.15>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%plane_read = call float @_ssdm_op_Read.ap_auto.float(float %plane)" [src/honeybee.c:53]   --->   Operation 46 'read' 'plane_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [4/4] (9.15ns)   --->   "%PR_z = fsub float %plane_read, %plane_read" [src/honeybee.c:12->src/honeybee.c:61]   --->   Operation 47 'fsub' 'PR_z' <Predicate = true> <Delay = 9.15> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.58>
ST_2 : Operation 48 [3/4] (8.58ns)   --->   "%PR_z = fsub float %plane_read, %plane_read" [src/honeybee.c:12->src/honeybee.c:61]   --->   Operation 48 'fsub' 'PR_z' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.58>
ST_3 : Operation 49 [2/4] (8.58ns)   --->   "%PR_z = fsub float %plane_read, %plane_read" [src/honeybee.c:12->src/honeybee.c:61]   --->   Operation 49 'fsub' 'PR_z' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.58>
ST_4 : Operation 50 [1/4] (8.58ns)   --->   "%PR_z = fsub float %plane_read, %plane_read" [src/honeybee.c:12->src/honeybee.c:61]   --->   Operation 50 'fsub' 'PR_z' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.43>
ST_5 : Operation 51 [3/3] (8.43ns)   --->   "%tmp_i = fmul float %PR_z, 0.000000e+00" [src/honeybee.c:20->src/honeybee.c:65]   --->   Operation 51 'fmul' 'tmp_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.43>
ST_6 : Operation 52 [2/3] (8.43ns)   --->   "%tmp_i = fmul float %PR_z, 0.000000e+00" [src/honeybee.c:20->src/honeybee.c:65]   --->   Operation 52 'fmul' 'tmp_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.43>
ST_7 : Operation 53 [1/3] (8.43ns)   --->   "%tmp_i = fmul float %PR_z, 0.000000e+00" [src/honeybee.c:20->src/honeybee.c:65]   --->   Operation 53 'fmul' 'tmp_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast float %PR_z to i32" [src/honeybee.c:20->src/honeybee.c:65]   --->   Operation 54 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.80ns)   --->   "%xor_ln20 = xor i32 %bitcast_ln20, -2147483648" [src/honeybee.c:20->src/honeybee.c:65]   --->   Operation 55 'xor' 'xor_ln20' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 9.15>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln20_1 = bitcast i32 %xor_ln20 to float" [src/honeybee.c:20->src/honeybee.c:65]   --->   Operation 56 'bitcast' 'bitcast_ln20_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [4/4] (9.15ns)   --->   "%norm_y = fsub float %tmp_i, %bitcast_ln20_1" [src/honeybee.c:20->src/honeybee.c:65]   --->   Operation 57 'fsub' 'norm_y' <Predicate = true> <Delay = 9.15> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.58>
ST_9 : Operation 58 [3/4] (8.58ns)   --->   "%norm_y = fsub float %tmp_i, %bitcast_ln20_1" [src/honeybee.c:20->src/honeybee.c:65]   --->   Operation 58 'fsub' 'norm_y' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.58>
ST_10 : Operation 59 [2/4] (8.58ns)   --->   "%norm_y = fsub float %tmp_i, %bitcast_ln20_1" [src/honeybee.c:20->src/honeybee.c:65]   --->   Operation 59 'fsub' 'norm_y' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.58>
ST_11 : Operation 60 [1/4] (8.58ns)   --->   "%norm_y = fsub float %tmp_i, %bitcast_ln20_1" [src/honeybee.c:20->src/honeybee.c:65]   --->   Operation 60 'fsub' 'norm_y' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 9.47>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%edge_p2_y_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_y)" [src/honeybee.c:53]   --->   Operation 61 'read' 'edge_p2_y_read' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%edge_p2_x_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_x)" [src/honeybee.c:53]   --->   Operation 62 'read' 'edge_p2_x_read' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%edge_p1_y_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_y)" [src/honeybee.c:53]   --->   Operation 63 'read' 'edge_p1_y_read' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%edge_p1_x_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_x)" [src/honeybee.c:53]   --->   Operation 64 'read' 'edge_p1_x_read' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [3/3] (8.43ns)   --->   "%tmp_i9 = fmul float %norm_y, 0.000000e+00" [src/honeybee.c:28->src/honeybee.c:68]   --->   Operation 65 'fmul' 'tmp_i9' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 66 [3/3] (8.43ns)   --->   "%tmp_i1 = fmul float %norm_y, %edge_p1_x_read" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 66 'fmul' 'tmp_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 67 [3/3] (8.43ns)   --->   "%tmp_i1_6 = fmul float %norm_y, %edge_p1_y_read" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 67 'fmul' 'tmp_i1_6' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 68 [4/4] (9.15ns)   --->   "%tmp_19_i = fsub float %edge_p2_x_read, %edge_p1_x_read" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 68 'fsub' 'tmp_19_i' <Predicate = true> <Delay = 9.15> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 69 [4/4] (9.47ns)   --->   "%tmp_21_i = fsub float %edge_p2_y_read, %edge_p1_y_read" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 69 'fsub' 'tmp_21_i' <Predicate = true> <Delay = 9.47> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.58>
ST_13 : Operation 70 [2/3] (8.43ns)   --->   "%tmp_i9 = fmul float %norm_y, 0.000000e+00" [src/honeybee.c:28->src/honeybee.c:68]   --->   Operation 70 'fmul' 'tmp_i9' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 71 [2/3] (8.43ns)   --->   "%tmp_i1 = fmul float %norm_y, %edge_p1_x_read" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 71 'fmul' 'tmp_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 72 [2/3] (8.43ns)   --->   "%tmp_i1_6 = fmul float %norm_y, %edge_p1_y_read" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 72 'fmul' 'tmp_i1_6' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 73 [3/4] (8.58ns)   --->   "%tmp_19_i = fsub float %edge_p2_x_read, %edge_p1_x_read" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 73 'fsub' 'tmp_19_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 74 [3/4] (8.58ns)   --->   "%tmp_21_i = fsub float %edge_p2_y_read, %edge_p1_y_read" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 74 'fsub' 'tmp_21_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.58>
ST_14 : Operation 75 [1/3] (8.43ns)   --->   "%tmp_i9 = fmul float %norm_y, 0.000000e+00" [src/honeybee.c:28->src/honeybee.c:68]   --->   Operation 75 'fmul' 'tmp_i9' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 76 [1/3] (8.43ns)   --->   "%tmp_i1 = fmul float %norm_y, %edge_p1_x_read" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 76 'fmul' 'tmp_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 77 [1/3] (8.43ns)   --->   "%tmp_i1_6 = fmul float %norm_y, %edge_p1_y_read" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 77 'fmul' 'tmp_i1_6' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 78 [2/4] (8.58ns)   --->   "%tmp_19_i = fsub float %edge_p2_x_read, %edge_p1_x_read" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 78 'fsub' 'tmp_19_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 79 [2/4] (8.58ns)   --->   "%tmp_21_i = fsub float %edge_p2_y_read, %edge_p1_y_read" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 79 'fsub' 'tmp_21_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 9.47>
ST_15 : Operation 80 [4/4] (9.15ns)   --->   "%tmp_28_i = fadd float %tmp_i9, %tmp_i9" [src/honeybee.c:28->src/honeybee.c:68]   --->   Operation 80 'fadd' 'tmp_28_i' <Predicate = true> <Delay = 9.15> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 81 [4/4] (9.47ns)   --->   "%tmp_15_i = fadd float %tmp_i1, %tmp_i1_6" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 81 'fadd' 'tmp_15_i' <Predicate = true> <Delay = 9.47> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 82 [1/4] (8.58ns)   --->   "%tmp_19_i = fsub float %edge_p2_x_read, %edge_p1_x_read" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 82 'fsub' 'tmp_19_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 83 [1/4] (8.58ns)   --->   "%tmp_21_i = fsub float %edge_p2_y_read, %edge_p1_y_read" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 83 'fsub' 'tmp_21_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.58>
ST_16 : Operation 84 [3/4] (8.58ns)   --->   "%tmp_28_i = fadd float %tmp_i9, %tmp_i9" [src/honeybee.c:28->src/honeybee.c:68]   --->   Operation 84 'fadd' 'tmp_28_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 85 [3/4] (8.58ns)   --->   "%tmp_15_i = fadd float %tmp_i1, %tmp_i1_6" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 85 'fadd' 'tmp_15_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 86 [3/3] (8.43ns)   --->   "%tmp_20_i = fmul float %tmp_19_i, %norm_y" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 86 'fmul' 'tmp_20_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 87 [3/3] (8.43ns)   --->   "%tmp_22_i = fmul float %tmp_21_i, %norm_y" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 87 'fmul' 'tmp_22_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.58>
ST_17 : Operation 88 [2/4] (8.58ns)   --->   "%tmp_28_i = fadd float %tmp_i9, %tmp_i9" [src/honeybee.c:28->src/honeybee.c:68]   --->   Operation 88 'fadd' 'tmp_28_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 89 [2/4] (8.58ns)   --->   "%tmp_15_i = fadd float %tmp_i1, %tmp_i1_6" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 89 'fadd' 'tmp_15_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 90 [2/3] (8.43ns)   --->   "%tmp_20_i = fmul float %tmp_19_i, %norm_y" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 90 'fmul' 'tmp_20_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 91 [2/3] (8.43ns)   --->   "%tmp_22_i = fmul float %tmp_21_i, %norm_y" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 91 'fmul' 'tmp_22_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.58>
ST_18 : Operation 92 [1/4] (8.58ns)   --->   "%tmp_28_i = fadd float %tmp_i9, %tmp_i9" [src/honeybee.c:28->src/honeybee.c:68]   --->   Operation 92 'fadd' 'tmp_28_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 93 [1/4] (8.58ns)   --->   "%tmp_15_i = fadd float %tmp_i1, %tmp_i1_6" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 93 'fadd' 'tmp_15_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 94 [1/3] (8.43ns)   --->   "%tmp_20_i = fmul float %tmp_19_i, %norm_y" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 94 'fmul' 'tmp_20_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 95 [1/3] (8.43ns)   --->   "%tmp_22_i = fmul float %tmp_21_i, %norm_y" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 95 'fmul' 'tmp_22_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 9.47>
ST_19 : Operation 96 [1/1] (0.00ns)   --->   "%edge_p2_z_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_z)" [src/honeybee.c:53]   --->   Operation 96 'read' 'edge_p2_z_read' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%edge_p1_z_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_z)" [src/honeybee.c:53]   --->   Operation 97 'read' 'edge_p1_z_read' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 98 [4/4] (9.15ns)   --->   "%dot = fadd float %tmp_28_i, %plane_read" [src/honeybee.c:28->src/honeybee.c:68]   --->   Operation 98 'fadd' 'dot' <Predicate = true> <Delay = 9.15> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 99 [4/4] (9.47ns)   --->   "%tmp_17_i = fadd float %tmp_15_i, %edge_p1_z_read" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 99 'fadd' 'tmp_17_i' <Predicate = true> <Delay = 9.47> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 100 [4/4] (8.58ns)   --->   "%tmp_23_i = fadd float %tmp_20_i, %tmp_22_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 100 'fadd' 'tmp_23_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 101 [4/4] (8.58ns)   --->   "%tmp_24_i = fsub float %edge_p2_z_read, %edge_p1_z_read" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 101 'fsub' 'tmp_24_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.58>
ST_20 : Operation 102 [3/4] (8.58ns)   --->   "%dot = fadd float %tmp_28_i, %plane_read" [src/honeybee.c:28->src/honeybee.c:68]   --->   Operation 102 'fadd' 'dot' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 103 [3/4] (8.58ns)   --->   "%tmp_17_i = fadd float %tmp_15_i, %edge_p1_z_read" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 103 'fadd' 'tmp_17_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 104 [3/4] (8.58ns)   --->   "%tmp_23_i = fadd float %tmp_20_i, %tmp_22_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 104 'fadd' 'tmp_23_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 105 [3/4] (8.58ns)   --->   "%tmp_24_i = fsub float %edge_p2_z_read, %edge_p1_z_read" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 105 'fsub' 'tmp_24_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.58>
ST_21 : Operation 106 [2/4] (8.58ns)   --->   "%dot = fadd float %tmp_28_i, %plane_read" [src/honeybee.c:28->src/honeybee.c:68]   --->   Operation 106 'fadd' 'dot' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 107 [2/4] (8.58ns)   --->   "%tmp_17_i = fadd float %tmp_15_i, %edge_p1_z_read" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 107 'fadd' 'tmp_17_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 108 [2/4] (8.58ns)   --->   "%tmp_23_i = fadd float %tmp_20_i, %tmp_22_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 108 'fadd' 'tmp_23_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 109 [2/4] (8.58ns)   --->   "%tmp_24_i = fsub float %edge_p2_z_read, %edge_p1_z_read" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 109 'fsub' 'tmp_24_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.58>
ST_22 : Operation 110 [1/4] (8.58ns)   --->   "%dot = fadd float %tmp_28_i, %plane_read" [src/honeybee.c:28->src/honeybee.c:68]   --->   Operation 110 'fadd' 'dot' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 111 [1/4] (8.58ns)   --->   "%tmp_17_i = fadd float %tmp_15_i, %edge_p1_z_read" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 111 'fadd' 'tmp_17_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 112 [1/4] (8.58ns)   --->   "%tmp_23_i = fadd float %tmp_20_i, %tmp_22_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 112 'fadd' 'tmp_23_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 113 [1/4] (8.58ns)   --->   "%tmp_24_i = fsub float %edge_p2_z_read, %edge_p1_z_read" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 113 'fsub' 'tmp_24_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 9.47>
ST_23 : Operation 114 [4/4] (9.15ns)   --->   "%tmp_18_i = fsub float %dot, %tmp_17_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 114 'fsub' 'tmp_18_i' <Predicate = true> <Delay = 9.15> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 115 [4/4] (9.47ns)   --->   "%tmp_26_i = fadd float %tmp_23_i, %tmp_24_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 115 'fadd' 'tmp_26_i' <Predicate = true> <Delay = 9.47> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.58>
ST_24 : Operation 116 [3/4] (8.58ns)   --->   "%tmp_18_i = fsub float %dot, %tmp_17_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 116 'fsub' 'tmp_18_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 117 [3/4] (8.58ns)   --->   "%tmp_26_i = fadd float %tmp_23_i, %tmp_24_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 117 'fadd' 'tmp_26_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.58>
ST_25 : Operation 118 [2/4] (8.58ns)   --->   "%tmp_18_i = fsub float %dot, %tmp_17_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 118 'fsub' 'tmp_18_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 119 [2/4] (8.58ns)   --->   "%tmp_26_i = fadd float %tmp_23_i, %tmp_24_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 119 'fadd' 'tmp_26_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.58>
ST_26 : Operation 120 [1/4] (8.58ns)   --->   "%tmp_18_i = fsub float %dot, %tmp_17_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 120 'fsub' 'tmp_18_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 121 [1/4] (8.58ns)   --->   "%tmp_26_i = fadd float %tmp_23_i, %tmp_24_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 121 'fadd' 'tmp_26_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.19>
ST_27 : Operation 122 [12/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i, %tmp_26_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 122 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.19>
ST_28 : Operation 123 [11/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i, %tmp_26_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 123 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.19>
ST_29 : Operation 124 [10/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i, %tmp_26_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 124 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.19>
ST_30 : Operation 125 [9/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i, %tmp_26_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 125 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.19>
ST_31 : Operation 126 [8/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i, %tmp_26_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 126 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.19>
ST_32 : Operation 127 [7/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i, %tmp_26_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 127 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.19>
ST_33 : Operation 128 [6/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i, %tmp_26_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 128 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.19>
ST_34 : Operation 129 [5/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i, %tmp_26_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 129 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.19>
ST_35 : Operation 130 [4/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i, %tmp_26_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 130 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.19>
ST_36 : Operation 131 [3/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i, %tmp_26_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 131 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.19>
ST_37 : Operation 132 [2/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i, %tmp_26_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 132 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.19>
ST_38 : Operation 133 [1/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i, %tmp_26_i" [src/honeybee.c:32->src/honeybee.c:71]   --->   Operation 133 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.43>
ST_39 : Operation 134 [3/3] (8.43ns)   --->   "%tmp_i2 = fmul float %tmp_19_i, %T" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 134 'fmul' 'tmp_i2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 135 [3/3] (8.43ns)   --->   "%tmp_12_i = fmul float %tmp_21_i, %T" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 135 'fmul' 'tmp_12_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 136 [3/3] (8.43ns)   --->   "%tmp_14_i = fmul float %tmp_24_i, %T" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 136 'fmul' 'tmp_14_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 8.43>
ST_40 : Operation 137 [2/3] (8.43ns)   --->   "%tmp_i2 = fmul float %tmp_19_i, %T" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 137 'fmul' 'tmp_i2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 138 [2/3] (8.43ns)   --->   "%tmp_12_i = fmul float %tmp_21_i, %T" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 138 'fmul' 'tmp_12_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 139 [2/3] (8.43ns)   --->   "%tmp_14_i = fmul float %tmp_24_i, %T" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 139 'fmul' 'tmp_14_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 8.43>
ST_41 : Operation 140 [1/3] (8.43ns)   --->   "%tmp_i2 = fmul float %tmp_19_i, %T" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 140 'fmul' 'tmp_i2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 141 [1/3] (8.43ns)   --->   "%tmp_12_i = fmul float %tmp_21_i, %T" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 141 'fmul' 'tmp_12_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 142 [1/3] (8.43ns)   --->   "%tmp_14_i = fmul float %tmp_24_i, %T" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 142 'fmul' 'tmp_14_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 9.47>
ST_42 : Operation 143 [4/4] (9.15ns)   --->   "%agg_result_x_write_a = fadd float %tmp_i2, %edge_p1_x_read" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 143 'fadd' 'agg_result_x_write_a' <Predicate = true> <Delay = 9.15> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 144 [4/4] (9.47ns)   --->   "%agg_result_y_write_a = fadd float %tmp_12_i, %edge_p1_y_read" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 144 'fadd' 'agg_result_y_write_a' <Predicate = true> <Delay = 9.47> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 145 [4/4] (8.58ns)   --->   "%agg_result_z_write_a = fadd float %tmp_14_i, %edge_p1_z_read" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 145 'fadd' 'agg_result_z_write_a' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 8.58>
ST_43 : Operation 146 [3/4] (8.58ns)   --->   "%agg_result_x_write_a = fadd float %tmp_i2, %edge_p1_x_read" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 146 'fadd' 'agg_result_x_write_a' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 147 [3/4] (8.58ns)   --->   "%agg_result_y_write_a = fadd float %tmp_12_i, %edge_p1_y_read" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 147 'fadd' 'agg_result_y_write_a' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 148 [3/4] (8.58ns)   --->   "%agg_result_z_write_a = fadd float %tmp_14_i, %edge_p1_z_read" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 148 'fadd' 'agg_result_z_write_a' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 8.58>
ST_44 : Operation 149 [2/4] (8.58ns)   --->   "%agg_result_x_write_a = fadd float %tmp_i2, %edge_p1_x_read" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 149 'fadd' 'agg_result_x_write_a' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 150 [2/4] (8.58ns)   --->   "%agg_result_y_write_a = fadd float %tmp_12_i, %edge_p1_y_read" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 150 'fadd' 'agg_result_y_write_a' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 151 [2/4] (8.58ns)   --->   "%agg_result_z_write_a = fadd float %tmp_14_i, %edge_p1_z_read" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 151 'fadd' 'agg_result_z_write_a' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 8.58>
ST_45 : Operation 152 [1/4] (8.58ns)   --->   "%agg_result_x_write_a = fadd float %tmp_i2, %edge_p1_x_read" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 152 'fadd' 'agg_result_x_write_a' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 153 [1/4] (8.58ns)   --->   "%agg_result_y_write_a = fadd float %tmp_12_i, %edge_p1_y_read" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 153 'fadd' 'agg_result_y_write_a' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 154 [1/4] (8.58ns)   --->   "%agg_result_z_write_a = fadd float %tmp_14_i, %edge_p1_z_read" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 154 'fadd' 'agg_result_z_write_a' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 155 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue { float, float, float } undef, float %agg_result_x_write_a, 0" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 155 'insertvalue' 'mrv_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 156 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue { float, float, float } %mrv_i, float %agg_result_y_write_a, 1" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 156 'insertvalue' 'mrv_1_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 157 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue { float, float, float } %mrv_1_i, float %agg_result_z_write_a, 2" [src/honeybee.c:38->src/honeybee.c:74]   --->   Operation 157 'insertvalue' 'mrv_2_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 158 [1/1] (0.00ns)   --->   "ret { float, float, float } %mrv_2_i" [src/honeybee.c:76]   --->   Operation 158 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ edge_p1_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edge_p1_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edge_p1_z]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edge_p2_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edge_p2_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edge_p2_z]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ plane]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
plane_read           (read       ) [ 0011111111111111111111100000000000000000000000]
PR_z                 (fsub       ) [ 0000011100000000000000000000000000000000000000]
tmp_i                (fmul       ) [ 0000000011110000000000000000000000000000000000]
bitcast_ln20         (bitcast    ) [ 0000000000000000000000000000000000000000000000]
xor_ln20             (xor        ) [ 0000000010000000000000000000000000000000000000]
bitcast_ln20_1       (bitcast    ) [ 0000000001110000000000000000000000000000000000]
norm_y               (fsub       ) [ 0000000000001111111000000000000000000000000000]
edge_p2_y_read       (read       ) [ 0000000000000111000000000000000000000000000000]
edge_p2_x_read       (read       ) [ 0000000000000111000000000000000000000000000000]
edge_p1_y_read       (read       ) [ 0000000000000111111111111111111111111111111111]
edge_p1_x_read       (read       ) [ 0000000000000111111111111111111111111111111111]
tmp_i9               (fmul       ) [ 0000000000000001111000000000000000000000000000]
tmp_i1               (fmul       ) [ 0000000000000001111000000000000000000000000000]
tmp_i1_6             (fmul       ) [ 0000000000000001111000000000000000000000000000]
tmp_19_i             (fsub       ) [ 0000000000000000111111111111111111111111110000]
tmp_21_i             (fsub       ) [ 0000000000000000111111111111111111111111110000]
tmp_28_i             (fadd       ) [ 0000000000000000000111100000000000000000000000]
tmp_15_i             (fadd       ) [ 0000000000000000000111100000000000000000000000]
tmp_20_i             (fmul       ) [ 0000000000000000000111100000000000000000000000]
tmp_22_i             (fmul       ) [ 0000000000000000000111100000000000000000000000]
edge_p2_z_read       (read       ) [ 0000000000000000000011100000000000000000000000]
edge_p1_z_read       (read       ) [ 0000000000000000000011111111111111111111111111]
dot                  (fadd       ) [ 0000000000000000000000011110000000000000000000]
tmp_17_i             (fadd       ) [ 0000000000000000000000011110000000000000000000]
tmp_23_i             (fadd       ) [ 0000000000000000000000011110000000000000000000]
tmp_24_i             (fsub       ) [ 0000000000000000000000011111111111111111110000]
tmp_18_i             (fsub       ) [ 0000000000000000000000000001111111111110000000]
tmp_26_i             (fadd       ) [ 0000000000000000000000000001111111111110000000]
T                    (fdiv       ) [ 0000000000000000000000000000000000000001110000]
tmp_i2               (fmul       ) [ 0000000000000000000000000000000000000000001111]
tmp_12_i             (fmul       ) [ 0000000000000000000000000000000000000000001111]
tmp_14_i             (fmul       ) [ 0000000000000000000000000000000000000000001111]
agg_result_x_write_a (fadd       ) [ 0000000000000000000000000000000000000000000000]
agg_result_y_write_a (fadd       ) [ 0000000000000000000000000000000000000000000000]
agg_result_z_write_a (fadd       ) [ 0000000000000000000000000000000000000000000000]
mrv_i                (insertvalue) [ 0000000000000000000000000000000000000000000000]
mrv_1_i              (insertvalue) [ 0000000000000000000000000000000000000000000000]
mrv_2_i              (insertvalue) [ 0000000000000000000000000000000000000000000000]
ret_ln76             (ret        ) [ 0000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="edge_p1_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_p1_x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="edge_p1_y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_p1_y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="edge_p1_z">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_p1_z"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="edge_p2_x">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_p2_x"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="edge_p2_y">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_p2_y"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="edge_p2_z">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_p2_z"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="plane">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plane"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="plane_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="32" slack="0"/>
<pin id="24" dir="0" index="1" bw="32" slack="0"/>
<pin id="25" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plane_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="edge_p2_y_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="edge_p2_y_read/12 "/>
</bind>
</comp>

<comp id="34" class="1004" name="edge_p2_x_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="edge_p2_x_read/12 "/>
</bind>
</comp>

<comp id="40" class="1004" name="edge_p1_y_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="edge_p1_y_read/12 "/>
</bind>
</comp>

<comp id="46" class="1004" name="edge_p1_x_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="edge_p1_x_read/12 "/>
</bind>
</comp>

<comp id="52" class="1004" name="edge_p2_z_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="edge_p2_z_read/19 "/>
</bind>
</comp>

<comp id="58" class="1004" name="edge_p1_z_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="edge_p1_z_read/19 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="PR_z/1 norm_y/8 tmp_19_i/12 tmp_28_i/15 dot/19 tmp_18_i/23 agg_result_x_write_a/42 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="tmp_21_i/12 tmp_15_i/15 tmp_17_i/19 tmp_26_i/23 agg_result_y_write_a/42 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="1"/>
<pin id="81" dir="0" index="1" bw="32" slack="1"/>
<pin id="82" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_23_i/19 agg_result_z_write_a/42 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_24_i/19 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="1"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i/5 tmp_i9/12 tmp_20_i/16 tmp_i2/39 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="1"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i1/12 tmp_22_i/16 tmp_12_i/39 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="1"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i1_6/12 tmp_14_i/39 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="0" index="1" bw="32" slack="1"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="T/27 "/>
</bind>
</comp>

<comp id="108" class="1005" name="reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="PR_z norm_y tmp_28_i dot tmp_18_i "/>
</bind>
</comp>

<comp id="119" class="1005" name="reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i tmp_i9 tmp_20_i tmp_i2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1 tmp_22_i tmp_12_i "/>
</bind>
</comp>

<comp id="132" class="1005" name="reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1_6 tmp_14_i "/>
</bind>
</comp>

<comp id="138" class="1005" name="reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_i tmp_17_i tmp_26_i "/>
</bind>
</comp>

<comp id="145" class="1004" name="bitcast_ln20_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="3"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/7 "/>
</bind>
</comp>

<comp id="149" class="1004" name="xor_ln20_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln20/7 "/>
</bind>
</comp>

<comp id="155" class="1004" name="bitcast_ln20_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20_1/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="mrv_i_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="96" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i/45 "/>
</bind>
</comp>

<comp id="165" class="1004" name="mrv_1_i_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="96" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i/45 "/>
</bind>
</comp>

<comp id="171" class="1004" name="mrv_2_i_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="96" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2_i/45 "/>
</bind>
</comp>

<comp id="177" class="1005" name="plane_read_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="plane_read "/>
</bind>
</comp>

<comp id="183" class="1005" name="xor_ln20_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln20 "/>
</bind>
</comp>

<comp id="188" class="1005" name="bitcast_ln20_1_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln20_1 "/>
</bind>
</comp>

<comp id="193" class="1005" name="edge_p2_y_read_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="edge_p2_y_read "/>
</bind>
</comp>

<comp id="198" class="1005" name="edge_p2_x_read_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="edge_p2_x_read "/>
</bind>
</comp>

<comp id="203" class="1005" name="edge_p1_y_read_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="edge_p1_y_read "/>
</bind>
</comp>

<comp id="209" class="1005" name="edge_p1_x_read_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="edge_p1_x_read "/>
</bind>
</comp>

<comp id="215" class="1005" name="tmp_19_i_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_i "/>
</bind>
</comp>

<comp id="220" class="1005" name="tmp_21_i_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21_i "/>
</bind>
</comp>

<comp id="225" class="1005" name="edge_p2_z_read_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="edge_p2_z_read "/>
</bind>
</comp>

<comp id="230" class="1005" name="edge_p1_z_read_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="edge_p1_z_read "/>
</bind>
</comp>

<comp id="237" class="1005" name="tmp_23_i_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_i "/>
</bind>
</comp>

<comp id="242" class="1005" name="tmp_24_i_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24_i "/>
</bind>
</comp>

<comp id="248" class="1005" name="T_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="T "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="14" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="12" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="14" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="8" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="14" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="14" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="22" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="22" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="70"><net_src comp="34" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="46" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="28" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="40" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="78"><net_src comp="58" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="87"><net_src comp="52" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="58" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="98"><net_src comp="46" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="40" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="64" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="113"><net_src comp="108" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="114"><net_src comp="108" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="115"><net_src comp="108" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="116"><net_src comp="108" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="117"><net_src comp="108" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="122"><net_src comp="89" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="124"><net_src comp="119" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="125"><net_src comp="119" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="129"><net_src comp="94" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="135"><net_src comp="99" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="141"><net_src comp="72" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="144"><net_src comp="138" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="148"><net_src comp="108" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="155" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="64" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="72" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="79" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="22" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="186"><net_src comp="149" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="191"><net_src comp="155" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="196"><net_src comp="28" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="201"><net_src comp="34" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="206"><net_src comp="40" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="212"><net_src comp="46" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="218"><net_src comp="64" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="223"><net_src comp="72" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="228"><net_src comp="52" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="233"><net_src comp="58" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="240"><net_src comp="79" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="245"><net_src comp="83" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="251"><net_src comp="104" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="99" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: lineIntersectsPlane : edge_p1_x | {12 }
	Port: lineIntersectsPlane : edge_p1_y | {12 }
	Port: lineIntersectsPlane : edge_p1_z | {19 }
	Port: lineIntersectsPlane : edge_p2_x | {12 }
	Port: lineIntersectsPlane : edge_p2_y | {12 }
	Port: lineIntersectsPlane : edge_p2_z | {19 }
	Port: lineIntersectsPlane : plane | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		xor_ln20 : 1
	State 8
		norm_y : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
		mrv_i : 1
		mrv_1_i : 2
		mrv_2_i : 3
		ret_ln76 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_64         |    2    |   227   |   404   |
|   fadd   |         grp_fu_72         |    2    |   227   |   404   |
|          |         grp_fu_79         |    2    |   227   |   404   |
|          |         grp_fu_83         |    2    |   227   |   404   |
|----------|---------------------------|---------|---------|---------|
|   fdiv   |         grp_fu_104        |    0    |   563   |   991   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_89         |    3    |   128   |   320   |
|   fmul   |         grp_fu_94         |    3    |   128   |   320   |
|          |         grp_fu_99         |    3    |   128   |   320   |
|----------|---------------------------|---------|---------|---------|
|    xor   |      xor_ln20_fu_149      |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|          |   plane_read_read_fu_22   |    0    |    0    |    0    |
|          | edge_p2_y_read_read_fu_28 |    0    |    0    |    0    |
|          | edge_p2_x_read_read_fu_34 |    0    |    0    |    0    |
|   read   | edge_p1_y_read_read_fu_40 |    0    |    0    |    0    |
|          | edge_p1_x_read_read_fu_46 |    0    |    0    |    0    |
|          | edge_p2_z_read_read_fu_52 |    0    |    0    |    0    |
|          | edge_p1_z_read_read_fu_58 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        mrv_i_fu_159       |    0    |    0    |    0    |
|insertvalue|       mrv_1_i_fu_165      |    0    |    0    |    0    |
|          |       mrv_2_i_fu_171      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    17   |   1855  |   3599  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       T_reg_248      |   32   |
|bitcast_ln20_1_reg_188|   32   |
|edge_p1_x_read_reg_209|   32   |
|edge_p1_y_read_reg_203|   32   |
|edge_p1_z_read_reg_230|   32   |
|edge_p2_x_read_reg_198|   32   |
|edge_p2_y_read_reg_193|   32   |
|edge_p2_z_read_reg_225|   32   |
|  plane_read_reg_177  |   32   |
|        reg_108       |   32   |
|        reg_119       |   32   |
|        reg_126       |   32   |
|        reg_132       |   32   |
|        reg_138       |   32   |
|   tmp_19_i_reg_215   |   32   |
|   tmp_21_i_reg_220   |   32   |
|   tmp_23_i_reg_237   |   32   |
|   tmp_24_i_reg_242   |   32   |
|   xor_ln20_reg_183   |   32   |
+----------------------+--------+
|         Total        |   608  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_64 |  p0  |   6  |  32  |   192  ||    4    |
| grp_fu_64 |  p1  |   8  |  32  |   256  ||    4    |
| grp_fu_72 |  p0  |   5  |  32  |   160  ||    4    |
| grp_fu_72 |  p1  |   6  |  32  |   192  ||    4    |
| grp_fu_79 |  p0  |   2  |  32  |   64   ||    3    |
| grp_fu_79 |  p1  |   2  |  32  |   64   ||    3    |
| grp_fu_83 |  p0  |   2  |  32  |   64   ||    3    |
| grp_fu_83 |  p1  |   2  |  32  |   64   ||    3    |
| grp_fu_89 |  p0  |   2  |  32  |   64   ||    3    |
| grp_fu_89 |  p1  |   3  |  32  |   96   ||    3    |
| grp_fu_94 |  p0  |   2  |  32  |   64   ||    3    |
| grp_fu_94 |  p1  |   4  |  32  |   128  ||    3    |
| grp_fu_99 |  p0  |   2  |  32  |   64   ||    3    |
| grp_fu_99 |  p1  |   3  |  32  |   96   ||    3    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |  1568  ||  10.327 ||    46   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   17   |    -   |  1855  |  3599  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   46   |
|  Register |    -   |    -   |   608  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   17   |   10   |  2463  |  3645  |
+-----------+--------+--------+--------+--------+
