--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 73706 paths analyzed, 22871 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.629ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_6 (SLICE_X30Y85.BY), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.621ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (1.790 - 1.798)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X6Y12.DOA2    Trcko_DOA_NC          2.100   inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X63Y28.G3      net (fanout=13)       2.664   test_fixed_melexis_i2c_mem_douta<6>
    SLICE_X63Y28.Y       Tilo                  0.194   tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/ee2431<15>
                                                       tfm_inst/CalculateTa_i2c_mem_douta<6>1
    SLICE_X30Y85.BY      net (fanout=8)        4.383   tfm_inst/CalculateTa_i2c_mem_douta<6>
    SLICE_X30Y85.CLK     Tdick                 0.280   tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432<7>
                                                       tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_6
    -------------------------------------------------  ---------------------------
    Total                                      9.621ns (2.574ns logic, 7.047ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y63.YQ      Tcko                  0.360   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X63Y28.G4      net (fanout=446)      3.240   tfm_inst/CalculateTa_mux
    SLICE_X63Y28.Y       Tilo                  0.194   tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/ee2431<15>
                                                       tfm_inst/CalculateTa_i2c_mem_douta<6>1
    SLICE_X30Y85.BY      net (fanout=8)        4.383   tfm_inst/CalculateTa_i2c_mem_douta<6>
    SLICE_X30Y85.CLK     Tdick                 0.280   tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432<7>
                                                       tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_6
    -------------------------------------------------  ---------------------------
    Total                                      8.457ns (0.834ns logic, 7.623ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_5 (SLICE_X31Y84.BX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.575ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (1.790 - 1.798)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X6Y12.DOA1    Trcko_DOA_NC          2.100   inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X62Y30.F1      net (fanout=13)       3.223   test_fixed_melexis_i2c_mem_douta<5>
    SLICE_X62Y30.X       Tilo                  0.195   tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/ee2431<13>
                                                       tfm_inst/CalculateTa_i2c_mem_douta<5>1
    SLICE_X31Y84.BX      net (fanout=8)        3.776   tfm_inst/CalculateTa_i2c_mem_douta<5>
    SLICE_X31Y84.CLK     Tdick                 0.281   tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432<5>
                                                       tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_5
    -------------------------------------------------  ---------------------------
    Total                                      9.575ns (2.576ns logic, 6.999ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.845ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y63.YQ      Tcko                  0.360   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X62Y30.F4      net (fanout=446)      3.233   tfm_inst/CalculateTa_mux
    SLICE_X62Y30.X       Tilo                  0.195   tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/ee2431<13>
                                                       tfm_inst/CalculateTa_i2c_mem_douta<5>1
    SLICE_X31Y84.BX      net (fanout=8)        3.776   tfm_inst/CalculateTa_i2c_mem_douta<5>
    SLICE_X31Y84.CLK     Tdick                 0.281   tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432<5>
                                                       tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_5
    -------------------------------------------------  ---------------------------
    Total                                      7.845ns (0.836ns logic, 7.009ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_14 (SLICE_X32Y104.BY), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.468ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (1.773 - 1.798)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X6Y12.DOA2    Trcko_DOA_NC          2.100   inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X63Y28.G3      net (fanout=13)       2.664   test_fixed_melexis_i2c_mem_douta<6>
    SLICE_X63Y28.Y       Tilo                  0.194   tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/ee2431<15>
                                                       tfm_inst/CalculateTa_i2c_mem_douta<6>1
    SLICE_X32Y104.BY     net (fanout=8)        4.230   tfm_inst/CalculateTa_i2c_mem_douta<6>
    SLICE_X32Y104.CLK    Tdick                 0.280   tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432<15>
                                                       tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_14
    -------------------------------------------------  ---------------------------
    Total                                      9.468ns (2.574ns logic, 6.894ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.304ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y63.YQ      Tcko                  0.360   tfm_inst/CalculateTa_mux
                                                       tfm_inst/CalculateTa_mux
    SLICE_X63Y28.G4      net (fanout=446)      3.240   tfm_inst/CalculateTa_mux
    SLICE_X63Y28.Y       Tilo                  0.194   tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/ee2431<15>
                                                       tfm_inst/CalculateTa_i2c_mem_douta<6>1
    SLICE_X32Y104.BY     net (fanout=8)        4.230   tfm_inst/CalculateTa_i2c_mem_douta<6>
    SLICE_X32Y104.CLK    Tdick                 0.280   tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432<15>
                                                       tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_14
    -------------------------------------------------  ---------------------------
    Total                                      8.304ns (0.834ns logic, 7.470ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2 (RAMB16_X5Y14.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia_3 (FF)
  Destination:          tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (0.800 - 0.836)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia_3 to tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y112.XQ     Tcko                  0.313   tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia<3>
                                                       tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia_3
    RAMB16_X5Y14.DIA3    net (fanout=2)        0.325   tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia<3>
    RAMB16_X5Y14.CLKA    Trckd_DIA   (-Th)     0.322   tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2
                                                       tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (-0.009ns logic, 0.325ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2 (RAMB16_X5Y14.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia_4 (FF)
  Destination:          tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      -0.041ns (0.800 - 0.841)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia_4 to tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y114.YQ     Tcko                  0.313   tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia<5>
                                                       tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia_4
    RAMB16_X5Y14.DIA4    net (fanout=2)        0.325   tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia<4>
    RAMB16_X5Y14.CLKA    Trckd_DIA   (-Th)     0.322   tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2
                                                       tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (-0.009ns logic, 0.325ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2 (RAMB16_X5Y14.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia_2 (FF)
  Destination:          tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (0.800 - 0.836)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia_2 to tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y112.YQ     Tcko                  0.313   tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia<3>
                                                       tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia_2
    RAMB16_X5Y14.DIA2    net (fanout=2)        0.346   tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_dia<2>
    RAMB16_X5Y14.CLKA    Trckd_DIA   (-Th)     0.322   tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2
                                                       tfm_inst/inst_CalculateVirCompensated/mem_vir_compensated2
    -------------------------------------------------  ---------------------------
    Total                                      0.337ns (-0.009ns logic, 0.346ns route)
                                                       (-2.7% logic, 102.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X4Y12.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X4Y13.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Logical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Location pin: RAMB16_X4Y10.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.629|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 73706 paths, 0 nets, and 40445 connections

Design statistics:
   Minimum period:   9.629ns{1}   (Maximum frequency: 103.853MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 26 00:50:08 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 671 MB



