--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/Zachary/Documents/GitHub/Chip-Design/proj_asic/rtl/chip/project/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml chip.twx chip.ncd -o chip.twr
chip.pcf -ucf chip.ucf

Design file:              chip.ncd
Physical constraint file: chip.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 422601 paths analyzed, 85655 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.750ns.
--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_STM/filter_storage_x/ram_0_5414 (SLICE_X6Y6.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2S_Input/i2si_Fifo/fifo_out_data_6 (FF)
  Destination:          Filter/TOP_FILTER_STM/filter_storage_x/ram_0_5414 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.676ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (1.332 - 1.371)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I2S_Input/i2si_Fifo/fifo_out_data_6 to Filter/TOP_FILTER_STM/filter_storage_x/ram_0_5414
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y159.AQ     Tcko                  0.393   I2S_Input/i2si_Fifo/fifo_out_data<5>
                                                       I2S_Input/i2si_Fifo/fifo_out_data_6
    SLICE_X6Y6.D2        net (fanout=510)     14.279   I2S_Input/i2si_Fifo/fifo_out_data<6>
    SLICE_X6Y6.CLK       Tas                   0.004   Filter/TOP_FILTER_STM/filter_storage_x/ram_0<5415>
                                                       Filter/TOP_FILTER_STM/filter_storage_x/mux1097211
                                                       Filter/TOP_FILTER_STM/filter_storage_x/ram_0_5414
    -------------------------------------------------  ---------------------------
    Total                                     14.676ns (0.397ns logic, 14.279ns route)
                                                       (2.7% logic, 97.3% route)

--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_STM/filter_storage_x/ram_0_5382 (SLICE_X6Y8.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2S_Input/i2si_Fifo/fifo_out_data_6 (FF)
  Destination:          Filter/TOP_FILTER_STM/filter_storage_x/ram_0_5382 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.434ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (1.331 - 1.371)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I2S_Input/i2si_Fifo/fifo_out_data_6 to Filter/TOP_FILTER_STM/filter_storage_x/ram_0_5382
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y159.AQ     Tcko                  0.393   I2S_Input/i2si_Fifo/fifo_out_data<5>
                                                       I2S_Input/i2si_Fifo/fifo_out_data_6
    SLICE_X6Y8.B3        net (fanout=510)     14.026   I2S_Input/i2si_Fifo/fifo_out_data<6>
    SLICE_X6Y8.CLK       Tas                   0.015   Filter/TOP_FILTER_STM/filter_storage_x/ram_0<5385>
                                                       Filter/TOP_FILTER_STM/filter_storage_x/mux1100411
                                                       Filter/TOP_FILTER_STM/filter_storage_x/ram_0_5382
    -------------------------------------------------  ---------------------------
    Total                                     14.434ns (0.408ns logic, 14.026ns route)
                                                       (2.8% logic, 97.2% route)

--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_STM/filter_storage_x/ram_0_5478 (SLICE_X7Y7.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2S_Input/i2si_Fifo/fifo_out_data_6 (FF)
  Destination:          Filter/TOP_FILTER_STM/filter_storage_x/ram_0_5478 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.422ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (1.332 - 1.371)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I2S_Input/i2si_Fifo/fifo_out_data_6 to Filter/TOP_FILTER_STM/filter_storage_x/ram_0_5478
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y159.AQ     Tcko                  0.393   I2S_Input/i2si_Fifo/fifo_out_data<5>
                                                       I2S_Input/i2si_Fifo/fifo_out_data_6
    SLICE_X7Y7.B4        net (fanout=510)     13.980   I2S_Input/i2si_Fifo/fifo_out_data<6>
    SLICE_X7Y7.CLK       Tas                   0.049   Filter/TOP_FILTER_STM/filter_storage_x/ram_0<5481>
                                                       Filter/TOP_FILTER_STM/filter_storage_x/mux1090811
                                                       Filter/TOP_FILTER_STM/filter_storage_x/ram_0_5478
    -------------------------------------------------  ---------------------------
    Total                                     14.422ns (0.442ns logic, 13.980ns route)
                                                       (3.1% logic, 96.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/filter_out_8 (SLICE_X50Y130.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_t_8 (FF)
  Destination:          Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/filter_out_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.264ns (0.763 - 0.499)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_t_8 to Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/filter_out_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y129.CMUX   Tshcko                0.181   Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_t<12>
                                                       Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_t_8
    SLICE_X50Y130.AX     net (fanout=1)        0.160   Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_t<8>
    SLICE_X50Y130.CLK    Tckdi       (-Th)     0.059   Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/filter_out<11>
                                                       Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/filter_out_8
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.122ns logic, 0.160ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point I2C/i2c_top_serializer/data_read_4 (SLICE_X54Y163.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Register/Register/rdata_4 (FF)
  Destination:          I2C/i2c_top_serializer/data_read_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 1)
  Clock Path Skew:      0.261ns (0.767 - 0.506)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Register/Register/rdata_4 to I2C/i2c_top_serializer/data_read_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y162.CQ     Tcko                  0.141   Register/Register/rdata<4>
                                                       Register/Register/rdata_4
    SLICE_X54Y163.A5     net (fanout=4)        0.222   Register/Register/rdata<4>
    SLICE_X54Y163.CLK    Tah         (-Th)     0.083   I2C/i2c_top_serializer/data_read<3>
                                                       Register/Register/rdata<4>_rt
                                                       I2C/i2c_top_serializer/data_read_4
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.058ns logic, 0.222ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/filter_out_12 (SLICE_X50Y131.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_t_12 (FF)
  Destination:          Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/filter_out_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.300ns (Levels of Logic = 0)
  Clock Path Skew:      0.266ns (0.765 - 0.499)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_t_12 to Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/filter_out_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y129.CQ     Tcko                  0.141   Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_t<12>
                                                       Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_t_12
    SLICE_X50Y131.AX     net (fanout=1)        0.218   Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/acc_t<12>
    SLICE_X50Y131.CLK    Tckdi       (-Th)     0.059   Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/filter_out<15>
                                                       Filter/TOP_FILTER_ROUND_TRUNCATE_LEFT/filter_out_12
    -------------------------------------------------  ---------------------------
    Total                                      0.300ns (0.082ns logic, 0.218ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.900ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.050ns (Tmpw)
  Physical resource: I2S_Output/i2so_Fifo/fifo_out_data<16>/CLK
  Logical resource: I2S_Output/i2so_Fifo/Mram_buf_mem2/DP/CLK
  Location pin: SLICE_X14Y129.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.900ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.050ns (Tmpw)
  Physical resource: I2S_Output/i2so_Fifo/fifo_out_data<16>/CLK
  Logical resource: I2S_Output/i2so_Fifo/Mram_buf_mem2/DP/CLK
  Location pin: SLICE_X14Y129.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.900ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.050ns (Tmpw)
  Physical resource: I2S_Output/i2so_Fifo/fifo_out_data<16>/CLK
  Logical resource: I2S_Output/i2so_Fifo/Mram_buf_mem18/DP/CLK
  Location pin: SLICE_X14Y129.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.750|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 422601 paths, 0 nets, and 135579 connections

Design statistics:
   Minimum period:  14.750ns{1}   (Maximum frequency:  67.797MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 04 22:55:16 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1201 MB



