============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:41:01 pm
  Module:                 ms_serial_by4_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                 Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock clk)                  launch                                    0 R 
TOP
  genblk1[0].genblk1.sng
    ctr
      countval_reg[5]/CLK                                0             0 R 
      countval_reg[5]/Q      DFFSR             1  1.5   10  +115     115 F 
      drc_bufs152/A                                           +0     115   
      drc_bufs152/Y          BUFX2             4 10.4   13   +41     156 F 
    ctr/countval[5] 
    g458/A                                                    +0     156   
    g458/Y                   INVX1             1  2.5    0    +3     159 R 
    g455/A                                                    +0     159   
    g455/Y                   OR2X1             2  5.0   36   +47     206 R 
    g452/C                                                    +0     206   
    g452/Y                   NAND3X1           1  1.5   16   +15     221 F 
    drc_bufs/A                                                +0     221   
    drc_bufs/Y               BUFX2             1  1.9    2   +34     255 F 
    g449/A                                                    +0     255   
    g449/Y                   AND2X1            1  1.9   16   +30     285 F 
    g445/C                                                    +0     285   
    g445/Y                   OAI21X1           1  2.4   43   +21     306 R 
    g443/B                                                    +0     306   
    g443/Y                   OR2X1             6 14.0   76   +87     393 R 
    g441/B                                                    +0     393   
    g441/Y                   OR2X1             5 11.6   64   +81     475 R 
    g438/C                                                    +0     475   
    g438/Y                   AOI21X1           1  1.5   15   +26     500 F 
    drc_bufs462/A                                             +0     500   
    drc_bufs462/Y            BUFX2             1  1.5    2   +33     534 F 
    g437/A                                                    +0     534   
    g437/Y                   INVX1             4  9.2   10   +21     554 R 
  genblk1[0].genblk1.sng/sn_out[0] 
  g121/A                                                      +0     554   
  g121/Y                     AND2X1            1 12.7   76   +63     617 R 
  genblk2.stoch2bin/data_in[3] 
    par_ctr/a[3] 
      p1/a[3] 
        p1/a[3] 
          fa0/cin 
            g2/A                                              +0     617   
            g2/YS            FAX1              1  3.4   12   +93     710 F 
          fa0/s 
          ha0/b 
            g17/B                                             +0     710   
            g17/YS           HAX1              1  4.0   19   +59     769 F 
          ha0/s 
        p1/y[0] 
        g168/A                                                +0     769   
        g168/YC              HAX1              1  8.8   35   +65     834 F 
        g167/B                                                +0     834   
        g167/YC              FAX1              1  7.1   29   +89     922 F 
        g166/C                                                +0     922   
        g166/YS              FAX1              1 10.3   56   +95    1018 R 
      p1/y[2] 
      g234/B                                                  +0    1018   
      g234/YS                FAX1              2 11.1   34  +106    1123 F 
    par_ctr/y[2] 
    ctr/data_in[2] 
      g825/B                                                  +0    1123   
      g825/YC                FAX1              1  7.1   29   +88    1212 F 
      g821/C                                                  +0    1212   
      g821/YC                FAX1              1  7.1   29   +82    1293 F 
      g817/C                                                  +0    1293   
      g817/YC                FAX1              1  7.1   29   +82    1375 F 
      g813/C                                                  +0    1375   
      g813/YC                FAX1              1  7.1   26   +82    1457 F 
      g809/C                                                  +0    1457   
      g809/YC                FAX1              1  7.1   27   +81    1538 F 
      g805/C                                                  +0    1538   
      g805/YC                FAX1              1  7.1   27   +81    1619 F 
      g801/C                                                  +0    1619   
      g801/YC                FAX1              1  7.1   27   +81    1700 F 
      g797/C                                                  +0    1700   
      g797/YC                FAX1              1  7.1   27   +81    1781 F 
      g793/C                                                  +0    1781   
      g793/YC                FAX1              1 10.9   37   +89    1870 F 
      g2/A                                                    +0    1870   
      g2/YS                  FAX1              1  2.8   21   +84    1954 R 
      g787/A                                                  +0    1954   
      g787/Y                 MUX2X1            1  1.5   21   +23    1977 F 
      g786/A                                                  +0    1977   
      g786/Y                 INVX1             1  2.0    0    +4    1981 R 
      countval_reg[11]/D     DFFSR                            +0    1981   
      countval_reg[11]/CLK   setup                       0   +70    2051 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                5000 R 
                             uncertainty                     -50    4950 R 
---------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    2899ps 
Start-point  : TOP/genblk1[0].genblk1.sng/ctr/countval_reg[5]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[11]/D
