
---------- Begin Simulation Statistics ----------
final_tick                               519618902500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101746                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738056                       # Number of bytes of host memory used
host_op_rate                                   102084                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6028.65                       # Real time elapsed on the host
host_tick_rate                               86191633                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613392192                       # Number of instructions simulated
sim_ops                                     615430940                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.519619                       # Number of seconds simulated
sim_ticks                                519618902500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.091220                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               79283698                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            91035236                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10042746                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121801538                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11448275                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11583859                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          135584                       # Number of indirect misses.
system.cpu0.branchPred.lookups              157622806                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052921                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509397                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6366971                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138966145                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17315853                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532371                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       61258136                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561783464                       # Number of instructions committed
system.cpu0.commit.committedOps             562294136                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    902567046                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.622994                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.421919                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    639283269     70.83%     70.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    155871821     17.27%     88.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     36017541      3.99%     92.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34439441      3.82%     95.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11665690      1.29%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4427911      0.49%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1078869      0.12%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2466651      0.27%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17315853      1.92%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    902567046                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672103                       # Number of function calls committed.
system.cpu0.commit.int_insts                543430608                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174756085                       # Number of loads committed
system.cpu0.commit.membars                    1019953                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019959      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311041453     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175265474     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69812271     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562294136                       # Class of committed instruction
system.cpu0.commit.refs                     245077773                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561783464                       # Number of Instructions Simulated
system.cpu0.committedOps                    562294136                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.825412                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.825412                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            102627435                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3680411                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77214954                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             638934997                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               362289555                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                440730200                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6371911                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9856500                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2764544                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  157622806                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                105245434                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    551545268                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2928070                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          120                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     662251486                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          110                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               20095406                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.153705                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         353190417                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90731973                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.645793                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         914783645                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.725460                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.942486                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               451392155     49.34%     49.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               342604209     37.45%     86.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                62911774      6.88%     93.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43542350      4.76%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10666957      1.17%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2122643      0.23%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  522232      0.06%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     449      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020876      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           914783645                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      110702750                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6480046                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146932537                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.595614                       # Inst execution rate
system.cpu0.iew.exec_refs                   273964004                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  76591604                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               78965367                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            199665941                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1017283                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3235907                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            78751855                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          623536605                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            197372400                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4231266                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            610794033                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                534195                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2150901                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6371911                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3301215                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       142442                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9446992                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29739                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5320                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3234514                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24909856                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8430167                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5320                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       827973                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5652073                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                272156954                       # num instructions consuming a value
system.cpu0.iew.wb_count                    603963383                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.835225                       # average fanout of values written-back
system.cpu0.iew.wb_producers                227312223                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.588953                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     604057419                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               743234012                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386013357                       # number of integer regfile writes
system.cpu0.ipc                              0.547821                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.547821                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020985      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            332761648     54.11%     54.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213040      0.69%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018061      0.17%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           199408487     32.42%     87.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           76603027     12.46%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             615025299                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     873037                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001420                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 169401     19.40%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    10      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                601977     68.95%     88.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               101645     11.64%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             614877296                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2145786948                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    603963332                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        684783622                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 620489909                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                615025299                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3046696                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       61242466                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            79774                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1514325                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     20265920                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    914783645                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.672318                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.866508                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          486248719     53.15%     53.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          287582153     31.44%     84.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          103502447     11.31%     95.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           30901356      3.38%     99.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5714072      0.62%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             360480      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             318964      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              81920      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              73534      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      914783645                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.599740                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10033596                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1904632                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           199665941                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           78751855                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1037                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1025486395                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13751428                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               85250391                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357814913                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3658781                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               369577211                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4469678                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 4733                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            772686963                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             634240132                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          407468914                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                435650376                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9853244                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6371911                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17831972                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                49653997                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       772686919                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        101784                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3157                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8004647                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3140                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1508790543                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1259329650                       # The number of ROB writes
system.cpu0.timesIdled                       11649290                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1004                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.030272                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4298426                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4774423                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           887362                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          6860552                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136449                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         140056                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3607                       # Number of indirect misses.
system.cpu1.branchPred.lookups                7854965                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8841                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509182                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           537079                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419434                       # Number of branches committed
system.cpu1.commit.bw_lim_events               489458                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528231                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       10678944                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19243801                       # Number of instructions committed
system.cpu1.commit.committedOps              19753181                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    110422674                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.178887                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.837104                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    102220725     92.57%     92.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4097079      3.71%     96.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1372824      1.24%     97.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1257351      1.14%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       322903      0.29%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       114340      0.10%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       476533      0.43%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        71461      0.06%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       489458      0.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    110422674                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227451                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18552667                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320153                       # Number of loads committed
system.cpu1.commit.membars                    1018431                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018431      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11645767     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829335     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259510      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19753181                       # Class of committed instruction
system.cpu1.commit.refs                       7088857                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19243801                       # Number of Instructions Simulated
system.cpu1.committedOps                     19753181                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.844571                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.844571                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             90966102                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               355188                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3689259                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              32638905                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5925587                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 13569063                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                537537                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               410538                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1171153                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    7854965                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5775182                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    104820765                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                92855                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      36828404                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1775640                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.069839                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6460856                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4434875                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.327446                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         112169442                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.340619                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.837454                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                89456704     79.75%     79.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                13766560     12.27%     92.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5279450      4.71%     96.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2152612      1.92%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  592050      0.53%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  477649      0.43%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  444027      0.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     380      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           112169442                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         302318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              556364                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5527124                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.202873                       # Inst execution rate
system.cpu1.iew.exec_refs                     7749877                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1850193                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               77153704                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              8450839                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1011242                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           306982                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2928326                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           30427009                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5899684                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           272996                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             22817439                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                453935                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               791660                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                537537                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1867439                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20182                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          146161                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6717                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          472                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1287                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3130686                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1159622                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           472                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92638                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        463726                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 13139608                       # num instructions consuming a value
system.cpu1.iew.wb_count                     22536958                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.814231                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10698682                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.200379                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      22546041                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                28702985                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14787077                       # number of integer regfile writes
system.cpu1.ipc                              0.171099                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.171099                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018642      4.41%      4.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             14234721     61.65%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6479649     28.06%     94.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1357279      5.88%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              23090435                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     607083                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026292                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 122307     20.15%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                425088     70.02%     90.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                59684      9.83%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              22678860                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         158993060                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     22536946                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41101116                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  27394847                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 23090435                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3032162                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       10673827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            35693                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1503931                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7998099                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    112169442                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.205853                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.658273                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           97608377     87.02%     87.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            9854942      8.79%     95.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2598979      2.32%     98.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1038703      0.93%     99.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             723445      0.64%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             129259      0.12%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             157039      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              30467      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              28231      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      112169442                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.205300                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5771989                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          844664                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             8450839                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2928326                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    211                       # number of misc regfile reads
system.cpu1.numCycles                       112471760                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   926747397                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               81778485                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13165458                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3033769                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6780563                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                646504                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3432                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             39333359                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              31916663                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           21158676                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13498629                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5602769                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                537537                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9547169                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 7993218                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        39333347                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27059                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               862                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6358624                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           860                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   140364340                       # The number of ROB reads
system.cpu1.rob.rob_writes                   62612086                       # The number of ROB writes
system.cpu1.timesIdled                          12653                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            92.124657                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2266940                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2460731                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           254503                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4009970                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98530                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         101504                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2974                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4412186                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2643                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509167                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           170085                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647065                       # Number of branches committed
system.cpu2.commit.bw_lim_events               415914                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528180                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1762779                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16504411                       # Number of instructions committed
system.cpu2.commit.committedOps              17013768                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    110717493                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.153668                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.783115                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    103726008     93.69%     93.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3483683      3.15%     96.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1156767      1.04%     97.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1078301      0.97%     98.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       229918      0.21%     99.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        90378      0.08%     99.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       472894      0.43%     99.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        63630      0.06%     99.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       415914      0.38%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    110717493                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174047                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15892201                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697065                       # Number of loads committed
system.cpu2.commit.membars                    1018406                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018406      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796122     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206232     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992870      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17013768                       # Class of committed instruction
system.cpu2.commit.refs                       6199114                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16504411                       # Number of Instructions Simulated
system.cpu2.committedOps                     17013768                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.738305                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.738305                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            100648598                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                87063                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2160372                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19429743                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2872503                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6191264                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                170404                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               223506                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1173154                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4412186                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3101702                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    107506005                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                46910                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      19758931                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 509644                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.039674                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3295079                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2365470                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.177669                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         111055923                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.182520                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.605663                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                98610162     88.79%     88.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7511688      6.76%     95.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2993254      2.70%     98.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1299661      1.17%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  445164      0.40%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   84296      0.08%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  111505      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     183      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           111055923                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         155827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              185154                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3926086                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.164388                       # Inst execution rate
system.cpu2.iew.exec_refs                     6648858                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1525617                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               85462073                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5121492                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            510031                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           177919                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1554873                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18772775                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5123241                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           152327                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18281921                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                500143                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               828071                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                170404                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1871659                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        17464                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          104688                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4205                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          181                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          488                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       424427                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        52824                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           181                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        48917                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        136237                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10797362                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18103754                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.847274                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9148328                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.162786                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18109015                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22561599                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12249320                       # number of integer regfile writes
system.cpu2.ipc                              0.148405                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.148405                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018610      5.53%      5.53% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10724317     58.18%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.70% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5669004     30.75%     94.45% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1022174      5.54%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18434248                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     578743                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031395                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 117158     20.24%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                411219     71.05%     91.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                50362      8.70%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17994365                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         148544263                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18103742                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         20531898                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17244218                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18434248                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528557                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1759006                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            41129                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           377                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       747690                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    111055923                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.165991                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.607510                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           99705324     89.78%     89.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7538475      6.79%     96.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2088603      1.88%     98.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             734825      0.66%     99.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             686496      0.62%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             111606      0.10%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             144397      0.13%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              25880      0.02%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              20317      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      111055923                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.165758                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3196895                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          356443                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5121492                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1554873                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    204                       # number of misc regfile reads
system.cpu2.numCycles                       111211750                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   928006712                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               90767613                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441474                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3310129                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3311832                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                717452                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2170                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             23769844                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19197937                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           13005244                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6658191                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               6001869                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                170404                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             10120758                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1563770                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        23769832                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         27125                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               859                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6764463                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           858                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   129077125                       # The number of ROB reads
system.cpu2.rob.rob_writes                   37891791                       # The number of ROB writes
system.cpu2.timesIdled                           4578                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            73.336147                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2210636                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3014388                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           400115                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3862200                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            116549                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         204127                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           87578                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4346239                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1258                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509154                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           232623                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470627                       # Number of branches committed
system.cpu3.commit.bw_lim_events               369150                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528141                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2229181                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860516                       # Number of instructions committed
system.cpu3.commit.committedOps              16369855                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    105860374                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.154636                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.777702                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     99029820     93.55%     93.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3408494      3.22%     96.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1186628      1.12%     97.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1037984      0.98%     98.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       216027      0.20%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        77657      0.07%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       473738      0.45%     99.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        60876      0.06%     99.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       369150      0.35%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    105860374                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151183                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254787                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568794                       # Number of loads committed
system.cpu3.commit.membars                    1018377                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018377      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353640     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077948     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919752      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369855                       # Class of committed instruction
system.cpu3.commit.refs                       5997712                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860516                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369855                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.709822                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.709822                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             95649651                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               168385                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2115466                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19786085                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3002617                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6313861                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                232909                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               309164                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1092186                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4346239                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3170958                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    102520134                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                44999                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      20284225                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 800802                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.040840                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3370676                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2327185                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.190603                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         106291224                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.195639                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.627109                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                93799476     88.25%     88.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7285245      6.85%     95.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2967590      2.79%     97.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1595758      1.50%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  494125      0.46%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   84122      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   64699      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     199      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           106291224                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         130015                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              245330                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3775992                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.166939                       # Inst execution rate
system.cpu3.iew.exec_refs                     6411713                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441920                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               80258134                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4980145                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510006                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           396102                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1460352                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18595591                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4969793                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           301133                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17765825                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                505895                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               895381                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                232909                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1963452                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        15669                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           93980                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2174                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          111                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          143                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       411351                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        31434                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           111                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        43383                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        201947                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10462609                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17613897                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.847643                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8868555                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.165511                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17618859                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21796737                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11985338                       # number of integer regfile writes
system.cpu3.ipc                              0.149035                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.149035                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018583      5.64%      5.64% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10600685     58.67%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5511092     30.50%     94.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936456      5.18%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18066958                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     576246                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031895                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 122707     21.29%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                406320     70.51%     91.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                47215      8.19%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17624605                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         143065790                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17613885                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         20821405                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17067114                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18066958                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528477                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2225735                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            64432                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           336                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1026849                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    106291224                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.169976                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.612261                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           95041422     89.42%     89.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7628473      7.18%     96.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1943162      1.83%     98.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             708404      0.67%     99.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             677619      0.64%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             104790      0.10%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             140602      0.13%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              25105      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              21647      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      106291224                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.169768                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3180890                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          358681                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4980145                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1460352                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    206                       # number of misc regfile reads
system.cpu3.numCycles                       106421239                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   932796475                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               85683294                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036705                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3314597                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3627600                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                792084                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1836                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             24012816                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19491482                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13463315                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6553226                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5961406                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                232909                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             10162137                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2426610                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        24012804                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         32058                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               853                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6706153                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           849                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   124089077                       # The number of ROB reads
system.cpu3.rob.rob_writes                   37629587                       # The number of ROB writes
system.cpu3.timesIdled                           2321                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2723905                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5432920                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       310744                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        22929                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26011078                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2673806                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52148641                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2696735                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 519618902500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1249704                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1544679                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1164220                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1001                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            631                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1472619                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1472576                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1249704                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            65                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8155200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8155200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    273085440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               273085440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1414                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2724020                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2724020    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2724020                       # Request fanout histogram
system.membus.respLayer1.occupancy        14560344500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12498839008                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3650804551.181102                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   21775971439.803989                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          124     97.64%     97.64% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 210912616500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    55966724500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 463652178000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 519618902500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3095698                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3095698                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3095698                       # number of overall hits
system.cpu2.icache.overall_hits::total        3095698                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6004                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6004                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6004                       # number of overall misses
system.cpu2.icache.overall_misses::total         6004                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    185937499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    185937499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    185937499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    185937499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3101702                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3101702                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3101702                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3101702                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001936                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001936                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001936                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001936                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 30968.937209                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 30968.937209                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 30968.937209                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 30968.937209                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          306                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    43.714286                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5413                       # number of writebacks
system.cpu2.icache.writebacks::total             5413                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          559                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          559                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          559                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          559                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5445                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5445                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5445                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5445                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    168073999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    168073999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    168073999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    168073999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001755                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001755                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001755                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001755                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 30867.584757                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 30867.584757                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 30867.584757                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 30867.584757                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5413                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3095698                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3095698                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6004                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6004                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    185937499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    185937499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3101702                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3101702                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001936                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001936                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 30968.937209                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 30968.937209                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          559                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          559                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5445                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5445                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    168073999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    168073999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001755                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001755                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 30867.584757                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 30867.584757                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 519618902500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.977577                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3039810                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5413                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           561.575836                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        360987500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.977577                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999299                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999299                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6208849                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6208849                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 519618902500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4604257                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4604257                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4604257                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4604257                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1324475                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1324475                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1324475                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1324475                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 181358426156                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 181358426156                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 181358426156                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 181358426156                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5928732                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5928732                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5928732                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5928732                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.223399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.223399                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.223399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.223399                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 136928.538595                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 136928.538595                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 136928.538595                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 136928.538595                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1407235                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        85344                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            17684                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1182                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.576736                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    72.203046                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       531570                       # number of writebacks
system.cpu2.dcache.writebacks::total           531570                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       998830                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       998830                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       998830                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       998830                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       325645                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       325645                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       325645                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       325645                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  38584919281                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  38584919281                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  38584919281                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  38584919281                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054927                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054927                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054927                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054927                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 118487.676092                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 118487.676092                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 118487.676092                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 118487.676092                       # average overall mshr miss latency
system.cpu2.dcache.replacements                531570                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4148755                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4148755                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       787498                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       787498                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  82990474500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  82990474500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4936253                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4936253                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.159534                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.159534                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 105384.997168                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105384.997168                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       632387                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       632387                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155111                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155111                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  16873805000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16873805000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031423                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031423                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 108785.353714                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108785.353714                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       455502                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        455502                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       536977                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       536977                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  98367951656                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  98367951656                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992479                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992479                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.541046                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.541046                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 183188.389179                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 183188.389179                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       366443                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       366443                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170534                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170534                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21711114281                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21711114281                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171826                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171826                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 127312.525836                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 127312.525836                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          319                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          319                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          209                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5122000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5122000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.395833                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.395833                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24507.177033                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24507.177033                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          145                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          145                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           64                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           64                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       776500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       776500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.121212                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.121212                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12132.812500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12132.812500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          156                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          156                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1281500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1281500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          355                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          355                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.439437                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.439437                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8214.743590                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8214.743590                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          155                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          155                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1141500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1141500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.436620                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.436620                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7364.516129                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7364.516129                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       389000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       389000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       374000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       374000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284961                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284961                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224206                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224206                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  19738329500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  19738329500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509167                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509167                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440339                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440339                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 88036.580199                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 88036.580199                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224206                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224206                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  19514123500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  19514123500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440339                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440339                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 87036.580199                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 87036.580199                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 519618902500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.142670                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5437580                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           549673                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.892391                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        360999000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.142670                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.910708                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.910708                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13427265                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13427265                       # Number of data accesses
system.cpu3.numPwrStateTransitions                229                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          115                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4052526456.521739                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   22857606090.181015                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          112     97.39%     97.39% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.87%     98.26% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.87%     99.13% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.87%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 210912411500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            115                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    53578360000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 466040542500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 519618902500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3167878                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3167878                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3167878                       # number of overall hits
system.cpu3.icache.overall_hits::total        3167878                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3080                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3080                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3080                       # number of overall misses
system.cpu3.icache.overall_misses::total         3080                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    141117000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    141117000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    141117000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    141117000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3170958                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3170958                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3170958                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3170958                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000971                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000971                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000971                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000971                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 45817.207792                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 45817.207792                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 45817.207792                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 45817.207792                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          345                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    31.363636                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2857                       # number of writebacks
system.cpu3.icache.writebacks::total             2857                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          191                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          191                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          191                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          191                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2889                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2889                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2889                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2889                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    128555000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    128555000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    128555000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    128555000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000911                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000911                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000911                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000911                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 44498.096227                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44498.096227                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 44498.096227                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44498.096227                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2857                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3167878                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3167878                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3080                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3080                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    141117000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    141117000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3170958                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3170958                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000971                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000971                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 45817.207792                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 45817.207792                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          191                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          191                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2889                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2889                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    128555000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    128555000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000911                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000911                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 44498.096227                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44498.096227                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 519618902500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.977252                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3098707                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2857                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1084.601680                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        367894500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.977252                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999289                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999289                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          6344805                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         6344805                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 519618902500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4440848                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4440848                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4440848                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4440848                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1284002                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1284002                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1284002                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1284002                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 178066489410                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 178066489410                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 178066489410                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 178066489410                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5724850                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5724850                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5724850                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5724850                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.224286                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.224286                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.224286                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.224286                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 138680.850505                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 138680.850505                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 138680.850505                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 138680.850505                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1389905                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        76710                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            16012                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1031                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    86.803960                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    74.403492                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496176                       # number of writebacks
system.cpu3.dcache.writebacks::total           496176                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       978225                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       978225                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       978225                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       978225                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305777                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305777                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305777                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305777                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  36526141911                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  36526141911                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  36526141911                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  36526141911                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053412                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053412                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053412                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053412                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 119453.529569                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 119453.529569                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 119453.529569                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 119453.529569                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496176                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4029308                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4029308                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       776182                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       776182                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  81910133500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  81910133500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4805490                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4805490                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.161520                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.161520                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105529.545261                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105529.545261                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       626104                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       626104                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       150078                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       150078                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16639062000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16639062000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031231                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031231                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 110869.427897                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110869.427897                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       411540                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        411540                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       507820                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       507820                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  96156355910                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  96156355910                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919360                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919360                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.552363                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.552363                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 189351.258143                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 189351.258143                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       352121                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       352121                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155699                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155699                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19887079911                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19887079911                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169356                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169356                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 127727.730499                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 127727.730499                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          309                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          309                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          232                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          232                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5857000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5857000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.428835                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.428835                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 25245.689655                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 25245.689655                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          155                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          155                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           77                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           77                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       874000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       874000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.142329                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.142329                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 11350.649351                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11350.649351                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          188                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          188                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          172                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1519500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1519500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.477778                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.477778                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8834.302326                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8834.302326                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1371500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1371500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.455556                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.455556                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8362.804878                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8362.804878                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       380000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       380000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       364000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       364000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305568                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305568                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203586                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203586                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  18557560500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  18557560500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509154                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509154                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399852                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399852                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 91153.421650                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 91153.421650                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203586                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203586                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18353974500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18353974500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399852                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399852                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 90153.421650                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 90153.421650                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 519618902500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.188731                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5254731                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           509160                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.320392                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        367906000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.188731                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.880898                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.880898                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12978995                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12978995                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    572976666.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   885199984.900750                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2652147500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   512743182500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6875720000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 519618902500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     90678701                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        90678701                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     90678701                       # number of overall hits
system.cpu0.icache.overall_hits::total       90678701                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14566733                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14566733                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14566733                       # number of overall misses
system.cpu0.icache.overall_misses::total     14566733                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 228921566997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 228921566997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 228921566997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 228921566997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    105245434                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    105245434                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    105245434                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    105245434                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138407                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138407                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138407                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138407                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15715.367818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15715.367818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15715.367818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15715.367818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3467                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.836066                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12836523                       # number of writebacks
system.cpu0.icache.writebacks::total         12836523                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1730177                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1730177                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1730177                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1730177                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12836556                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12836556                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12836556                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12836556                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 185301533497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 185301533497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 185301533497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 185301533497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.121968                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.121968                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.121968                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.121968                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14435.455546                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14435.455546                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14435.455546                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14435.455546                       # average overall mshr miss latency
system.cpu0.icache.replacements              12836523                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     90678701                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       90678701                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14566733                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14566733                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 228921566997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 228921566997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    105245434                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    105245434                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138407                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138407                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15715.367818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15715.367818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1730177                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1730177                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12836556                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12836556                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 185301533497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 185301533497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.121968                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.121968                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14435.455546                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14435.455546                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 519618902500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999896                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          103513837                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12836523                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.064009                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999896                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        223327423                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       223327423                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 519618902500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    237513776                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       237513776                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    237513776                       # number of overall hits
system.cpu0.dcache.overall_hits::total      237513776                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     16201608                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      16201608                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     16201608                       # number of overall misses
system.cpu0.dcache.overall_misses::total     16201608                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 533821357805                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 533821357805                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 533821357805                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 533821357805                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253715384                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253715384                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253715384                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253715384                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.063857                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.063857                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.063857                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.063857                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32948.665207                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32948.665207                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32948.665207                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32948.665207                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7333359                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       307796                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           146766                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3661                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.966334                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.074297                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11607302                       # number of writebacks
system.cpu0.dcache.writebacks::total         11607302                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4765032                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4765032                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4765032                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4765032                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11436576                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11436576                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11436576                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11436576                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 226146523367                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 226146523367                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 226146523367                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 226146523367                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.045076                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045076                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.045076                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045076                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19773.971105                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19773.971105                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19773.971105                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19773.971105                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11607302                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    171546294                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      171546294                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12358811                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12358811                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 337689376000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 337689376000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    183905105                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    183905105                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.067202                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.067202                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27323.775402                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27323.775402                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2853142                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2853142                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9505669                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9505669                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 169008149000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 169008149000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051688                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051688                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17779.721659                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17779.721659                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     65967482                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      65967482                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3842797                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3842797                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 196131981805                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 196131981805                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69810279                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69810279                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 51038.860966                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51038.860966                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1911890                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1911890                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1930907                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1930907                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  57138374367                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  57138374367                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027659                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027659                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29591.468863                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29591.468863                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1250                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1250                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          863                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          863                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9089000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9089000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.408424                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.408424                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10531.865585                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10531.865585                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          830                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          830                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1219000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1219000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015618                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015618                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 36939.393939                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36939.393939                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1735                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1735                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          272                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          272                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2742000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2742000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2007                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2007                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.135526                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.135526                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10080.882353                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10080.882353                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          267                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          267                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2476000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2476000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.133034                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.133034                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9273.408240                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9273.408240                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318365                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318365                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191032                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191032                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  15514089000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  15514089000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509397                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509397                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375016                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375016                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 81211.990661                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 81211.990661                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191032                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191032                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  15323057000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  15323057000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375016                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375016                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 80211.990661                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 80211.990661                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 519618902500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.865428                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249463155                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11627322                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.454911                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.865428                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995795                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995795                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        520085156                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       520085156                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 519618902500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12371012                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10744024                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               13078                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               70074                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                4231                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               59600                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1717                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               50620                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23314356                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12371012                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10744024                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              13078                       # number of overall hits
system.l2.overall_hits::.cpu1.data              70074                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               4231                       # number of overall hits
system.l2.overall_hits::.cpu2.data              59600                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1717                       # number of overall hits
system.l2.overall_hits::.cpu3.data              50620                       # number of overall hits
system.l2.overall_hits::total                23314356                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            465542                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            862311                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1941                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            472745                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1214                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            472132                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1172                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            446134                       # number of demand (read+write) misses
system.l2.demand_misses::total                2723191                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           465542                       # number of overall misses
system.l2.overall_misses::.cpu0.data           862311                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1941                       # number of overall misses
system.l2.overall_misses::.cpu1.data           472745                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1214                       # number of overall misses
system.l2.overall_misses::.cpu2.data           472132                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1172                       # number of overall misses
system.l2.overall_misses::.cpu3.data           446134                       # number of overall misses
system.l2.overall_misses::total               2723191                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  35412484000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  89055861500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    188723000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  55822051500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    110844000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  56321268000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    103998500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  53287952000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     290303182500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  35412484000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  89055861500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    188723000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  55822051500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    110844000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  56321268000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    103998500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  53287952000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    290303182500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12836554                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11606335                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15019                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          542819                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5445                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          531732                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2889                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496754                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26037547                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12836554                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11606335                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15019                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         542819                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5445                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         531732                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2889                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496754                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26037547                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.036267                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.074297                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.129236                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.870907                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.222957                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.887913                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.405677                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.898098                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.104587                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.036267                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.074297                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.129236                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.870907                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.222957                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.887913                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.405677                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.898098                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.104587                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 76067.216277                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103275.803625                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97229.778465                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118080.680917                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91304.777595                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119291.359196                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88735.921502                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119443.826294                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106604.047421                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 76067.216277                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103275.803625                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97229.778465                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118080.680917                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91304.777595                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119291.359196                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88735.921502                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119443.826294                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106604.047421                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1544678                       # number of writebacks
system.l2.writebacks::total                   1544678                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            238                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            215                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            235                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 904                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           238                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           215                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           235                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                904                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       465513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       862301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1703                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       472680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       472069                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          937                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       446085                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2722287                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       465513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       862301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       472680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       472069                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       446085                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2722287                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  30755368503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  80432082501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    154886000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  51090521501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     86129500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  51596396000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     78227000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  48823095501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 263016706506                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  30755368503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  80432082501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    154886000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  51090521501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     86129500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  51596396000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     78227000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  48823095501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 263016706506                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.036265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.074296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.113390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.870788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.183471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.887795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.324334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.898000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.104552                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.036265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.074296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.113390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.870788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.183471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.887795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.324334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.898000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.104552                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 66067.689845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93276.109504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90948.913682                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108086.911866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 86215.715716                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 109298.420358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83486.659552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109447.965076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96616.082913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 66067.689845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93276.109504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90948.913682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108086.911866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 86215.715716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 109298.420358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83486.659552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109447.965076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96616.082913                       # average overall mshr miss latency
system.l2.replacements                        5403849                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3396642                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3396642                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      3396643                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3396643                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     22530525                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22530525                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     22530526                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22530526                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   76                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            65                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                144                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       272500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       100500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        75500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       478500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              220                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.878378                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.508772                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.609756                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.520833                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.654545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4192.307692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3465.517241                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data         3020                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         1200                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3322.916667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           65                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           141                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1299500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       565000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       489999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       502000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2856499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.878378                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.491228                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.585366                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.640909                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19992.307692                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20178.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20416.625000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20916.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20258.858156                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           50                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              114                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       220000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       250500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           73                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            165                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.684932                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.655172                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.733333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.696970                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.690909                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1605.263158                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  9565.217391                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2197.368421                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           50                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          112                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1003000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       381500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       433500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       567000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2385000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.684932                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.655172                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.733333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.636364                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.678788                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20060                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20078.947368                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19704.545455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        27000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21294.642857                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1634289                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            39773                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            35364                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            29657                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1739083                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         479172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         334025                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         341780                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         317602                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1472579                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  51525583500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  38950871500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  40049794000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37197097500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  167723346500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2113461                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373798                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347259                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3211662                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.226724                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.893598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.906232                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.914597                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.458510                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107530.455661                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116610.647407                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 117180.039792                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117118.587100                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113897.690039                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       479172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       334025                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       341780                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       317602                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1472579                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  46733863500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  35610621500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  36631994000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34021077500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 152997556500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.226724                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.893598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.906232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.914597                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.458510                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97530.455661                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106610.647407                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 107180.039792                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107118.587100                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103897.690039                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12371012                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         13078                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          4231                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1717                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12390038                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       465542                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1941                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1214                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1172                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           469869                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  35412484000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    188723000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    110844000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    103998500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  35816049500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12836554                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15019                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12859907                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.036267                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.129236                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.222957                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.405677                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.036538                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 76067.216277                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97229.778465                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91304.777595                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88735.921502                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76225.606499                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          238                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          215                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          235                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           717                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       465513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1703                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          999                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          937                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       469152                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  30755368503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    154886000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     86129500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     78227000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  31074611003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.036265                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.113390                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.183471                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.324334                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.036482                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 66067.689845                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90948.913682                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 86215.715716                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83486.659552                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66235.699737                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9109735                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        30301                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        24236                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        20963                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9185235                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       383139                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       138720                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       130352                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       128532                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          780743                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  37530278000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  16871180000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16271474000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16090854500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  86763786500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9492874                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       169021                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       154588                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9965978                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.040361                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.820726                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.843222                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.859775                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.078341                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97954.731834                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121620.386390                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124827.190991                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 125189.481997                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111129.765493                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           65                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           63                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           49                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          187                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       383129                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       138655                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       130289                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       128483                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       780556                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  33698219001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15479900001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  14964402000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14802018001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  78944539003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.040360                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.820342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.842814                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.859447                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.078322                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87955.281383                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111643.287303                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114855.452110                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 115206.042831                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101138.853590                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           57                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              65                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           62                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            70                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.919355                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.928571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           57                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           65                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1113500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       116500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1267000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.919355                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19535.087719                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19416.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19492.307692                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 519618902500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999822                       # Cycle average of tags in use
system.l2.tags.total_refs                    51949371                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5403854                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.613393                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      40.038957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.719651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       20.092331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.069755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.274686                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.081540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.269968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.108680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.344255                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.625609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.042495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.313943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.004218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.005379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 421125286                       # Number of tag accesses
system.l2.tags.data_accesses                421125286                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 519618902500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      29792768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      55186880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        108992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      30251520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         63936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      30212416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         59968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      28549440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          174225920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     29792768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       108992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        63936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        59968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      30025664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     98859456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        98859456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         465512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         862295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         472680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         472069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         446085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2722280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1544679                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1544679                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         57335805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        106206452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           209754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         58218667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           123044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         58143412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           115408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         54943036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             335295578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     57335805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       209754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       123044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       115408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         57784010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      190253772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            190253772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      190253772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        57335805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       106206452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          209754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        58218667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          123044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        58143412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          115408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        54943036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            525549349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1519263.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    465511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    831096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    468234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       999.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    466584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    438802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005584416750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        93828                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        93828                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5919776                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1430462                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2722280                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1544680                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2722280                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1544680                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  48414                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 25417                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            110422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            121042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            183864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            133343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            380387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            155357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            142647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            158993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            171446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           164840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           135832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           134775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           125151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           117549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           327258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             71031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             94780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            119563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            111827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            121175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            135608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           117613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           101066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75797                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 100485137750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13369330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            150620125250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37580.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56330.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1398339                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  922588                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2722280                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1544680                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1198302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  629073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  384286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  186189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   58913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   37711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   37394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   36364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   33322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  14318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  72483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  96130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 101361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 101819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 105628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 100954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  99307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  96592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  94247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  93086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1872173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    143.340087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.941290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.654350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1240761     66.27%     66.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       415716     22.20%     88.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        75558      4.04%     92.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        31432      1.68%     94.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16947      0.91%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10852      0.58%     95.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7689      0.41%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        23997      1.28%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        49221      2.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1872173                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        93828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.497474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    216.684342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        93823     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         93828                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        93828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.191744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.180060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.642076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            85393     91.01%     91.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              835      0.89%     91.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6083      6.48%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1168      1.24%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              279      0.30%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               56      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         93828                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              171127424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3098496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                97231296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               174225920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             98859520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       329.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    335.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    190.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  519618884500                       # Total gap between requests
system.mem_ctrls.avgGap                     121777.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     29792704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     53190144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       108992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     29966976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        63936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     29861376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        59968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28083328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     97231296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 57335681.701841093600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 102363758.793397635221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 209753.724269105092                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 57671065.959729976952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 123044.022633491477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57467840.096521511674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 115407.656864445962                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 54046009.228850178421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187120398.299982935190                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       465512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       862295                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1703                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       472680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          999                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       472069                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          937                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       446085                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1544680                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  11674892000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  45001216500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     83170250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  31455360500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     44174750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  31992653750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     38909750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30329747750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12484505074750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     25079.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52187.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48837.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66546.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44218.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67771.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41525.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67990.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8082259.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7040332740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3742018005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9537926160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4236562440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41018000400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     137328398550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      83888691360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       286791929655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.927438                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 216542301250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17351100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 285725501250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6327018180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3362878530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9553477080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3693865140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41018000400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     198012522300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      32786271360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       294754032990                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        567.250405                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  83175149500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17351100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 419092653000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                267                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3455441895.522388                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   21204845381.064087                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          131     97.76%     97.76% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     98.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        33500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 210912373500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    56589688500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 463029214000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 519618902500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5758801                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5758801                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5758801                       # number of overall hits
system.cpu1.icache.overall_hits::total        5758801                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16381                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16381                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16381                       # number of overall misses
system.cpu1.icache.overall_misses::total        16381                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    396629500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    396629500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    396629500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    396629500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5775182                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5775182                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5775182                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5775182                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002836                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002836                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002836                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002836                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24212.776998                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24212.776998                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24212.776998                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24212.776998                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          492                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    37.846154                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14987                       # number of writebacks
system.cpu1.icache.writebacks::total            14987                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1362                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1362                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1362                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1362                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15019                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15019                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15019                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15019                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    359880500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    359880500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    359880500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    359880500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002601                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002601                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002601                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002601                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23961.681870                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23961.681870                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23961.681870                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23961.681870                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14987                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5758801                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5758801                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16381                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16381                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    396629500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    396629500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5775182                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5775182                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002836                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002836                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24212.776998                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24212.776998                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1362                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1362                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15019                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15019                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    359880500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    359880500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002601                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002601                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23961.681870                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23961.681870                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 519618902500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.977879                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5710678                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14987                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           381.042103                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        353949500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.977879                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999309                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999309                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11565383                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11565383                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 519618902500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5472907                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5472907                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5472907                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5472907                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1440735                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1440735                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1440735                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1440735                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 183514489360                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 183514489360                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 183514489360                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 183514489360                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6913642                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6913642                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6913642                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6913642                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208390                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208390                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208390                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208390                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 127375.602980                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 127375.602980                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 127375.602980                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 127375.602980                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1521874                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        99494                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20535                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1389                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.111225                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.629950                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       542675                       # number of writebacks
system.cpu1.dcache.writebacks::total           542675                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1094300                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1094300                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1094300                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1094300                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       346435                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       346435                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       346435                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       346435                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  39507391114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  39507391114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  39507391114                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  39507391114                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050109                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050109                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050109                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050109                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 114039.837528                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 114039.837528                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 114039.837528                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 114039.837528                       # average overall mshr miss latency
system.cpu1.dcache.replacements                542675                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4793545                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4793545                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       860982                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       860982                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  87460369500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  87460369500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5654527                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5654527                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.152264                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.152264                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101582.111473                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101582.111473                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       691391                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       691391                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       169591                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       169591                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  17573620000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17573620000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029992                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029992                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103623.541344                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103623.541344                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       679362                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        679362                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       579753                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       579753                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  96054119860                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  96054119860                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259115                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259115                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.460445                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.460445                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 165681.108783                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 165681.108783                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       402909                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       402909                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       176844                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       176844                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  21933771114                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  21933771114                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140451                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140451                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 124028.924442                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 124028.924442                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          208                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          208                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5208500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5208500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.390244                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.390244                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25040.865385                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25040.865385                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          147                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          147                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           61                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       597500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       597500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.114447                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.114447                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9795.081967                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9795.081967                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          151                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1174000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1174000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          357                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          357                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.422969                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.422969                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7774.834437                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7774.834437                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          150                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          150                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1045000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1045000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.420168                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.420168                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6966.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6966.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       547000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       547000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       526000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       526000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292168                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292168                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217014                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217014                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  18471938500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  18471938500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509182                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509182                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426201                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426201                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 85118.649027                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 85118.649027                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217014                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217014                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  18254924500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  18254924500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426201                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426201                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 84118.649027                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 84118.649027                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 519618902500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.229064                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6327830                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           563250                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.234496                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        353961000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.229064                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.913408                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.913408                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15410708                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15410708                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 519618902500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22828438                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4941321                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22640813                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3859171                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1073                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           683                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1756                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           53                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           53                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3280865                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3280865                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12859909                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9968532                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           70                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           70                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38509632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34841744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        45025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1649243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1613442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8635                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1502618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              78186642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1643076864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1485672064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1920384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69470528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       694912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68050560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       367744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63547072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3332800128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5477032                       # Total snoops (count)
system.tol2bus.snoopTraffic                 103455360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         31515034                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.101590                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.335053                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               28534086     90.54%     90.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2859731      9.07%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  32457      0.10%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  78082      0.25%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  10678      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           31515034                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52111804444                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         825159649                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8284221                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         764397175                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4453695                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17443435120                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19268896316                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         845536147                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22663672                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               561883597000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 454932                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745912                       # Number of bytes of host memory used
host_op_rate                                   456366                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1579.64                       # Real time elapsed on the host
host_tick_rate                               26755956                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718627272                       # Number of instructions simulated
sim_ops                                     720893314                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042265                       # Number of seconds simulated
sim_ticks                                 42264694500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.472088                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7532279                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7889509                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1328013                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13628686                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34257                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          54225                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           19968                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14605303                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12254                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4272                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1112099                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5967201                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1428823                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         140809                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23227087                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27419785                       # Number of instructions committed
system.cpu0.commit.committedOps              27485207                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     66338267                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.414319                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.394858                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     56177394     84.68%     84.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5562225      8.38%     93.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1443660      2.18%     95.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       751177      1.13%     96.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       330519      0.50%     96.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       155697      0.23%     97.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       170418      0.26%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       318354      0.48%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1428823      2.15%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     66338267                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70129                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27046387                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6780833                       # Number of loads committed
system.cpu0.commit.membars                      98503                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        99187      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19529725     71.06%     71.42% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6762      0.02%     71.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6784531     24.68%     96.14% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1059858      3.86%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27485207                       # Class of committed instruction
system.cpu0.commit.refs                       7845272                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27419785                       # Number of Instructions Simulated
system.cpu0.committedOps                     27485207                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.971523                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.971523                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             32439552                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               217950                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6527074                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56083276                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7627767                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 28079560                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1114897                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               653833                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1012395                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14605303                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3716350                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     62109562                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                81735                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          876                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      63803754                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 231                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2661636                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.179253                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6832641                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7566536                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.783075                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          70274171                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.913941                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.057055                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                31848695     45.32%     45.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20423050     29.06%     74.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11786373     16.77%     91.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5466955      7.78%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  241634      0.34%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  290901      0.41%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  154057      0.22%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   15675      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   46831      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            70274171                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2798                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2045                       # number of floating regfile writes
system.cpu0.idleCycles                       11204343                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1241241                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9384867                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.544200                       # Inst execution rate
system.cpu0.iew.exec_refs                    12798116                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1148733                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11537065                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12547966                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             73370                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           570548                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1255045                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           50670919                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11649383                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1311122                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44340588                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 59355                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3425639                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1114897                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3550841                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        97170                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           17096                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          177                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          178                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5767133                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       190606                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           178                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       442440                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        798801                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 31162182                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42291354                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.816795                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25453102                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.519049                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42585228                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                56872132                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32040425                       # number of integer regfile writes
system.cpu0.ipc                              0.336528                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.336528                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           101819      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32197742     70.53%     70.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7152      0.02%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1951      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1377      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               313      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12184993     26.69%     97.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1154757      2.53%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            597      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45651710                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3346                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6654                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3273                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3334                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     309749                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006785                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 181729     58.67%     58.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     8      0.00%     58.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     56      0.02%     58.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     58.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     58.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     58.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     58.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     58.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     58.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  17      0.01%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     58.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                115423     37.26%     95.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                12483      4.03%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               31      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              45856294                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         161948040                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42288081                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         73853474                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50457750                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45651710                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             213169                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23185714                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            67354                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         72360                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9966541                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     70274171                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.649623                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.150733                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           45923304     65.35%     65.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13017484     18.52%     83.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5813884      8.27%     92.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2823708      4.02%     96.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1717056      2.44%     98.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             459687      0.65%     99.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             298813      0.43%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             186083      0.26%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              34152      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       70274171                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.560291                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           135293                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           10206                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12547966                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1255045                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6169                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        81478514                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3050890                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               19528590                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20430306                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                276670                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8962636                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8104086                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               239737                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             69771056                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              53804731                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40341838                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27472156                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                442406                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1114897                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              9168330                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                19911536                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2817                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        69768239                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4027562                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             67229                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2363521                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         67246                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   115590681                       # The number of ROB reads
system.cpu0.rob.rob_writes                  105368062                       # The number of ROB writes
system.cpu0.timesIdled                         111944                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2625                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.052207                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7589708                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7662331                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1313087                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13557425                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12137                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16957                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4820                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14455069                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2150                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3972                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1114802                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5709506                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1301537                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         128425                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23862347                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26020498                       # Number of instructions committed
system.cpu1.commit.committedOps              26081636                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     62664090                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.416213                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.384950                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     52785715     84.24%     84.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5520307      8.81%     93.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1400850      2.24%     95.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       702158      1.12%     96.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       319611      0.51%     96.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       154159      0.25%     97.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       166651      0.27%     97.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       313102      0.50%     97.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1301537      2.08%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     62664090                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20469                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25661807                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6502822                       # Number of loads committed
system.cpu1.commit.membars                      91989                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        91989      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18734080     71.83%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            209      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6506794     24.95%     97.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        748210      2.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26081636                       # Class of committed instruction
system.cpu1.commit.refs                       7255004                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26020498                       # Number of Instructions Simulated
system.cpu1.committedOps                     26081636                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.638851                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.638851                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             30845892                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               199480                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6579579                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55377049                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5619265                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28078622                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1116358                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               624539                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               999080                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14455069                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3555918                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     60780380                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                58179                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63069127                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2629286                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.210518                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4564174                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7601845                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.918515                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          66659217                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.951394                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.046302                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                28455539     42.69%     42.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20391525     30.59%     73.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11717482     17.58%     90.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5457340      8.19%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  201774      0.30%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  278161      0.42%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  112341      0.17%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   11736      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   33319      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            66659217                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2004992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1250076                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9225797                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.630420                       # Inst execution rate
system.cpu1.iew.exec_refs                    12254042                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    844263                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11453837                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12358415                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             59091                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           574773                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1007257                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49906445                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11409779                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1315111                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43287302                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 59310                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2878080                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1116358                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2999499                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        77033                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            9255                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5855593                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       255075                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            59                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       456354                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        793722                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30507222                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41245824                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.817801                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 24948844                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.600689                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41569307                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55445577                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31464212                       # number of integer regfile writes
system.cpu1.ipc                              0.378953                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.378953                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            93496      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31717203     71.11%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 250      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.32% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11941450     26.77%     98.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             849660      1.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44602413                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     259795                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005825                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 170409     65.59%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     65.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 88504     34.07%     99.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  882      0.34%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44768712                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         156194680                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41245824                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73731308                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49721799                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44602413                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             184646                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23824809                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            70842                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         56221                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10437500                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     66659217                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.669111                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.152401                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           42779372     64.18%     64.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12655558     18.99%     83.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5859418      8.79%     91.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2803343      4.21%     96.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1682922      2.52%     98.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             416574      0.62%     99.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             263542      0.40%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             165724      0.25%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              32764      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       66659217                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.649573                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           133180                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            8798                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12358415                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1007257                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1507                       # number of misc regfile reads
system.cpu1.numCycles                        68664209                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15777145                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               18964711                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19574140                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                275562                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6944197                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8001249                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               223925                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             68918432                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53083542                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39940673                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27466462                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 45927                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1116358                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8665487                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20366533                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        68918432                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3502002                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             53909                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2222458                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         53896                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   111297592                       # The number of ROB reads
system.cpu1.rob.rob_writes                  103890160                       # The number of ROB writes
system.cpu1.timesIdled                          22932                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.898365                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7609542                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7853117                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1318441                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13510122                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12465                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          17072                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4607                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14405006                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2004                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3899                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1123996                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5689666                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1235585                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         114792                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24248870                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25969882                       # Number of instructions committed
system.cpu2.commit.committedOps              26024211                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     62166398                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.418622                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.371775                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     52051449     83.73%     83.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5737010      9.23%     92.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1444149      2.32%     95.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       713994      1.15%     96.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       337292      0.54%     96.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       166928      0.27%     97.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       171504      0.28%     97.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       308487      0.50%     98.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1235585      1.99%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     62166398                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20436                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25611137                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6487609                       # Number of loads committed
system.cpu2.commit.membars                      81797                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        81797      0.31%      0.31% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18717512     71.92%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            215      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6491508     24.94%     97.18% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        732825      2.82%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         26024211                       # Class of committed instruction
system.cpu2.commit.refs                       7224333                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25969882                       # Number of Instructions Simulated
system.cpu2.committedOps                     26024211                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.625967                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.625967                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             29969985                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               195655                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6633954                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              55767796                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5704608                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28416431                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1125550                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               610604                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               999615                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14405006                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3644910                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     60249382                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                56265                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           99                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63421422                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2639990                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.211229                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4646704                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7622007                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.929987                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          66216189                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.962033                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.040408                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                27726478     41.87%     41.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20577407     31.08%     72.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11829188     17.86%     90.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5469208      8.26%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  208197      0.31%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  277690      0.42%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   87826      0.13%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   11034      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   29161      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            66216189                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1979872                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1262587                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9235672                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.637574                       # Inst execution rate
system.cpu2.iew.exec_refs                    12281441                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    836894                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11265314                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12388633                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             51995                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           563324                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1035601                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           50238197                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11444547                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1335881                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43480038                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 61128                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2685276                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1125550                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2804988                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        74403                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            9293                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5901024                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       298877                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            70                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       464972                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        797615                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30404530                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41427689                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.817917                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24868395                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.607479                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41773770                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55679160                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31672369                       # number of integer regfile writes
system.cpu2.ipc                              0.380812                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.380812                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83297      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31921845     71.23%     71.41% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 269      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.42% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11972622     26.72%     98.13% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             837532      1.87%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44815919                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     247546                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005524                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 165064     66.68%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     66.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 81721     33.01%     99.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  761      0.31%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              44980168                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         156168784                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41427689                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         74452247                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  50078445                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 44815919                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             159752                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24213986                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            73211                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         44960                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10661857                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     66216189                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.676812                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.150239                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           42181204     63.70%     63.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12648320     19.10%     82.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5999849      9.06%     91.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2856951      4.31%     96.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1701273      2.57%     98.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             398692      0.60%     99.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             244151      0.37%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             152402      0.23%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              33347      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       66216189                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.657163                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           127914                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            9761                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12388633                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1035601                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1500                       # number of misc regfile reads
system.cpu2.numCycles                        68196061                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    16245768                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               18567481                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19558750                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                256271                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7034211                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               7957261                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               238259                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69445784                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53450934                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40281000                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27801346                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 48460                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1125550                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8607996                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20722250                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69445784                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3079605                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             47049                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2215798                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         47038                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   111194352                       # The number of ROB reads
system.cpu2.rob.rob_writes                  104603009                       # The number of ROB writes
system.cpu2.timesIdled                          22938                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.912651                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7425646                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7662205                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1288419                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13239551                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             13042                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17303                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4261                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14132838                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1848                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          4069                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1096637                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5657244                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1252949                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98979                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       23981129                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25824915                       # Number of instructions committed
system.cpu3.commit.committedOps              25871320                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     60941384                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.424528                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.385708                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     50977491     83.65%     83.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5618625      9.22%     92.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1402904      2.30%     95.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       726952      1.19%     96.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       329744      0.54%     96.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       166794      0.27%     97.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       171982      0.28%     97.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       293943      0.48%     97.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1252949      2.06%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     60941384                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20512                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25471183                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6416841                       # Number of loads committed
system.cpu3.commit.membars                      69812                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69812      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18653048     72.10%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            207      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6420910     24.82%     97.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        726989      2.81%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25871320                       # Class of committed instruction
system.cpu3.commit.refs                       7147899                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25824915                       # Number of Instructions Simulated
system.cpu3.committedOps                     25871320                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.591777                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.591777                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             29142355                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               192899                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6518784                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              55226935                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5631570                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 28075239                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1098249                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               606770                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               989853                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14132838                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3562738                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     59092365                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                55341                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      62662324                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2580062                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.211151                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4554840                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7438688                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.936203                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          64937266                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.967823                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.034931                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                26909948     41.44%     41.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20324266     31.30%     72.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11671624     17.97%     90.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5455358      8.40%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  211580      0.33%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  279596      0.43%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   50102      0.08%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    9059      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   25733      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            64937266                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1995145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1231632                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9148488                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.644280                       # Inst execution rate
system.cpu3.iew.exec_refs                    12117415                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    813911                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               11366240                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12251896                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             43572                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           536597                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              998244                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49819201                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11303504                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1320754                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             43123233                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 61469                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2451465                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1098249                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2571680                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        71027                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            9414                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5835055                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       267186                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            62                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       458402                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        773230                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30235355                       # num instructions consuming a value
system.cpu3.iew.wb_count                     41099621                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.816864                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24698185                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.614047                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41435952                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                55195382                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31453224                       # number of integer regfile writes
system.cpu3.ipc                              0.385836                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.385836                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            71374      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31728386     71.39%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 249      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.55% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11831202     26.62%     98.17% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             812422      1.83%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44443987                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     251504                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005659                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 168649     67.06%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     67.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 81706     32.49%     99.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1149      0.46%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44624117                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         154146718                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     41099621                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         73767138                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  49687111                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44443987                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             132090                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       23947881                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            69974                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         33111                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10554384                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     64937266                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.684414                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.158312                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           41207303     63.46%     63.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12415127     19.12%     82.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5938686      9.15%     91.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2851699      4.39%     96.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1685792      2.60%     98.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             399869      0.62%     99.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             251557      0.39%     99.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             153328      0.24%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              33905      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       64937266                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.664013                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           118858                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           10392                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12251896                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             998244                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1562                       # number of misc regfile reads
system.cpu3.numCycles                        66932411                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    17509950                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               18415192                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19452073                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                261625                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6926755                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               7798847                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               237318                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             68778919                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              52979145                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           40002812                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27486533                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                101507                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1098249                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8496123                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20550739                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        68778919                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2514414                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             38001                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2164503                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         37990                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   109531771                       # The number of ROB reads
system.cpu3.rob.rob_writes                  103707852                       # The number of ROB writes
system.cpu3.timesIdled                          22717                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2146069                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4100448                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       731326                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       167035                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2534501                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1938789                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5531913                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2105824                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42264694500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1985017                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       378610                       # Transaction distribution
system.membus.trans_dist::WritebackClean            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1577098                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13257                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21724                       # Transaction distribution
system.membus.trans_dist::ReadExReq            124650                       # Transaction distribution
system.membus.trans_dist::ReadExResp           124157                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1985017                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            85                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6209622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6209622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    159218624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               159218624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30905                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2144733                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2144733    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2144733                       # Request fanout histogram
system.membus.respLayer1.occupancy        11137370250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             26.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6087816078                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1548                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          775                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10538130.322581                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   14518663.812786                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          775    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    137764500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            775                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    34097643500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8167051000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  42264694500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3620191                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3620191                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3620191                       # number of overall hits
system.cpu2.icache.overall_hits::total        3620191                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        24719                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24719                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        24719                       # number of overall misses
system.cpu2.icache.overall_misses::total        24719                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1595201498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1595201498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1595201498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1595201498                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3644910                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3644910                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3644910                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3644910                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006782                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006782                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006782                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006782                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64533.415510                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64533.415510                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64533.415510                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64533.415510                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2840                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    47.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23309                       # number of writebacks
system.cpu2.icache.writebacks::total            23309                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1410                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1410                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1410                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1410                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23309                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23309                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23309                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23309                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1484493998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1484493998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1484493998                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1484493998                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006395                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006395                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006395                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006395                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63687.588399                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63687.588399                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63687.588399                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63687.588399                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23309                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3620191                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3620191                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        24719                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24719                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1595201498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1595201498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3644910                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3644910                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006782                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006782                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64533.415510                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64533.415510                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1410                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1410                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23309                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23309                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1484493998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1484493998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006395                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006395                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63687.588399                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63687.588399                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  42264694500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3704833                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23341                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           158.726404                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7313129                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7313129                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  42264694500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8605498                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8605498                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8605498                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8605498                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      3119040                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3119040                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      3119040                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3119040                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 229772268999                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 229772268999                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 229772268999                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 229772268999                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11724538                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11724538                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11724538                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11724538                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.266027                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.266027                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.266027                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.266027                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 73667.624974                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73667.624974                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 73667.624974                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73667.624974                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3521519                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       360680                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            76392                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5330                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    46.098008                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    67.669794                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       617409                       # number of writebacks
system.cpu2.dcache.writebacks::total           617409                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2489025                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2489025                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2489025                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2489025                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       630015                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       630015                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       630015                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       630015                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  50811064930                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  50811064930                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  50811064930                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  50811064930                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.053735                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.053735                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.053735                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.053735                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 80650.563764                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 80650.563764                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 80650.563764                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 80650.563764                       # average overall mshr miss latency
system.cpu2.dcache.replacements                617409                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8046451                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8046451                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2972858                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2972858                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 219358747500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 219358747500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     11019309                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11019309                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.269786                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.269786                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 73787.159528                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73787.159528                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2371754                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2371754                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       601104                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       601104                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  48189263500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  48189263500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.054550                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.054550                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 80167.930175                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 80167.930175                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       559047                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        559047                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       146182                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       146182                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10413521499                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10413521499                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       705229                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       705229                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.207283                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.207283                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 71236.687821                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 71236.687821                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       117271                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       117271                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        28911                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        28911                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2621801430                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2621801430                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.040995                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040995                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 90685.255785                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 90685.255785                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27150                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27150                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1493                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1493                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     37590500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     37590500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.052124                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.052124                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25177.829873                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25177.829873                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          467                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          467                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1026                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1026                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     16098000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     16098000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.035820                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.035820                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15690.058480                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15690.058480                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21885                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21885                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5486                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5486                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     43582000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     43582000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27371                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27371                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.200431                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.200431                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7944.221655                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7944.221655                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5355                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5355                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     38361000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     38361000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.195645                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.195645                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7163.585434                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7163.585434                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3324500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3324500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3190500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3190500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1095                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1095                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2804                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2804                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     56246500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     56246500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3899                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3899                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.719159                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.719159                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 20059.379458                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 20059.379458                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2804                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2804                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     53442500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     53442500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.719159                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.719159                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 19059.379458                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 19059.379458                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42264694500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.812318                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9298463                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           630627                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.744791                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.812318                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.962885                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.962885                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24199501                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24199501                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1732                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          867                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    10148698.961938                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   17295922.167846                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          867    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    222061000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            867                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    33465772500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8798922000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  42264694500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3538233                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3538233                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3538233                       # number of overall hits
system.cpu3.icache.overall_hits::total        3538233                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24505                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24505                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24505                       # number of overall misses
system.cpu3.icache.overall_misses::total        24505                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1599052500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1599052500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1599052500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1599052500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3562738                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3562738                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3562738                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3562738                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006878                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006878                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006878                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006878                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 65254.131810                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65254.131810                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 65254.131810                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65254.131810                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3453                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    56.606557                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        22950                       # number of writebacks
system.cpu3.icache.writebacks::total            22950                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1555                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1555                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1555                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1555                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        22950                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        22950                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        22950                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        22950                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1480353500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1480353500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1480353500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1480353500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006442                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006442                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006442                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006442                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 64503.420479                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64503.420479                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 64503.420479                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64503.420479                       # average overall mshr miss latency
system.cpu3.icache.replacements                 22950                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3538233                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3538233                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24505                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24505                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1599052500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1599052500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3562738                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3562738                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006878                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006878                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 65254.131810                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65254.131810                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1555                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1555                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        22950                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        22950                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1480353500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1480353500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006442                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006442                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 64503.420479                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64503.420479                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  42264694500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3633243                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            22982                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           158.090810                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7148426                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7148426                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  42264694500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8482147                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8482147                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8482147                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8482147                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      3109889                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3109889                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      3109889                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3109889                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 230374857706                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 230374857706                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 230374857706                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 230374857706                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11592036                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11592036                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11592036                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11592036                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.268278                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.268278                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.268278                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.268278                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 74078.160894                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 74078.160894                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 74078.160894                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 74078.160894                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3367540                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       451966                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            72306                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5928                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    46.573452                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    76.242578                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       605804                       # number of writebacks
system.cpu3.dcache.writebacks::total           605804                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2492052                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2492052                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2492052                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2492052                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       617837                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       617837                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       617837                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       617837                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  50002147405                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  50002147405                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  50002147405                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  50002147405                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053298                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053298                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053298                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053298                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 80930.969503                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 80930.969503                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 80930.969503                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 80930.969503                       # average overall mshr miss latency
system.cpu3.dcache.replacements                605803                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7924474                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7924474                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2964109                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2964109                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 219680236000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 219680236000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10888583                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10888583                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.272222                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.272222                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 74113.413508                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 74113.413508                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2375414                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2375414                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       588695                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       588695                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  47329780000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  47329780000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.054065                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054065                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 80397.795123                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 80397.795123                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       557673                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        557673                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       145780                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       145780                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10694621706                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10694621706                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       703453                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       703453                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.207235                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.207235                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 73361.378145                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 73361.378145                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       116638                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       116638                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29142                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29142                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2672367405                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2672367405                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.041427                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.041427                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 91701.578649                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 91701.578649                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        23034                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23034                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1641                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1641                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     44049000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     44049000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.066505                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.066505                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26842.778793                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26842.778793                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          511                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          511                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1130                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1130                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     16401500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     16401500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.045795                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.045795                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 14514.601770                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14514.601770                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        17936                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17936                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5296                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5296                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     37403000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     37403000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23232                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23232                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.227961                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.227961                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7062.500000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7062.500000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5155                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5155                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     32391000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     32391000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.221892                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.221892                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6283.414161                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6283.414161                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3567000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3567000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3424000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3424000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1099                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1099                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2970                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2970                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     56874999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     56874999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         4069                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         4069                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.729909                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.729909                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 19149.831313                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 19149.831313                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2969                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2969                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     53904999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     53904999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.729663                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.729663                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 18155.944426                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 18155.944426                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42264694500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.603545                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9154383                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           618775                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.794365                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.603545                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.956361                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956361                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23906774                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23906774                       # Number of data accesses
system.cpu0.numPwrStateTransitions                508                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          254                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6006188.976378                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   11670105.477732                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          254    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        34000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     99651000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            254                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    40739122500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1525572000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  42264694500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3598972                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3598972                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3598972                       # number of overall hits
system.cpu0.icache.overall_hits::total        3598972                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       117376                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117376                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       117376                       # number of overall misses
system.cpu0.icache.overall_misses::total       117376                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8621090474                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8621090474                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8621090474                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8621090474                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3716348                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3716348                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3716348                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3716348                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031584                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031584                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031584                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031584                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73448.494360                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73448.494360                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73448.494360                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73448.494360                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        26023                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              452                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.573009                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109622                       # number of writebacks
system.cpu0.icache.writebacks::total           109622                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7754                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7754                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7754                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7754                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109622                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109622                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109622                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109622                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8026049976                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8026049976                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8026049976                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8026049976                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029497                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029497                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029497                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029497                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 73215.686413                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73215.686413                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 73215.686413                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73215.686413                       # average overall mshr miss latency
system.cpu0.icache.replacements                109622                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3598972                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3598972                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       117376                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117376                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8621090474                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8621090474                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3716348                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3716348                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031584                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031584                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73448.494360                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73448.494360                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7754                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7754                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109622                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109622                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8026049976                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8026049976                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029497                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029497                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 73215.686413                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73215.686413                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  42264694500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3710013                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109654                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            33.833814                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7542318                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7542318                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  42264694500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8728595                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8728595                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8728595                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8728595                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3427056                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3427056                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3427056                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3427056                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 251341212168                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 251341212168                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 251341212168                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 251341212168                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12155651                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12155651                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12155651                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12155651                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.281931                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.281931                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.281931                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.281931                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 73340.269948                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 73340.269948                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 73340.269948                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 73340.269948                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4771385                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       346706                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           102749                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4936                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.437289                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.240276                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       693767                       # number of writebacks
system.cpu0.dcache.writebacks::total           693767                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2721314                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2721314                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2721314                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2721314                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       705742                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       705742                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       705742                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       705742                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  56860473315                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  56860473315                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  56860473315                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  56860473315                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058059                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058059                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058059                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058059                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 80568.356871                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80568.356871                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 80568.356871                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80568.356871                       # average overall mshr miss latency
system.cpu0.dcache.replacements                693767                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8024917                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8024917                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3105291                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3105291                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 227902205000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 227902205000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11130208                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11130208                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.278997                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.278997                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 73391.577472                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 73391.577472                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2458702                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2458702                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       646589                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       646589                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  51794171500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  51794171500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058093                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058093                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 80103.700341                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 80103.700341                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       703678                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        703678                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       321765                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       321765                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  23439007168                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  23439007168                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1025443                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1025443                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.313781                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.313781                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72845.111084                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72845.111084                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       262612                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       262612                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59153                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59153                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5066301815                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5066301815                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.057685                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057685                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 85647.419657                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85647.419657                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        33104                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        33104                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2738                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2738                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     66493000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     66493000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.076391                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.076391                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24285.244704                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24285.244704                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2035                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2035                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          703                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          703                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6991000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6991000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.019614                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019614                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9944.523471                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9944.523471                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27537                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27537                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         7031                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         7031                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     61543500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     61543500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34568                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34568                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.203396                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.203396                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8753.164557                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8753.164557                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6859                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6859                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     54745500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     54745500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.198421                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.198421                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7981.557078                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7981.557078                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1248000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1248000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1187000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1187000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2030                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2030                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2242                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2242                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     53379500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     53379500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4272                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4272                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.524813                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.524813                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 23808.876004                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 23808.876004                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2242                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2242                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     51137500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     51137500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.524813                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.524813                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 22808.876004                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 22808.876004                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42264694500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.733933                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9508231                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           704767                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.491311                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.733933                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991685                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991685                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25165401                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25165401                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  42264694500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               17178                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              143135                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8288                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              135111                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8274                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              132339                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8105                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              129987                       # number of demand (read+write) hits
system.l2.demand_hits::total                   582417                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              17178                       # number of overall hits
system.l2.overall_hits::.cpu0.data             143135                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8288                       # number of overall hits
system.l2.overall_hits::.cpu1.data             135111                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8274                       # number of overall hits
system.l2.overall_hits::.cpu2.data             132339                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8105                       # number of overall hits
system.l2.overall_hits::.cpu3.data             129987                       # number of overall hits
system.l2.overall_hits::total                  582417                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             92443                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            546801                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15055                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            490759                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             15035                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            484667                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             14845                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            475564                       # number of demand (read+write) misses
system.l2.demand_misses::total                2135169                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            92443                       # number of overall misses
system.l2.overall_misses::.cpu0.data           546801                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15055                       # number of overall misses
system.l2.overall_misses::.cpu1.data           490759                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            15035                       # number of overall misses
system.l2.overall_misses::.cpu2.data           484667                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            14845                       # number of overall misses
system.l2.overall_misses::.cpu3.data           475564                       # number of overall misses
system.l2.overall_misses::total               2135169                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7657300000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  53782173498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1357642000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  48916188499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1345526500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  48009043000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1343505500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  47246739500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     209658118497                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7657300000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  53782173498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1357642000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  48916188499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1345526500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  48009043000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1343505500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  47246739500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    209658118497                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109621                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          689936                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23343                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          625870                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23309                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          617006                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           22950                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          605551                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2717586                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109621                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         689936                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23343                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         625870                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23309                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         617006                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          22950                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         605551                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2717586                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.843296                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.792539                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.644947                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.784123                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.645030                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.785514                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.646841                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.785341                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.785686                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.843296                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.792539                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.644947                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.784123                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.645030                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.785514                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.646841                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.785341                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.785686                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82832.664453                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98357.855048                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90178.811026                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99674.562258                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89492.949784                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 99055.728985                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90502.222971                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 99348.856305                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98192.751252                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82832.664453                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98357.855048                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90178.811026                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99674.562258                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89492.949784                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 99055.728985                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90502.222971                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 99348.856305                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98192.751252                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              378603                       # number of writebacks
system.l2.writebacks::total                    378603                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            361                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           2587                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4267                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3316                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4483                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           3267                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4423                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           3127                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               25831                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           361                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          2587                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4267                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3316                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4483                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          3267                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4423                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          3127                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              25831                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        92082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       544214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10788                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       487443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        10552                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       481400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        10422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       472437                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2109338                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        92082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       544214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10788                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       487443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        10552                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       481400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        10422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       472437                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2109338                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6708673003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  48191442013                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    895071003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  43824033516                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    865788506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  42977909513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    869108001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  42318497513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 186650523068                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6708673003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  48191442013                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    895071003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  43824033516                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    865788506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  42977909513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    869108001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  42318497513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 186650523068                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.840003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.788789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.462151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.778825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.452701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.780219                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.454118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.780177                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.776181                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.840003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.788789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.462151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.778825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.452701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.780219                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.454118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.780177                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.776181                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72855.422374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88552.374641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82969.132647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89905.965448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 82049.706785                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 89276.920467                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83391.671560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 89574.901020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88487.726039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72855.422374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88552.374641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82969.132647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89905.965448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 82049.706785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 89276.920467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83391.671560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 89574.901020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88487.726039                       # average overall mshr miss latency
system.l2.replacements                        4054294                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       456475                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           456475                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            7                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              7                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       456482                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       456482                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000015                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000015                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            7                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            7                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000015                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000015                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1821442                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1821442                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            7                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              7                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1821449                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1821449                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             256                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             207                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             236                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             235                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  934                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           483                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           296                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           335                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           304                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1418                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2150000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       356500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       456000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3081500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          739                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          503                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          571                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          539                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2352                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.653586                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.588469                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.586690                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.564007                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.602891                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4451.345756                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   402.027027                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1064.179104                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         1500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2173.131171                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          483                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          296                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          334                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          303                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1416                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      9696996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      5959000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      6725999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      6089500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     28471495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.653586                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.588469                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.584939                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.562152                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.602041                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20076.596273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20131.756757                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20137.721557                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20097.359736                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20106.987994                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           300                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           216                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           200                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           125                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                841                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1058                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          750                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          671                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          542                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3021                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      5703000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      4003500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      4512000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2774500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     16993000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1358                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          966                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          871                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          667                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3862                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.779087                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.776398                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.770379                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.812594                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.782237                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5390.359168                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         5338                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  6724.292101                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5119.003690                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5624.958623                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           14                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           22                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           20                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            67                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1044                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          728                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          651                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          531                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2954                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     21484500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     15024000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     13813500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     10929000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     61251000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.768778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.753623                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.747417                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.796102                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.764889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20579.022989                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20637.362637                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21218.894009                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20581.920904                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20734.935680                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             5062                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2763                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2436                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2207                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12468                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          50525                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24392                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          24353                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          25019                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              124289                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4906305500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2627557500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2558490000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2612897500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12705250500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        26789                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27226                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            136757                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.908936                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.898251                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.909067                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.918938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.908831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97106.491836                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107722.101509                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 105058.514351                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 104436.528239                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102223.450989                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        50525                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        24391                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        24352                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        25019                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         124287                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4401054502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2383608500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2314906501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2362707001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11462276504                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.908936                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.898214                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.909030                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.918938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.908816                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87106.472083                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97724.919028                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 95060.220967                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 94436.508294                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92224.259207                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         17178                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8288                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8274                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8105                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              41845                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        92443                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15055                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        15035                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        14845                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           137378                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7657300000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1357642000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1345526500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1343505500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11703974000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109621                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23343                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23309                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        22950                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         179223                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.843296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.644947                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.645030                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.646841                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.766520                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82832.664453                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90178.811026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89492.949784                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90502.222971                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85195.402466                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          361                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4267                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4483                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4423                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         13534                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        92082                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10788                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        10552                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        10422                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       123844                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6708673003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    895071003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    865788506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    869108001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9338640513                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.840003                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.462151                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.452701                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.454118                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.691005                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72855.422374                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82969.132647                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 82049.706785                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83391.671560                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75406.483261                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       138073                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       132348                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       129903                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       127780                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            528104                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       496276                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       466367                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       460314                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       450545                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1873502                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  48875867998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  46288630999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  45450553000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  44633842000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 185248893997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       634349                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       598715                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       590217                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       578325                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2401606                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.782339                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.778947                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.779906                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.779052                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.780104                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98485.254169                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99253.658597                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 98738.150480                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 99066.335216                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98878.407387                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         2587                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3315                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         3266                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         3127                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        12295                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       493689                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       463052                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       457048                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       447418                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1861207                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  43790387511                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  41440425016                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  40663003012                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  39955790512                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 165849606051                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.778261                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.773410                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.774373                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.773645                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.774984                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88700.350850                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89494.106528                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 88968.780111                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 89303.046619                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89108.630072                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                25                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           27                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              85                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           34                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           27                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           27                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           110                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.681818                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.794118                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.814815                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.777778                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.772727                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           27                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           85                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       284500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       568000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       461500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       438000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1752000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.681818                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.794118                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.814815                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.777778                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.772727                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 18966.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21037.037037                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20977.272727                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20857.142857                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20611.764706                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  42264694500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999979                       # Cycle average of tags in use
system.l2.tags.total_refs                     4986535                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4054383                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.229912                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      45.717059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.143691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.034025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.223883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.606067                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        2.126097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.452783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        2.238911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.457463                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.714329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.017870                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.047407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.034748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.040720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.033220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.038325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.034983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.038398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44069063                       # Number of tag accesses
system.l2.tags.data_accesses                 44069063                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  42264694500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5893312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      34819200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        690432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31196352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        675328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      30809600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        667008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      30235904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          134987136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5893312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       690432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       675328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       667008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7926080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24231040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24231040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          92083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         544050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         487443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          10552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         481400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          10422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         472436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2109174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       378610                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             378610                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        139438178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        823836548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         16335904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        738118479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         15978537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        728967768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         15781683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        715393885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3193850981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    139438178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     16335904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     15978537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     15781683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        187534302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      573316341                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            573316341                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      573316341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       139438178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       823836548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        16335904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       738118479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        15978537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       728967768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        15781683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       715393885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3767167322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    368535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     92083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    535156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    482184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     10552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    476115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     10422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    467814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000177889250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22869                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22869                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3856352                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             347345                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2109174                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     378617                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2109174                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   378617                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  24060                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10082                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             84069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            100720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             99745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            101899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            148318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            129625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            135427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            120858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            126005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            102694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           120577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            98933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           138806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           208605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           275194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26971                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  60295336000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10425570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             99391223500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28917.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47667.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1514250                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  333790                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2109174                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               378617                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  351754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  443688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  415217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  324182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  223837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  142904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   84600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   47950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   25879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   13882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   6707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       605598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.301570                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.990465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   311.327146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       259869     42.91%     42.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       175391     28.96%     71.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        44035      7.27%     79.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22449      3.71%     82.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14440      2.38%     85.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10427      1.72%     86.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8123      1.34%     88.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6797      1.12%     89.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        64067     10.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       605598                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      91.173554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.591289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     88.902476                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11248     49.18%     49.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         6133     26.82%     76.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         3154     13.79%     89.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         1338      5.85%     95.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          565      2.47%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          195      0.85%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           74      0.32%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           43      0.19%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           39      0.17%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           30      0.13%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           13      0.06%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            8      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            5      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            5      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22869                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.114915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.105907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.575580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21759     95.15%     95.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              235      1.03%     96.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              495      2.16%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              225      0.98%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               99      0.43%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               26      0.11%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22869                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              133447296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1539840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23586048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               134987136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24231488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3157.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       558.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3193.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    573.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42264632000                       # Total gap between requests
system.mem_ctrls.avgGap                      16988.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5893312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     34249984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       690432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30859776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       675328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30471360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       667008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     29940096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23586048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 139438178.122877478600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 810368663.613551020622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 16335904.190671484917                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 730154952.379935026169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 15978537.358172552660                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 720964870.573002696037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 15781682.747050261125                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 708394946.519724607468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 558055565.739390373230                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        92083                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       544050                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10788                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       487443                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        10552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       481400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        10422                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       472436                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       378617                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2901236750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  25699934750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    443700500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  23657065500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    424214500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  23061803500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    433177750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  22770090250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1057342190250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31506.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47238.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41129.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48532.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     40202.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     47905.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41563.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     48197.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2792643.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2587985820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1375535700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8314194420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          958052700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3336265920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19068339390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        172093920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35812467870                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        847.337673                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    285572500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1411280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40567842000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1736041020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            922708710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6573519540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          965684340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3336265920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18565178160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        595808640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32695206330                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        773.581986                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1393825750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1411280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39459588750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1656                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          829                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9569365.500603                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12628324.697104                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          829    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     65298000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            829                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    34331690500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7933004000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  42264694500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3531245                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3531245                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3531245                       # number of overall hits
system.cpu1.icache.overall_hits::total        3531245                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24673                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24673                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24673                       # number of overall misses
system.cpu1.icache.overall_misses::total        24673                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1599055999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1599055999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1599055999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1599055999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3555918                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3555918                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3555918                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3555918                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006939                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006939                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006939                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006939                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64809.954160                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64809.954160                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64809.954160                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64809.954160                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2279                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    39.293103                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23343                       # number of writebacks
system.cpu1.icache.writebacks::total            23343                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1330                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1330                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1330                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1330                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23343                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23343                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23343                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23343                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1496714999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1496714999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1496714999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1496714999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006565                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006565                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006565                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006565                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64118.365206                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64118.365206                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64118.365206                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64118.365206                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23343                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3531245                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3531245                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24673                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24673                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1599055999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1599055999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3555918                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3555918                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006939                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006939                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64809.954160                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64809.954160                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1330                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1330                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23343                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23343                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1496714999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1496714999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006565                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006565                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64118.365206                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64118.365206                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  42264694500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3617730                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23375                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           154.769198                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7135179                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7135179                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  42264694500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8510130                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8510130                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8510130                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8510130                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3180610                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3180610                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3180610                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3180610                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 235492357444                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 235492357444                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 235492357444                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 235492357444                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11690740                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11690740                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11690740                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11690740                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.272062                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.272062                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.272062                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.272062                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 74039.997813                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74039.997813                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 74039.997813                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74039.997813                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3743318                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       318675                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            80027                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4705                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    46.775688                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.731137                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       626382                       # number of writebacks
system.cpu1.dcache.writebacks::total           626382                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2542263                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2542263                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2542263                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2542263                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       638347                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       638347                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       638347                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       638347                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  51764615928                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  51764615928                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  51764615928                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  51764615928                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054603                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054603                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054603                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054603                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 81091.656933                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81091.656933                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 81091.656933                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81091.656933                       # average overall mshr miss latency
system.cpu1.dcache.replacements                626380                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      7959055                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7959055                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3014432                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3014432                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 223094848500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 223094848500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10973487                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10973487                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.274701                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.274701                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74008.917269                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74008.917269                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2404913                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2404913                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       609519                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       609519                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  49072240500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  49072240500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055545                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055545                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 80509.779843                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80509.779843                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       551075                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        551075                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       166178                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       166178                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  12397508944                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  12397508944                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       717253                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       717253                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.231687                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.231687                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74603.791982                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74603.791982                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       137350                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       137350                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        28828                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        28828                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2692375428                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2692375428                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.040192                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040192                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 93394.457749                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 93394.457749                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30516                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30516                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1575                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1575                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     39502000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     39502000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.049079                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.049079                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25080.634921                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25080.634921                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          459                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          459                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1116                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1116                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     17144500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     17144500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.034776                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.034776                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 15362.455197                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15362.455197                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24844                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24844                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5844                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5844                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     46931000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     46931000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30688                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30688                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.190433                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.190433                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8030.629706                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8030.629706                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5700                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5700                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     41364000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     41364000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.185740                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.185740                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7256.842105                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7256.842105                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3469500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3469500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3336500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3336500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1097                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1097                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2875                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2875                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     57541000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     57541000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3972                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3972                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.723817                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.723817                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 20014.260870                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 20014.260870                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2875                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2875                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     54666000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     54666000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.723817                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.723817                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 19014.260870                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 19014.260870                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42264694500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.932271                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9217449                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           639427                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.415170                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.932271                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.966633                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.966633                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24154379                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24154379                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  42264694500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2628343                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           14                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       835085                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2266093                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3675693                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14028                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22598                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          36626                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          471                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          471                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           143770                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          143770                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        179223                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2449133                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          110                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          110                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       328865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2101407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        70029                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1901844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        69927                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1875159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        68850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1839738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8255819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14031616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     88556928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2987904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80143744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2983552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79002368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2937600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77526656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348170368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4139719                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27751296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6863633                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.476908                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.711708                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4216896     61.44%     61.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2241206     32.65%     94.09% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 219025      3.19%     97.28% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 151958      2.21%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  34548      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6863633                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5488997067                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         954112021                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          37237872                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         936085725                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          36673910                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1066041518                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164685884                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         967310925                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37185588                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
