Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Apr 24 21:18:36 2020
| Host         : DESKTOP-RTHS3DT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CKiller24_control_sets_placed.rpt
| Design       : CKiller24
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             115 |           28 |
| No           | No                    | Yes                    |              10 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             355 |          129 |
| Yes          | No                    | Yes                    |              40 |           26 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------+------------------+------------------+----------------+
|     Clock Signal     |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG       | cu/exeOut0       |                  |                1 |              2 |
|  cu/aluSLatch        |                  |                  |                4 |              8 |
|  clk_IBUF_BUFG       |                  | rst_IBUF         |                5 |             10 |
|  clk_IBUF_BUFG       | cu/ramAddr0      |                  |                4 |             12 |
|  clk_IBUF_BUFG       |                  |                  |                4 |             13 |
|  clk_IBUF_BUFG       | cu/PC[7]_i_1_n_0 | rst_IBUF         |                4 |             16 |
|  clkDiv_reg_BUFG[17] |                  |                  |                7 |             18 |
|  clk100M_IBUF_BUFG   |                  |                  |                5 |             20 |
|  cu/regClk_BUFG      | rf/ad/D[3]       |                  |               11 |             24 |
|  cu/regClk_BUFG      | rf/ad/D[2]       |                  |               11 |             24 |
|  cu/regClk_BUFG      | rf/ad/D[4]       |                  |               10 |             24 |
|  cu/regClk_BUFG      | rf/ad/D[5]       |                  |               10 |             24 |
|  cu/regClk_BUFG      | rf/ad/D[7]       |                  |                8 |             24 |
|  cu/regClk_BUFG      | rf/ad/D[6]       |                  |               13 |             24 |
|  cu/regClk_BUFG      | rf/ad/D[1]       |                  |                9 |             24 |
|  cu/regClk_BUFG      | rf/ad/D[0]       |                  |                9 |             24 |
|  clk_IBUF_BUFG       | cu/IR            | rst_IBUF         |               22 |             24 |
|  clk_IBUF_BUFG       | cu/opA0          |                  |                5 |             24 |
|  clk_IBUF_BUFG       | cu/opB0          |                  |                9 |             24 |
|  clk_IBUF_BUFG       | cu/regDataD0     |                  |               10 |             24 |
|  clk_IBUF_BUFG       | cu/ramDataD0     |                  |                7 |             24 |
|  clk_IBUF_BUFG       | cu/aluOp0        |                  |               12 |             53 |
|  clkDiv_reg_BUFG[19] |                  |                  |                8 |             56 |
+----------------------+------------------+------------------+------------------+----------------+


