Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver sysmon 5.03.a for instance axi_xadc_0
axi_xadc_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_xadc, INSTANCE: axi_xadc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_xadc, INSTANCE: axi_xadc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_xadc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use RS232_Uart_1 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_50_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_xadc_0

********************************************************************************
At Local date and time: Tue May 13 10:33:22 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 74 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 117 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 29 - Running XST synthesis
INSTANCE:microblaze_0_ilmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 42 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 49 - Running XST
synthesis
INSTANCE:microblaze_0_dlmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 58 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
EXCEPTION:Xdm:ModelImp.c:55:$Id: ModelImp.c,v 1.28 2009/06/12 19:55:28 jdl Exp $ - Xdm_Exception::CannotWriteFile file='C:\Users\ECE\Documents\PR_Project_XADC\synthesis\xst_temp_dir\\xil_6'
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 65 - Running XST
synthesis
INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 74 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
81 - Running XST synthesis
INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
104 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 129
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 152 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 165
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
ERROR:EDK:1592 - IPNAME:system_microblaze_0_dlmb_wrapper
   INSTANCE:microblaze_0_dlmb -
   C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 58 - failed to move
   C:\Users\ECE\Documents\PR_Project_XADC\implementation\system_microblaze_0_dlm
   b_wrapper.ngc to
   C:\Users\ECE\Documents\PR_Project_XADC\implementation\microblaze_0_dlmb_wrapp
   er\system_microblaze_0_dlmb_wrapper.ngc
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 42 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_ilmb_wrapper
/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 58 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

WARNING:NgdBuild:257 - Launcher: Could not find the file
   "C:\Users\ECE\Documents\PR_Project_XADC\implementation\microblaze_0_dlmb_wrapper\system_microblaze_0_dlmb_wrapper" with extension "ngc" in the search
   path.
ERROR:NgdBuild:1364 - Top-level input design file
   "system_microblaze_0_dlmb_wrapper.ngc" cannot be found or created. Please
   make sure the source file exists and is of a recognized netlist format (e.g.,
   ngo, ngc, edif, edn, or edf).
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...
ERROR:EDK:1907 - NgcBuild failed!
INFO:EDK:2245 - Refer to
   C:\Users\ECE\Documents\PR_Project_XADC\implementation\system_microblaze_0_dlm
   b_wrapper.blc for details.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 81 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_wrapper/syst
em_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 117 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 129 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue May 13 10:47:26 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 29 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 42 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 49 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 65 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 74 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 81 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 129 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 137 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 152 - Copying cache
implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 165 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 74 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 117 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:microblaze_0_dlmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 58 - Running XST synthesis
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 58 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_dlmb_wrapper
/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 117 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 32.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Tue May 13 10:48:21 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
.... Copying flowfile C:/Xilinx/14.6/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/Users/ECE/Documents/PR_Project_XADC/implementation 

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   6

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  49 sec
Total CPU time to NGDBUILD completion:   49 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<15>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<14>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<8>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<15>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<14>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<8>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_CONVST_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_CONVST_pin" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<15> connected to top level port
   axi_xadc_0_VAUXP_pin<15> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<14> connected to top level port
   axi_xadc_0_VAUXP_pin<14> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<13> connected to top level port
   axi_xadc_0_VAUXP_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<7> connected to top level port
   axi_xadc_0_VAUXP_pin<7> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<6> connected to top level port
   axi_xadc_0_VAUXP_pin<6> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<15> connected to top level port
   axi_xadc_0_VAUXN_pin<15> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<14> connected to top level port
   axi_xadc_0_VAUXN_pin<14> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<13> connected to top level port
   axi_xadc_0_VAUXN_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<7> connected to top level port
   axi_xadc_0_VAUXN_pin<7> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<6> connected to top level port
   axi_xadc_0_VAUXN_pin<6> has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 28 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1b6f7e60) REAL time: 35 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 22 IOs, 8 are locked
   and 14 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
ERROR:Place:835 - Given the original pre-placement, no legal placements can be
   found for 1 group(s). The following is the description of these group(s). The
   relative offsets of the components are shown in brackets next to the
   component names.
        MONITOR axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I (100,
   -11)
        IPAD axi_xadc_0_VAUXP_pin<11> (0, 0)
        IPAD axi_xadc_0_VAUXP_pin<12> (0, -8)
        IPAD axi_xadc_0_VAUXP_pin<10> (0, 8)
        IPAD axi_xadc_0_VAUXN_pin<5> (0, -11)
        IPAD axi_xadc_0_VAUXN_pin<8> (0, 29)
        IPAD axi_xadc_0_VAUXN_pin<9> (0, 21)
        IPAD axi_xadc_0_VAUXN_pin<0> (0, 33)
        IPAD axi_xadc_0_VAUXN_pin<1> (0, 25)
        IPAD axi_xadc_0_VAUXN_pin<2> (0, 17)
        IPAD axi_xadc_0_VAUXN_pin<3> (0, 5)
        IPAD axi_xadc_0_VAUXN_pin<4> (0, -3)
        IPAD axi_xadc_0_VAUXP_pin<0> (0, 32)
        IPAD axi_xadc_0_VAUXP_pin<3> (0, 4)
        IPAD axi_xadc_0_VAUXP_pin<4> (0, -4)
        IPAD axi_xadc_0_VAUXP_pin<1> (0, 24)
        IPAD axi_xadc_0_VAUXP_pin<2> (0, 16)
        IPAD axi_xadc_0_VAUXP_pin<8> (0, 28)
        IPAD axi_xadc_0_VAUXP_pin<5> (0, -12)
        IPAD axi_xadc_0_VAUXP_pin<9> (0, 20)
        IPAD axi_xadc_0_VAUXN_pin<11> (0, 1)
        IPAD axi_xadc_0_VAUXN_pin<12> (0, -7)
        IPAD axi_xadc_0_VAUXN_pin<10> (0, 9)



Phase 2.7  Design Feasibility Check (Checksum:1b6f7e60) REAL time: 35 secs 

Total REAL time to Placer completion: 35 secs 
Total CPU  time to Placer completion: 35 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings : 102
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ENDIANNESS value to 1 - C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\data\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ICACHE_USE_FSL value to 0 - C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\data\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_USE_FSL value to 0 - C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\data\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to kintex7 - C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is overriding PARAMETER C_MEMSIZE value to 0x10000 - C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x40000000 - C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x40000000 - C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\data\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
axi_xadc_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui

********************************************************************************
At Local date and time: Tue May 13 13:45:59 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 3 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 24 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 37 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 44 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 53 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 60 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 69 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 76 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 99 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 136 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 151 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 69 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 112 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 112 - Running XST synthesis
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 128
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 112 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 128 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 37.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui

********************************************************************************
At Local date and time: Thu May 15 14:58:18 2014
 makeiplocal -corename axi_xadc -corever 1.00.a -srcpath C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\ -destpath C:/Users/ECE/Documents/PR_Project_XADC/ -xmpfile C:/Users/ECE/Documents/PR_Project_XADC/system.xmp started...
ERROR:EDK:2694 - Unknown error.
Fail to make IP local.
Done!

********************************************************************************
At Local date and time: Thu May 15 14:58:44 2014
 makeiplocal -corename axi_xadc -corever 1.00.a -srcpath C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\ -destpath C:/Users/ECE/Documents/PR_Project_XADC/ -xmpfile C:/Users/ECE/Documents/PR_Project_XADC/system.xmp started...

Making IP axi_xadc_v1_00_a local.... 

Copying the dependent library 'proc_common_v3_00_a' to the local pcores
directory and renaming it to 'axi_xadc_v1_00_a_proc_common_v3_00_a'.... 

Copying the dependent library 'interrupt_control_v2_01_a' to the local pcores
directory and renaming it to 'axi_xadc_v1_00_a_interrupt_control_v2_01_a'.... 

Copying the dependent library 'axi_lite_ipif_v1_01_a' to the local pcores
directory and renaming it to 'axi_xadc_v1_00_a_axi_lite_ipif_v1_01_a'.... 

Log file was written to
C:/Users/ECE/Documents/PR_Project_XADC//pcores/axi_xadc_v1_00_a/make_ip_local.lo
g 

Core axi_xadc_v1_00_a is now local to the project. 

Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
IP was made local successfully.
Done!
Assigned Driver sysmon 5.03.a for instance axi_xadc_0
axi_xadc_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_xadc, INSTANCE: axi_xadc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_xadc, INSTANCE: axi_xadc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_xadc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use RS232_Uart_1 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_50_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_xadc_0

********************************************************************************
At Local date and time: Thu May 15 15:01:32 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 30 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 43 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 50 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 66 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 82 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 105 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 142 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 157 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 118 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 118 - Running XST synthesis
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 134
- Running XST synthesis
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 170
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 118 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 134 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 44.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Thu May 15 15:02:40 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   6

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  50 sec
Total CPU time to NGDBUILD completion:   49 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<15>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<14>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<8>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<15>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<14>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<8>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_CONVST_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_CONVST_pin" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<15> connected to top level port
   axi_xadc_0_VAUXP_pin<15> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<14> connected to top level port
   axi_xadc_0_VAUXP_pin<14> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<13> connected to top level port
   axi_xadc_0_VAUXP_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<7> connected to top level port
   axi_xadc_0_VAUXP_pin<7> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<6> connected to top level port
   axi_xadc_0_VAUXP_pin<6> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<15> connected to top level port
   axi_xadc_0_VAUXN_pin<15> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<14> connected to top level port
   axi_xadc_0_VAUXN_pin<14> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<13> connected to top level port
   axi_xadc_0_VAUXN_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<7> connected to top level port
   axi_xadc_0_VAUXN_pin<7> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<6> connected to top level port
   axi_xadc_0_VAUXN_pin<6> has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 32 secs 
Total CPU  time at the beginning of Placer: 29 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:865ec387) REAL time: 40 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 34 IOs, 8 are locked
   and 26 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
ERROR:Place:835 - Given the original pre-placement, no legal placements can be
   found for 1 group(s). The following is the description of these group(s). The
   relative offsets of the components are shown in brackets next to the
   component names.
        MONITOR axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I (100,
   -11)
        IPAD axi_xadc_0_VAUXP_pin<11> (0, 0)
        IPAD axi_xadc_0_VAUXP_pin<12> (0, -8)
        IPAD axi_xadc_0_VAUXP_pin<10> (0, 8)
        IPAD axi_xadc_0_VAUXN_pin<5> (0, -11)
        IPAD axi_xadc_0_VAUXN_pin<8> (0, 29)
        IPAD axi_xadc_0_VAUXN_pin<9> (0, 21)
        IPAD axi_xadc_0_VAUXN_pin<0> (0, 33)
        IPAD axi_xadc_0_VAUXN_pin<1> (0, 25)
        IPAD axi_xadc_0_VAUXN_pin<2> (0, 17)
        IPAD axi_xadc_0_VAUXN_pin<3> (0, 5)
        IPAD axi_xadc_0_VAUXN_pin<4> (0, -3)
        IPAD axi_xadc_0_VAUXP_pin<0> (0, 32)
        IPAD axi_xadc_0_VAUXP_pin<3> (0, 4)
        IPAD axi_xadc_0_VAUXP_pin<4> (0, -4)
        IPAD axi_xadc_0_VAUXP_pin<1> (0, 24)
        IPAD axi_xadc_0_VAUXP_pin<2> (0, 16)
        IPAD axi_xadc_0_VAUXP_pin<8> (0, 28)
        IPAD axi_xadc_0_VAUXP_pin<5> (0, -12)
        IPAD axi_xadc_0_VAUXP_pin<9> (0, 20)
        IPAD axi_xadc_0_VAUXN_pin<11> (0, 1)
        IPAD axi_xadc_0_VAUXN_pin<12> (0, -7)
        IPAD axi_xadc_0_VAUXN_pin<10> (0, 9)



Phase 2.7  Design Feasibility Check (Checksum:865ec387) REAL time: 40 secs 

Total REAL time to Placer completion: 40 secs 
Total CPU  time to Placer completion: 36 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings : 126
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu May 15 15:12:18 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: VAUXP, CONNECTOR: axi_xadc_0_VAUXP - No driver found.
   Port will be driven to GND -
   C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 181 
WARNING:EDK:4180 - PORT: VAUXN, CONNECTOR: axi_xadc_0_VAUXN - No driver found.
   Port will be driven to GND -
   C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 182 
WARNING:EDK:4180 - PORT: CONVST, CONNECTOR: axi_xadc_0_CONVST - No driver found.
   Port will be driven to GND -
   C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 183 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_AMS_pin, CONNECTOR:
   axi_xadc_0_VAUXP_AMS - floating connection -
   C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_AMS_pin, CONNECTOR:
   axi_xadc_0_VAUXN_AMS - floating connection -
   C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 24 
WARNING:EDK:4181 - PORT: ALARM, CONNECTOR: axi_xadc_0_ALARM - floating
   connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 184 
WARNING:EDK:4181 - PORT: MUXADDR, CONNECTOR: axi_xadc_0_MUXADDR - floating
   connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 186 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 33 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 46 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 53 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 62 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 69 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 85 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 108 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 137 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 145 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 160 - Copying cache
implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 173 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 78 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 121 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4072 - INSTANCE: axi_xadc_0, PORT: VAUXP - port is driven by a
   sourceless connector - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   173 
ERROR:EDK:4072 - INSTANCE: axi_xadc_0, PORT: VAUXN - port is driven by a
   sourceless connector - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   173 
ERROR:EDK:4072 - INSTANCE: axi_xadc_0, PORT: CONVST - port is driven by a
   sourceless connector - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   173 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
The project's MHS file has changed on disk.
ERROR:EDK:4085 - IPNAME: axi_xadc, INSTANCE: axi_xadc_0 - PORT VAUXP_AMS not found in the MPD - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 181 
ERROR:EDK:4085 - IPNAME: axi_xadc, INSTANCE: axi_xadc_0 - PORT VAUXN_AMS not found in the MPD - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 182 
WARNING:UtilitiesC:159 - Message file "usenglish/_SSNAME.msg" wasn't found.
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu May 15 15:24:05 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: axi_xadc_0_TEMP_OUT_pin, CONNECTOR: axi_xadc_0_TEMP_OUT
   - No driver found. Port will be driven to GND -
   C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 29 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 33 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 46 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 53 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 62 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 69 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 85 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 108 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 137 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 145 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 160 - Copying cache
implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 173 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 78 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 121 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 121 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 121 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 26.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Thu May 15 15:24:54 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
ERROR:NgdBuild:76 - File
   "C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper.ngc" cannot be merged into block "axi_xadc_0"
   (TYPE="system_axi_xadc_0_wrapper") because one or more pins on the block,
   including pin "VAUXP_AMS<1>", were not found in the file.  Please make sure
   that all pins on the instantiated component match pins in the lower-level
   design block (irrespective of case).  If there are bussed pins on this block,
   make sure that the upper-level and lower-level netlists use the same
   bus-naming convention.
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
ERROR:NgdBuild:604 - logical block 'axi_xadc_0' with type
   'system_axi_xadc_0_wrapper' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol
   'system_axi_xadc_0_wrapper' is not supported in target 'kintex7'.
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings:   6

Total REAL time to NGDBUILD completion:  48 sec
Total CPU time to NGDBUILD completion:   48 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Thu May 15 16:07:08 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: axi_xadc_0_TEMP_OUT_pin, CONNECTOR: axi_xadc_0_TEMP_OUT
   - No driver found. Port will be driven to GND -
   C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 29 
WARNING:EDK:4180 - PORT: VAUXP, CONNECTOR: axi_xadc_0_VAUXP - No driver found.
   Port will be driven to GND -
   C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 181 
WARNING:EDK:4180 - PORT: VAUXN, CONNECTOR: axi_xadc_0_VAUXN - No driver found.
   Port will be driven to GND -
   C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 182 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP_AMS -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN_AMS -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 33 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 46 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 53 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 62 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 69 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 85 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 108 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 137 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 145 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 160 - Copying cache
implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 173 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 78 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 121 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4072 - INSTANCE: axi_xadc_0, PORT: VAUXP - port is driven by a
   sourceless connector - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   173 
ERROR:EDK:4072 - INSTANCE: axi_xadc_0, PORT: VAUXN - port is driven by a
   sourceless connector - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   173 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_proc_sys_reset_0_wrapper.ngc] Error 2
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Thu May 15 16:08:05 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: axi_xadc_0_TEMP_OUT_pin, CONNECTOR: axi_xadc_0_TEMP_OUT
   - No driver found. Port will be driven to GND -
   C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 29 
WARNING:EDK:4180 - PORT: VAUXP, CONNECTOR: axi_xadc_0_VAUXP - No driver found.
   Port will be driven to GND -
   C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 181 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP_AMS -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 33 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 46 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 53 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 62 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 69 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 85 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 108 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 137 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 145 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 160 - Copying cache
implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 173 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 78 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 121 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4054 - GLOBAL PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN
   - 16 bit-width connector assigned to 2 bit-width port -
   C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 24 
ERROR:EDK:4072 - INSTANCE: axi_xadc_0, PORT: VAUXP - port is driven by a
   sourceless connector - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   173 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_proc_sys_reset_0_wrapper.ngc] Error 2
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Thu May 15 16:08:31 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: axi_xadc_0_TEMP_OUT_pin, CONNECTOR: axi_xadc_0_TEMP_OUT
   - No driver found. Port will be driven to GND -
   C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 29 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 33 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 46 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 53 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 62 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 69 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 85 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 108 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 137 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 145 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 160 - Copying cache
implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 173 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 78 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 121 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4054 - GLOBAL PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP
   - 16 bit-width connector assigned to 2 bit-width port -
   C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 23 
ERROR:EDK:4054 - GLOBAL PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN
   - 16 bit-width connector assigned to 2 bit-width port -
   C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 24 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_proc_sys_reset_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Thu May 15 16:10:24 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: axi_xadc_0_TEMP_OUT_pin, CONNECTOR: axi_xadc_0_TEMP_OUT
   - No driver found. Port will be driven to GND -
   C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 29 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 33 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 46 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 53 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 62 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 69 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 85 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 108 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 137 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 145 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 160 - Copying cache
implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 173 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 78 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 121 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 121 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 121 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 27.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Thu May 15 16:11:14 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<12>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<11>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<5>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<12>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<11>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<5>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<2>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  24

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  50 sec
Total CPU time to NGDBUILD completion:   49 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 29 secs 
Total CPU  time at the beginning of Placer: 29 secs 

Phase 1.1  Initial Placement Analysis
ERROR:Place:1073 - Placer was unable to create RPM[SYSMON_RPMs] for the
   component axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I of type
   MONITOR for the following reason.
   The reason for this issue:
   All of the logic associated with this structure is locked and the relative
   placement of the logic violates the structure. The problem was found between
   the relative placement of MONITOR
   axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I at site XADC_X0Y0 and
   IPAD axi_xadc_0_VAUXN_pin<1> at site IOB_X0Y195.  The following components
   are part of this structure:
      MONITOR   axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I
      IPAD   axi_xadc_0_VAUXN_pin<1>

ERROR:Place:1073 - Placer was unable to create RPM[SYSMON_RPMs] for the
   component axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I of type
   MONITOR for the following reason.
   The reason for this issue:
   All of the logic associated with this structure is locked and the relative
   placement of the logic violates the structure. The problem was found between
   the relative placement of MONITOR
   axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I at site XADC_X0Y0 and
   IPAD axi_xadc_0_VAUXP_pin<1> at site IOB_X0Y196.  The following components
   are part of this structure:
      MONITOR   axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I
      IPAD   axi_xadc_0_VAUXP_pin<1>

Phase 1.1  Initial Placement Analysis (Checksum:88c5ae42) REAL time: 37 secs 

ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   3
Number of warnings :  28
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu May 15 16:47:56 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

ERROR:ConstraintSystem:59 - Constraint <NET axi_xadc_0_VAUXP_pin[8] LOC = "L22"
   |> [system.ucf(23)]: NET "axi_xadc_0_VAUXP_pin[8]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET axi_xadc_0_VAUXP_pin[8] LOC = "L22" |> [system.ucf(23)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS25";>
   [system.ucf(23)]: NET "axi_xadc_0_VAUXP_pin[8]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET axi_xadc_0_VAUXN_pin[8] LOC = "L23"
   |> [system.ucf(24)]: NET "axi_xadc_0_VAUXN_pin[8]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET axi_xadc_0_VAUXN_pin[8] LOC = "L23" |> [system.ucf(24)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS25";>
   [system.ucf(24)]: NET "axi_xadc_0_VAUXN_pin[8]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<12>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<11>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<5>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<12>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<11>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<5>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<2>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     4
  Number of warnings:  26

Total REAL time to NGDBUILD completion:  49 sec
Total CPU time to NGDBUILD completion:   49 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Thu May 15 16:50:33 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: axi_xadc_0_TEMP_OUT_pin, CONNECTOR: axi_xadc_0_TEMP_OUT
   - No driver found. Port will be driven to GND -
   C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 29 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 33 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 46 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 53 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 62 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 69 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 78 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 85 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 108 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 137 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 145 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 160 - Copying cache
implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 173 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 78 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 121 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 121 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 121 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 26.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Thu May 15 16:51:23 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   6

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  49 sec
Total CPU time to NGDBUILD completion:   49 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<15>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<14>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<15>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<14>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<15> connected to top level port
   axi_xadc_0_VAUXP_pin<15> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<14> connected to top level port
   axi_xadc_0_VAUXP_pin<14> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<13> connected to top level port
   axi_xadc_0_VAUXP_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<7> connected to top level port
   axi_xadc_0_VAUXP_pin<7> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<6> connected to top level port
   axi_xadc_0_VAUXP_pin<6> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<15> connected to top level port
   axi_xadc_0_VAUXN_pin<15> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<14> connected to top level port
   axi_xadc_0_VAUXN_pin<14> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<13> connected to top level port
   axi_xadc_0_VAUXN_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<7> connected to top level port
   axi_xadc_0_VAUXN_pin<7> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<6> connected to top level port
   axi_xadc_0_VAUXN_pin<6> has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 29 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
ERROR:Place:1073 - Placer was unable to create RPM[SYSMON_RPMs] for the
   component axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I of type
   MONITOR for the following reason.
   The reason for this issue:
   Some of the logic associated with this structure is locked. This should cause
   the rest of the logic to be locked.A problem was found at site IOB_X0Y178
   where we must place IPAD axi_xadc_0_VAUXP_pin<12> in order to satisfy the
   relative placement requirements of this logic.  IOB33V sm_fan_pwm_net_vcc
   appears to already be placed there which makes this design unplaceable.  The
   following components are part of this structure:
      MONITOR   axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I
      IPAD   axi_xadc_0_VAUXN_pin<8>

ERROR:Place:1073 - Placer was unable to create RPM[SYSMON_RPMs] for the
   component axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I of type
   MONITOR for the following reason.
   The reason for this issue:
   Some of the logic associated with this structure is locked. This should cause
   the rest of the logic to be locked.A problem was found at site IOB_X0Y178
   where we must place IPAD axi_xadc_0_VAUXP_pin<12> in order to satisfy the
   relative placement requirements of this logic.  IOB33V sm_fan_pwm_net_vcc
   appears to already be placed there which makes this design unplaceable.  The
   following components are part of this structure:
      MONITOR   axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I
      IPAD   axi_xadc_0_VAUXN_pin<0>

ERROR:Place:1073 - Placer was unable to create RPM[SYSMON_RPMs] for the
   component axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I of type
   MONITOR for the following reason.
   The reason for this issue:
   Some of the logic associated with this structure is locked. This should cause
   the rest of the logic to be locked.A problem was found at site IOB_X0Y178
   where we must place IPAD axi_xadc_0_VAUXP_pin<12> in order to satisfy the
   relative placement requirements of this logic.  IOB33V sm_fan_pwm_net_vcc
   appears to already be placed there which makes this design unplaceable.  The
   following components are part of this structure:
      MONITOR   axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I
      IPAD   axi_xadc_0_VAUXP_pin<0>

ERROR:Place:1073 - Placer was unable to create RPM[SYSMON_RPMs] for the
   component axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I of type
   MONITOR for the following reason.
   The reason for this issue:
   Some of the logic associated with this structure is locked. This should cause
   the rest of the logic to be locked.A problem was found at site IOB_X0Y178
   where we must place IPAD axi_xadc_0_VAUXP_pin<12> in order to satisfy the
   relative placement requirements of this logic.  IOB33V sm_fan_pwm_net_vcc
   appears to already be placed there which makes this design unplaceable.  The
   following components are part of this structure:
      MONITOR   axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I
      IPAD   axi_xadc_0_VAUXP_pin<8>

Phase 1.1  Initial Placement Analysis (Checksum:33d9f573) REAL time: 36 secs 

ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   5
Number of warnings :  90
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri May 16 15:26:50 2014
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Fri May 16 15:26:53 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   6

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  49 sec
Total CPU time to NGDBUILD completion:   49 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<15>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<14>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<15>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<14>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<15> connected to top level port
   axi_xadc_0_VAUXP_pin<15> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<14> connected to top level port
   axi_xadc_0_VAUXP_pin<14> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<13> connected to top level port
   axi_xadc_0_VAUXP_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<7> connected to top level port
   axi_xadc_0_VAUXP_pin<7> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<6> connected to top level port
   axi_xadc_0_VAUXP_pin<6> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<15> connected to top level port
   axi_xadc_0_VAUXN_pin<15> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<14> connected to top level port
   axi_xadc_0_VAUXN_pin<14> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<13> connected to top level port
   axi_xadc_0_VAUXN_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<7> connected to top level port
   axi_xadc_0_VAUXN_pin<7> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<6> connected to top level port
   axi_xadc_0_VAUXN_pin<6> has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 31 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
ERROR:Place:1073 - Placer was unable to create RPM[SYSMON_RPMs] for the
   component axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I of type
   MONITOR for the following reason.
   The reason for this issue:
   Some of the logic associated with this structure is locked. This should cause
   the rest of the logic to be locked.A problem was found at site IOB_X0Y178
   where we must place IPAD axi_xadc_0_VAUXP_pin<12> in order to satisfy the
   relative placement requirements of this logic.  IOB33V sm_fan_pwm_net_vcc
   appears to already be placed there which makes this design unplaceable.  The
   following components are part of this structure:
      MONITOR   axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I
      IPAD   axi_xadc_0_VAUXN_pin<8>

ERROR:Place:1073 - Placer was unable to create RPM[SYSMON_RPMs] for the
   component axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I of type
   MONITOR for the following reason.
   The reason for this issue:
   Some of the logic associated with this structure is locked. This should cause
   the rest of the logic to be locked.A problem was found at site IOB_X0Y178
   where we must place IPAD axi_xadc_0_VAUXP_pin<12> in order to satisfy the
   relative placement requirements of this logic.  IOB33V sm_fan_pwm_net_vcc
   appears to already be placed there which makes this design unplaceable.  The
   following components are part of this structure:
      MONITOR   axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I
      IPAD   axi_xadc_0_VAUXN_pin<0>

ERROR:Place:1073 - Placer was unable to create RPM[SYSMON_RPMs] for the
   component axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I of type
   MONITOR for the following reason.
   The reason for this issue:
   Some of the logic associated with this structure is locked. This should cause
   the rest of the logic to be locked.A problem was found at site IOB_X0Y178
   where we must place IPAD axi_xadc_0_VAUXP_pin<12> in order to satisfy the
   relative placement requirements of this logic.  IOB33V sm_fan_pwm_net_vcc
   appears to already be placed there which makes this design unplaceable.  The
   following components are part of this structure:
      MONITOR   axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I
      IPAD   axi_xadc_0_VAUXP_pin<0>

ERROR:Place:1073 - Placer was unable to create RPM[SYSMON_RPMs] for the
   component axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I of type
   MONITOR for the following reason.
   The reason for this issue:
   Some of the logic associated with this structure is locked. This should cause
   the rest of the logic to be locked.A problem was found at site IOB_X0Y178
   where we must place IPAD axi_xadc_0_VAUXP_pin<12> in order to satisfy the
   relative placement requirements of this logic.  IOB33V sm_fan_pwm_net_vcc
   appears to already be placed there which makes this design unplaceable.  The
   following components are part of this structure:
      MONITOR   axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I
      IPAD   axi_xadc_0_VAUXP_pin<8>

Phase 1.1  Initial Placement Analysis (Checksum:33d9f573) REAL time: 40 secs 

ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   5
Number of warnings :  90
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Fri May 16 15:37:29 2014
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Fri May 16 15:37:38 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   6

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  50 sec
Total CPU time to NGDBUILD completion:   50 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<15>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<14>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<15>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<14>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "sm_fan_pwm_net_vcc" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "sm_fan_pwm_net_vcc" is not constrained (LOC) to a
   specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<15> connected to top level port
   axi_xadc_0_VAUXP_pin<15> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<14> connected to top level port
   axi_xadc_0_VAUXP_pin<14> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<13> connected to top level port
   axi_xadc_0_VAUXP_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<7> connected to top level port
   axi_xadc_0_VAUXP_pin<7> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<6> connected to top level port
   axi_xadc_0_VAUXP_pin<6> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<15> connected to top level port
   axi_xadc_0_VAUXN_pin<15> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<14> connected to top level port
   axi_xadc_0_VAUXN_pin<14> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<13> connected to top level port
   axi_xadc_0_VAUXN_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<7> connected to top level port
   axi_xadc_0_VAUXN_pin<7> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<6> connected to top level port
   axi_xadc_0_VAUXN_pin<6> has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 29 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
ERROR:Place:1073 - Placer was unable to create RPM[SYSMON_RPMs] for the
   component axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I of type
   MONITOR for the following reason.
   The reason for this issue:
   Some of the logic associated with this structure is locked. This should cause
   the rest of the logic to be locked.A problem was found at site IOB_X0Y191
   where we must place IPAD axi_xadc_0_VAUXN_pin<9> in order to satisfy the
   relative placement requirements of this logic.  IOB33V IIC_MAIN_SCL appears
   to already be placed there which makes this design unplaceable.  The
   following components are part of this structure:
      MONITOR   axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I
      IPAD   axi_xadc_0_VAUXN_pin<9>

ERROR:Place:1073 - Placer was unable to create RPM[SYSMON_RPMs] for the
   component axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I of type
   MONITOR for the following reason.
   The reason for this issue:
   Some of the logic associated with this structure is locked. This should cause
   the rest of the logic to be locked.A problem was found at site IOB_X0Y193
   where we must place IPAD axi_xadc_0_VAUXN_pin<1> in order to satisfy the
   relative placement requirements of this logic.  IOB33V RS232_Uart_1_sout
   appears to already be placed there which makes this design unplaceable.  The
   following components are part of this structure:
      MONITOR   axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I
      IPAD   axi_xadc_0_VAUXN_pin<1>

ERROR:Place:1073 - Placer was unable to create RPM[SYSMON_RPMs] for the
   component axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I of type
   MONITOR for the following reason.
   The reason for this issue:
   Some of the logic associated with this structure is locked. This should cause
   the rest of the logic to be locked.A problem was found at site IOB_X0Y192
   where we must place IPAD axi_xadc_0_VAUXP_pin<9> in order to satisfy the
   relative placement requirements of this logic.  IOB33V IIC_MAIN_SDA appears
   to already be placed there which makes this design unplaceable.  The
   following components are part of this structure:
      MONITOR   axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I
      IPAD   axi_xadc_0_VAUXP_pin<9>

Phase 1.1  Initial Placement Analysis (Checksum:74eda5e0) REAL time: 36 secs 

ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   4
Number of warnings :  92
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Fri May 16 15:50:02 2014
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Fri May 16 16:48:00 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   6

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  49 sec
Total CPU time to NGDBUILD completion:   49 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "IIC_MAIN_SDA" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "IIC_MAIN_SDA" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "IIC_MAIN_SCL" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "IIC_MAIN_SCL" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<15>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<14>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<15>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<14>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "RS232_Uart_1_sin" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "RS232_Uart_1_sin" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "sm_fan_pwm_net_vcc" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "sm_fan_pwm_net_vcc" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "RS232_Uart_1_sout" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "RS232_Uart_1_sout" is not constrained (LOC) to a
   specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<15> connected to top level port
   axi_xadc_0_VAUXP_pin<15> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<14> connected to top level port
   axi_xadc_0_VAUXP_pin<14> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<13> connected to top level port
   axi_xadc_0_VAUXP_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<7> connected to top level port
   axi_xadc_0_VAUXP_pin<7> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<6> connected to top level port
   axi_xadc_0_VAUXP_pin<6> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<15> connected to top level port
   axi_xadc_0_VAUXN_pin<15> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<14> connected to top level port
   axi_xadc_0_VAUXN_pin<14> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<13> connected to top level port
   axi_xadc_0_VAUXN_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<7> connected to top level port
   axi_xadc_0_VAUXN_pin<7> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<6> connected to top level port
   axi_xadc_0_VAUXN_pin<6> has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 29 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1a90fd09) REAL time: 36 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 20 IOs, 3 are locked
   and 17 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:1a90fd09) REAL time: 36 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:49a5bb61) REAL time: 36 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...........
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:4f59a1bd) REAL time: 45 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:4f59a1bd) REAL time: 45 secs 

Phase 6.3  Local Placement Optimization
...........
Phase 6.3  Local Placement Optimization (Checksum:af3582d1) REAL time: 48 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:af3582d1) REAL time: 48 secs 

Phase 8.8  Global Placement
........................................
........................................
....
.............................................
...................................................................................................................................
..............................................................................................................
Phase 8.8  Global Placement (Checksum:39fda2cc) REAL time: 1 mins 35 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:39fda2cc) REAL time: 1 mins 36 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:aebc2190) REAL time: 1 mins 49 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:aebc2190) REAL time: 1 mins 49 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:aebc2190) REAL time: 1 mins 49 secs 

Total REAL time to Placer completion: 2 mins 5 secs 
Total CPU  time to Placer completion: 2 mins 4 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  135
Slice Logic Utilization:
  Number of Slice Registers:                 2,075 out of 407,600    1
    Number used as Flip Flops:               2,040
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               35
  Number of Slice LUTs:                      2,577 out of 203,800    1
    Number used as logic:                    2,302 out of 203,800    1
      Number using O6 output only:           1,785
      Number using O5 output only:              47
      Number using O5 and O6:                  470
      Number used as ROM:                        0
    Number used as Memory:                     214 out of  64,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           150
        Number using O6 output only:           149
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     61
      Number with same-slice register load:     49
      Number with same-slice carry load:         6
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,209 out of  50,950    2
  Number of LUT Flip Flop pairs used:        3,108
    Number with an unused Flip Flop:         1,211 out of   3,108   38
    Number with an unused LUT:                 531 out of   3,108   17
    Number of fully used LUT-FF pairs:       1,366 out of   3,108   43
    Number of unique control sets:             157
    Number of slice register sites lost
      to control set restrictions:             610 out of 407,600    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        20 out of     500    4
    Number of LOCed IOBs:                        3 out of      20   15
    IOB Flip Flops:                              2
    Number of bonded IPADs:                     22
      Number of LOCed IPADs:                     4 out of      22   18

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     445    3
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        1 out of     500    1
    Number used as ILOGICE2s:                    1
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     500    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of     168    0
  Number of BUFRs:                               0 out of      40    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     840    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE2_CHANNELs:                      0 out of      16    0
  Number of GTXE2_COMMONs:                       0 out of       4    0
  Number of IBUFDS_GTE2s:                        0 out of       8    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of      10    0
  Number of IN_FIFOs:                            0 out of      40    0
  Number of MMCME2_ADVs:                         1 out of      10   10
  Number of OUT_FIFOs:                           0 out of      40    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of      10    0
  Number of PHY_CONTROLs:                        0 out of      10    0
  Number of PLLE2_ADVs:                          0 out of      10    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               1 out of       1  100

Average Fanout of Non-Clock Nets:                4.15

Peak Memory Usage:  1246 MB
Total REAL time to MAP completion:  2 mins 8 secs 
Total CPU time to MAP completion:   2 mins 7 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - par P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.6/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part 'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.970 Volts. (default - Range: 0.970 to 1.030 Volts)


Device speed data version:  "PRODUCTION 1.09 2013-06-08".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,075 out of 407,600    1
    Number used as Flip Flops:               2,040
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               35
  Number of Slice LUTs:                      2,577 out of 203,800    1
    Number used as logic:                    2,302 out of 203,800    1
      Number using O6 output only:           1,785
      Number using O5 output only:              47
      Number using O5 and O6:                  470
      Number used as ROM:                        0
    Number used as Memory:                     214 out of  64,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           150
        Number using O6 output only:           149
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     61
      Number with same-slice register load:     49
      Number with same-slice carry load:         6
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,209 out of  50,950    2
  Number of LUT Flip Flop pairs used:        3,108
    Number with an unused Flip Flop:         1,211 out of   3,108   38
    Number with an unused LUT:                 531 out of   3,108   17
    Number of fully used LUT-FF pairs:       1,366 out of   3,108   43
    Number of slice register sites lost
      to control set restrictions:               0 out of 407,600    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        20 out of     500    4
    Number of LOCed IOBs:                        3 out of      20   15
    IOB Flip Flops:                              2
    Number of bonded IPADs:                     22
      Number of LOCed IPADs:                     4 out of      22   18

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     445    3
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        1 out of     500    1
    Number used as ILOGICE2s:                    1
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     500    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of     168    0
  Number of BUFRs:                               0 out of      40    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     840    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE2_CHANNELs:                      0 out of      16    0
  Number of GTXE2_COMMONs:                       0 out of       4    0
  Number of IBUFDS_GTE2s:                        0 out of       8    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of      10    0
  Number of IN_FIFOs:                            0 out of      40    0
  Number of MMCME2_ADVs:                         1 out of      10   10
  Number of OUT_FIFOs:                           0 out of      40    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of      10    0
  Number of PHY_CONTROLs:                        0 out of      10    0
  Number of PLLE2_ADVs:                          0 out of      10    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               1 out of       1  100


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 21 secs 
Finished initial Timing Analysis.  REAL time: 21 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
Starting Router


Phase  1  : 19433 unrouted;      REAL time: 27 secs 

Phase  2  : 15159 unrouted;      REAL time: 28 secs 

Phase  3  : 5146 unrouted;      REAL time: 33 secs 

Phase  4  : 5146 unrouted; (Setup:0, Hold:7053, Component Switching Limit:0)     REAL time: 44 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:6161, Component Switching Limit:0)     REAL time: 49 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:6161, Component Switching Limit:0)     REAL time: 49 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:6161, Component Switching Limit:0)     REAL time: 49 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:6161, Component Switching Limit:0)     REAL time: 49 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 
Total REAL time to Router completion: 50 secs 
Total CPU time to Router completion: 47 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y0| No   |  982 |  0.617     |  1.819      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y31| No   |   67 |  0.188     |  1.460      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   20 |  1.232     |  2.423      |
+---------------------+--------------+------+------+------------+-------------+
|                 CLK |         Local|      |    1 |  0.000     |  1.081      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.012      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    14.276ns|     5.724ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.013ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .25 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.260ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     5.432ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.484ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.482ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      1.431ns|            0|            0|            0|       352483|
| TS_clock_generator_0_clock_gen|     20.000ns|      5.724ns|          N/A|            0|            0|       352483|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 55 secs 
Total CPU time to PAR completion: 50 secs 

Peak Memory Usage:  1036 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7k325t,-2 (PRODUCTION 1.09 2013-06-08)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 352499 paths, 0 nets, and 15316 connections

Design statistics:
   Minimum period:   5.724ns (Maximum frequency: 174.703MHz)


Analysis completed Fri May 16 16:52:23 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 21 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.6/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.6 - Bitgen P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
Opened constraints file system.pcf.

Fri May 16 16:52:37 2014

ERROR:Bitgen:342 - This design contains pins which have locations (LOC) that are
   not user-assigned or I/O Standards (IOSTANDARD) that are not user-assigned. 
   This may cause I/O contention or incompatibility with the board power or
   connectivity affecting performance, signal integrity or in extreme cases
   cause damage to the device or the components to which it is connected.  To
   prevent this error, it is highly suggested to specify all pin locations and
   I/O standards to avoid potential contention or conflicts and allow proper
   bitstream creation.  To demote this error to a warning and allow bitstream
   creation with unspecified I/O location or standards, you may apply the
   following bitgen switch: -g UnconstrainedPins:Allow
This message applies to the following I/O ports:
   IIC_MAIN_SCL
   RS232_Uart_1_sin
   IIC_MAIN_SDA
   sm_fan_pwm_net_vcc
   RS232_Uart_1_sout
   axi_xadc_0_TEMP_OUT_pin<0>
   axi_xadc_0_TEMP_OUT_pin<1>
   axi_xadc_0_TEMP_OUT_pin<2>
   axi_xadc_0_TEMP_OUT_pin<3>
   axi_xadc_0_TEMP_OUT_pin<4>
   axi_xadc_0_TEMP_OUT_pin<5>
   axi_xadc_0_TEMP_OUT_pin<6>
   axi_xadc_0_TEMP_OUT_pin<7>
   axi_xadc_0_TEMP_OUT_pin<8>
   axi_xadc_0_TEMP_OUT_pin<9>
   axi_xadc_0_TEMP_OUT_pin<10>
   axi_xadc_0_TEMP_OUT_pin<11>
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
Done!

********************************************************************************
At Local date and time: Fri May 16 16:53:45 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   6

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  49 sec
Total CPU time to NGDBUILD completion:   49 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "IIC_MAIN_SDA" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "IIC_MAIN_SDA" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<15>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<14>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<15>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<14>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<15> connected to top level port
   axi_xadc_0_VAUXP_pin<15> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<14> connected to top level port
   axi_xadc_0_VAUXP_pin<14> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<13> connected to top level port
   axi_xadc_0_VAUXP_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<7> connected to top level port
   axi_xadc_0_VAUXP_pin<7> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<6> connected to top level port
   axi_xadc_0_VAUXP_pin<6> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<15> connected to top level port
   axi_xadc_0_VAUXN_pin<15> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<14> connected to top level port
   axi_xadc_0_VAUXN_pin<14> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<13> connected to top level port
   axi_xadc_0_VAUXN_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<7> connected to top level port
   axi_xadc_0_VAUXN_pin<7> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<6> connected to top level port
   axi_xadc_0_VAUXN_pin<6> has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 28 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
ERROR:Place:1073 - Placer was unable to create RPM[SYSMON_RPMs] for the
   component axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I of type
   MONITOR for the following reason.
   The reason for this issue:
   Some of the logic associated with this structure is locked. This should cause
   the rest of the logic to be locked.A problem was found at site IOB_X0Y178
   where we must place IPAD axi_xadc_0_VAUXP_pin<12> in order to satisfy the
   relative placement requirements of this logic.  IOB33V sm_fan_pwm_net_vcc
   appears to already be placed there which makes this design unplaceable.  The
   following components are part of this structure:
      MONITOR   axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I
      IPAD   axi_xadc_0_VAUXN_pin<8>

ERROR:Place:1073 - Placer was unable to create RPM[SYSMON_RPMs] for the
   component axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I of type
   MONITOR for the following reason.
   The reason for this issue:
   Some of the logic associated with this structure is locked. This should cause
   the rest of the logic to be locked.A problem was found at site IOB_X0Y178
   where we must place IPAD axi_xadc_0_VAUXP_pin<12> in order to satisfy the
   relative placement requirements of this logic.  IOB33V sm_fan_pwm_net_vcc
   appears to already be placed there which makes this design unplaceable.  The
   following components are part of this structure:
      MONITOR   axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I
      IPAD   axi_xadc_0_VAUXN_pin<0>

ERROR:Place:1073 - Placer was unable to create RPM[SYSMON_RPMs] for the
   component axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I of type
   MONITOR for the following reason.
   The reason for this issue:
   Some of the logic associated with this structure is locked. This should cause
   the rest of the logic to be locked.A problem was found at site IOB_X0Y178
   where we must place IPAD axi_xadc_0_VAUXP_pin<12> in order to satisfy the
   relative placement requirements of this logic.  IOB33V sm_fan_pwm_net_vcc
   appears to already be placed there which makes this design unplaceable.  The
   following components are part of this structure:
      MONITOR   axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I
      IPAD   axi_xadc_0_VAUXP_pin<0>

ERROR:Place:1073 - Placer was unable to create RPM[SYSMON_RPMs] for the
   component axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I of type
   MONITOR for the following reason.
   The reason for this issue:
   Some of the logic associated with this structure is locked. This should cause
   the rest of the logic to be locked.A problem was found at site IOB_X0Y178
   where we must place IPAD axi_xadc_0_VAUXP_pin<12> in order to satisfy the
   relative placement requirements of this logic.  IOB33V sm_fan_pwm_net_vcc
   appears to already be placed there which makes this design unplaceable.  The
   following components are part of this structure:
      MONITOR   axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I
      IPAD   axi_xadc_0_VAUXP_pin<8>

Phase 1.1  Initial Placement Analysis (Checksum:28adb950) REAL time: 36 secs 

ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   5
Number of warnings :  92
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Fri May 16 17:03:39 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   6

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  49 sec
Total CPU time to NGDBUILD completion:   49 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "IIC_MAIN_SDA" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "IIC_MAIN_SDA" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<15>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<14>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<8>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<15>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<14>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<8>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<15> connected to top level port
   axi_xadc_0_VAUXP_pin<15> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<14> connected to top level port
   axi_xadc_0_VAUXP_pin<14> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<13> connected to top level port
   axi_xadc_0_VAUXP_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<7> connected to top level port
   axi_xadc_0_VAUXP_pin<7> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<6> connected to top level port
   axi_xadc_0_VAUXP_pin<6> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<15> connected to top level port
   axi_xadc_0_VAUXN_pin<15> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<14> connected to top level port
   axi_xadc_0_VAUXN_pin<14> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<13> connected to top level port
   axi_xadc_0_VAUXN_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<7> connected to top level port
   axi_xadc_0_VAUXN_pin<7> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<6> connected to top level port
   axi_xadc_0_VAUXN_pin<6> has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 28 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:fa09f55d) REAL time: 36 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 20 IOs, 7 are locked
   and 13 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
ERROR:Place:835 - Given the original pre-placement, no legal placements can be
   found for 1 group(s). The following is the description of these group(s). The
   relative offsets of the components are shown in brackets next to the
   component names.
        MONITOR axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I (100,
   -11)
        IPAD axi_xadc_0_VAUXP_pin<11> (0, 0)
        IPAD axi_xadc_0_VAUXP_pin<12> (0, -8)
        IPAD axi_xadc_0_VAUXP_pin<10> (0, 8)
        IPAD axi_xadc_0_VAUXN_pin<5> (0, -11)
        IPAD axi_xadc_0_VAUXN_pin<8> (0, 29)
        IPAD axi_xadc_0_VAUXN_pin<9> (0, 21)
        IPAD axi_xadc_0_VAUXN_pin<0> (0, 33)
        IPAD axi_xadc_0_VAUXN_pin<1> (0, 25)
        IPAD axi_xadc_0_VAUXN_pin<2> (0, 17)
        IPAD axi_xadc_0_VAUXN_pin<3> (0, 5)
        IPAD axi_xadc_0_VAUXN_pin<4> (0, -3)
        IPAD axi_xadc_0_VAUXP_pin<0> (0, 32)
        IPAD axi_xadc_0_VAUXP_pin<3> (0, 4)
        IPAD axi_xadc_0_VAUXP_pin<4> (0, -4)
        IPAD axi_xadc_0_VAUXP_pin<1> (0, 24)
        IPAD axi_xadc_0_VAUXP_pin<2> (0, 16)
        IPAD axi_xadc_0_VAUXP_pin<8> (0, 28)
        IPAD axi_xadc_0_VAUXP_pin<5> (0, -12)
        IPAD axi_xadc_0_VAUXP_pin<9> (0, 20)
        IPAD axi_xadc_0_VAUXN_pin<11> (0, 1)
        IPAD axi_xadc_0_VAUXN_pin<12> (0, -7)
        IPAD axi_xadc_0_VAUXN_pin<10> (0, 9)



Phase 2.7  Design Feasibility Check (Checksum:fa09f55d) REAL time: 36 secs 

Total REAL time to Placer completion: 36 secs 
Total CPU  time to Placer completion: 36 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings : 100
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue May 20 10:10:35 2014
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Tue May 20 10:10:39 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   6

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  50 sec
Total CPU time to NGDBUILD completion:   49 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "IIC_MAIN_SDA" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "IIC_MAIN_SDA" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<15>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<14>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<8>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<15>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<14>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<8>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<15> connected to top level port
   axi_xadc_0_VAUXP_pin<15> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<14> connected to top level port
   axi_xadc_0_VAUXP_pin<14> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<13> connected to top level port
   axi_xadc_0_VAUXP_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<7> connected to top level port
   axi_xadc_0_VAUXP_pin<7> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<6> connected to top level port
   axi_xadc_0_VAUXP_pin<6> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<15> connected to top level port
   axi_xadc_0_VAUXN_pin<15> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<14> connected to top level port
   axi_xadc_0_VAUXN_pin<14> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<13> connected to top level port
   axi_xadc_0_VAUXN_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<7> connected to top level port
   axi_xadc_0_VAUXN_pin<7> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<6> connected to top level port
   axi_xadc_0_VAUXN_pin<6> has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 31 secs 
Total CPU  time at the beginning of Placer: 29 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:fa09f55d) REAL time: 39 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 20 IOs, 7 are locked
   and 13 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
ERROR:Place:835 - Given the original pre-placement, no legal placements can be
   found for 1 group(s). The following is the description of these group(s). The
   relative offsets of the components are shown in brackets next to the
   component names.
        MONITOR axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I (100,
   -11)
        IPAD axi_xadc_0_VAUXP_pin<11> (0, 0)
        IPAD axi_xadc_0_VAUXP_pin<12> (0, -8)
        IPAD axi_xadc_0_VAUXP_pin<10> (0, 8)
        IPAD axi_xadc_0_VAUXN_pin<5> (0, -11)
        IPAD axi_xadc_0_VAUXN_pin<8> (0, 29)
        IPAD axi_xadc_0_VAUXN_pin<9> (0, 21)
        IPAD axi_xadc_0_VAUXN_pin<0> (0, 33)
        IPAD axi_xadc_0_VAUXN_pin<1> (0, 25)
        IPAD axi_xadc_0_VAUXN_pin<2> (0, 17)
        IPAD axi_xadc_0_VAUXN_pin<3> (0, 5)
        IPAD axi_xadc_0_VAUXN_pin<4> (0, -3)
        IPAD axi_xadc_0_VAUXP_pin<0> (0, 32)
        IPAD axi_xadc_0_VAUXP_pin<3> (0, 4)
        IPAD axi_xadc_0_VAUXP_pin<4> (0, -4)
        IPAD axi_xadc_0_VAUXP_pin<1> (0, 24)
        IPAD axi_xadc_0_VAUXP_pin<2> (0, 16)
        IPAD axi_xadc_0_VAUXP_pin<8> (0, 28)
        IPAD axi_xadc_0_VAUXP_pin<5> (0, -12)
        IPAD axi_xadc_0_VAUXP_pin<9> (0, 20)
        IPAD axi_xadc_0_VAUXN_pin<11> (0, 1)
        IPAD axi_xadc_0_VAUXN_pin<12> (0, -7)
        IPAD axi_xadc_0_VAUXN_pin<10> (0, 9)



Phase 2.7  Design Feasibility Check (Checksum:fa09f55d) REAL time: 39 secs 

Total REAL time to Placer completion: 39 secs 
Total CPU  time to Placer completion: 36 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings : 100
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
ERROR:EDK:4085 - IPNAME: axi_xadc, INSTANCE: axi_xadc_0 - PORT VAUXP_AMS not found in the MPD - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 183 
ERROR:EDK:4085 - IPNAME: axi_xadc, INSTANCE: axi_xadc_0 - PORT VAUXN_AMS not found in the MPD - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 184 
WARNING:UtilitiesC:159 - Message file "usenglish/_SSNAME.msg" wasn't found.
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui

********************************************************************************
At Local date and time: Tue May 20 10:30:25 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 35 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 48 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 55 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 64 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 71 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 80 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 87 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 110 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 147 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 162 - Copying cache
implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 175 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 80 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 123 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 123 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 123 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 30.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Tue May 20 10:31:18 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
ERROR:NgdBuild:76 - File
   "C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper.ngc" cannot be merged into block "axi_xadc_0"
   (TYPE="system_axi_xadc_0_wrapper") because one or more pins on the block,
   including pin "VAUXP_AMS<1>", were not found in the file.  Please make sure
   that all pins on the instantiated component match pins in the lower-level
   design block (irrespective of case).  If there are bussed pins on this block,
   make sure that the upper-level and lower-level netlists use the same
   bus-naming convention.
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
ERROR:NgdBuild:604 - logical block 'axi_xadc_0' with type
   'system_axi_xadc_0_wrapper' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol
   'system_axi_xadc_0_wrapper' is not supported in target 'kintex7'.
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings:   6

Total REAL time to NGDBUILD completion:  48 sec
Total CPU time to NGDBUILD completion:   48 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui

********************************************************************************
At Local date and time: Tue May 20 10:46:06 2014
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Tue May 20 10:46:11 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
ERROR:NgdBuild:76 - File
   "C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper.ngc" cannot be merged into block "axi_xadc_0"
   (TYPE="system_axi_xadc_0_wrapper") because one or more pins on the block,
   including pin "VAUXP_AMS<1>", were not found in the file.  Please make sure
   that all pins on the instantiated component match pins in the lower-level
   design block (irrespective of case).  If there are bussed pins on this block,
   make sure that the upper-level and lower-level netlists use the same
   bus-naming convention.
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
ERROR:NgdBuild:604 - logical block 'axi_xadc_0' with type
   'system_axi_xadc_0_wrapper' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol
   'system_axi_xadc_0_wrapper' is not supported in target 'kintex7'.
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings:   6

Total REAL time to NGDBUILD completion:  47 sec
Total CPU time to NGDBUILD completion:   47 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue May 20 10:47:47 2014
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Tue May 20 10:48:08 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_iic_main_wrapper.ngc implementation/system_axi_xadc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Tue May 20 10:48:10 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 80 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 123 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 35 - Running XST synthesis
INSTANCE:microblaze_0_ilmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 48 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 55 - Running XST
synthesis
INSTANCE:microblaze_0_dlmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 64 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 71 - Running XST
synthesis
INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 80 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
87 - Running XST synthesis
INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
110 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 123 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 139
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
147 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 162 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 175
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 48 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_ilmb_wrapper
/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 64 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_dlmb_wrapper
/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 87 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_wrapper/syst
em_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 123 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 139 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_xadc_0_wrapper INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 175 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_xadc_0_wrapper.ngc
../system_axi_xadc_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_xadc_0_wrapper/system
_axi_xadc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_xadc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_xadc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 97.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Tue May 20 10:50:22 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.25 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   6

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  49 sec
Total CPU time to NGDBUILD completion:   49 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "IIC_MAIN_SDA" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "IIC_MAIN_SDA" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<0>" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 29 secs 
Total CPU  time at the beginning of Placer: 29 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:489983f2) REAL time: 36 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 8 IOs, 7 are locked and
   1 are not locked. If you would like to print the names of these IOs, please
   set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:489983f2) REAL time: 37 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:4100b569) REAL time: 37 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
......
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:42bc7626) REAL time: 44 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:42bc7626) REAL time: 44 secs 

Phase 6.3  Local Placement Optimization
........
Phase 6.3  Local Placement Optimization (Checksum:4cea7954) REAL time: 45 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:53819d06) REAL time: 46 secs 

Phase 8.8  Global Placement
........................................
....................................
.......................................
.................................................................................................
...................................................................................................................................
Phase 8.8  Global Placement (Checksum:34f4763a) REAL time: 1 mins 34 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:34f4763a) REAL time: 1 mins 34 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:96a073c7) REAL time: 1 mins 48 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:96a073c7) REAL time: 1 mins 48 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:96a073c7) REAL time: 1 mins 48 secs 

Total REAL time to Placer completion: 2 mins 1 secs 
Total CPU  time to Placer completion: 2 mins 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   29
Slice Logic Utilization:
  Number of Slice Registers:                 2,075 out of 407,600    1
    Number used as Flip Flops:               2,040
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               35
  Number of Slice LUTs:                      2,595 out of 203,800    1
    Number used as logic:                    2,301 out of 203,800    1
      Number using O6 output only:           1,785
      Number using O5 output only:              46
      Number using O5 and O6:                  470
      Number used as ROM:                        0
    Number used as Memory:                     213 out of  64,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           149
        Number using O6 output only:           147
        Number using O5 output only:             1
        Number using O5 and O6:                  1
    Number used exclusively as route-thrus:     81
      Number with same-slice register load:     73
      Number with same-slice carry load:         6
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                   949 out of  50,950    1
  Number of LUT Flip Flop pairs used:        2,921
    Number with an unused Flip Flop:         1,094 out of   2,921   37
    Number with an unused LUT:                 326 out of   2,921   11
    Number of fully used LUT-FF pairs:       1,501 out of   2,921   51
    Number of unique control sets:             157
    Number of slice register sites lost
      to control set restrictions:             610 out of 407,600    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         8 out of     500    1
    Number of LOCed IOBs:                        7 out of       8   87
    IOB Flip Flops:                              2
    Number of bonded IPADs:                      4

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     445    3
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        1 out of     500    1
    Number used as ILOGICE2s:                    1
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     500    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of     168    0
  Number of BUFRs:                               0 out of      40    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     840    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE2_CHANNELs:                      0 out of      16    0
  Number of GTXE2_COMMONs:                       0 out of       4    0
  Number of IBUFDS_GTE2s:                        0 out of       8    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of      10    0
  Number of IN_FIFOs:                            0 out of      40    0
  Number of MMCME2_ADVs:                         1 out of      10   10
  Number of OUT_FIFOs:                           0 out of      40    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of      10    0
  Number of PHY_CONTROLs:                        0 out of      10    0
  Number of PLLE2_ADVs:                          0 out of      10    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               1 out of       1  100

Average Fanout of Non-Clock Nets:                4.17

Peak Memory Usage:  1259 MB
Total REAL time to MAP completion:  2 mins 5 secs 
Total CPU time to MAP completion:   2 mins 3 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - par P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.6/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part 'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.970 Volts. (default - Range: 0.970 to 1.030 Volts)


Device speed data version:  "PRODUCTION 1.09 2013-06-08".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,075 out of 407,600    1
    Number used as Flip Flops:               2,040
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               35
  Number of Slice LUTs:                      2,595 out of 203,800    1
    Number used as logic:                    2,301 out of 203,800    1
      Number using O6 output only:           1,785
      Number using O5 output only:              46
      Number using O5 and O6:                  470
      Number used as ROM:                        0
    Number used as Memory:                     213 out of  64,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           149
        Number using O6 output only:           147
        Number using O5 output only:             1
        Number using O5 and O6:                  1
    Number used exclusively as route-thrus:     81
      Number with same-slice register load:     73
      Number with same-slice carry load:         6
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                   949 out of  50,950    1
  Number of LUT Flip Flop pairs used:        2,921
    Number with an unused Flip Flop:         1,094 out of   2,921   37
    Number with an unused LUT:                 326 out of   2,921   11
    Number of fully used LUT-FF pairs:       1,501 out of   2,921   51
    Number of slice register sites lost
      to control set restrictions:               0 out of 407,600    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         8 out of     500    1
    Number of LOCed IOBs:                        7 out of       8   87
    IOB Flip Flops:                              2
    Number of bonded IPADs:                      4

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     445    3
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        1 out of     500    1
    Number used as ILOGICE2s:                    1
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     500    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of     168    0
  Number of BUFRs:                               0 out of      40    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     840    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE2_CHANNELs:                      0 out of      16    0
  Number of GTXE2_COMMONs:                       0 out of       4    0
  Number of IBUFDS_GTE2s:                        0 out of       8    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of      10    0
  Number of IN_FIFOs:                            0 out of      40    0
  Number of MMCME2_ADVs:                         1 out of      10   10
  Number of OUT_FIFOs:                           0 out of      40    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of      10    0
  Number of PHY_CONTROLs:                        0 out of      10    0
  Number of PLLE2_ADVs:                          0 out of      10    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               1 out of       1  100


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 21 secs 
Finished initial Timing Analysis.  REAL time: 21 secs 

WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
Starting Router


Phase  1  : 19140 unrouted;      REAL time: 27 secs 

Phase  2  : 15006 unrouted;      REAL time: 28 secs 

Phase  3  : 5552 unrouted;      REAL time: 32 secs 

Phase  4  : 5552 unrouted; (Setup:0, Hold:7872, Component Switching Limit:0)     REAL time: 43 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:6238, Component Switching Limit:0)     REAL time: 48 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:6238, Component Switching Limit:0)     REAL time: 48 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:6238, Component Switching Limit:0)     REAL time: 48 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:6238, Component Switching Limit:0)     REAL time: 48 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 
Total REAL time to Router completion: 49 secs 
Total CPU time to Router completion: 47 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y0| No   |  850 |  0.292     |  1.499      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y31| No   |   62 |  0.189     |  1.474      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  0.858     |  1.786      |
+---------------------+--------------+------+------+------------+-------------+
|                 CLK |         Local|      |    1 |  0.000     |  1.081      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.012      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    14.887ns|     5.113ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.014ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .25 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     1.875ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     5.494ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.042ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.898ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      1.278ns|            0|            0|            0|       352483|
| TS_clock_generator_0_clock_gen|     20.000ns|      5.113ns|          N/A|            0|            0|       352483|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 53 secs 
Total CPU time to PAR completion: 49 secs 

Peak Memory Usage:  1021 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7k325t,-2 (PRODUCTION 1.09 2013-06-08)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 352499 paths, 0 nets, and 15037 connections

Design statistics:
   Minimum period:   5.113ns (Maximum frequency: 195.580MHz)


Analysis completed Tue May 20 10:54:40 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 21 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.6/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.6 - Bitgen P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
Opened constraints file system.pcf.

Tue May 20 10:54:55 2014

ERROR:Bitgen:342 - This design contains pins which have locations (LOC) that are
   not user-assigned or I/O Standards (IOSTANDARD) that are not user-assigned. 
   This may cause I/O contention or incompatibility with the board power or
   connectivity affecting performance, signal integrity or in extreme cases
   cause damage to the device or the components to which it is connected.  To
   prevent this error, it is highly suggested to specify all pin locations and
   I/O standards to avoid potential contention or conflicts and allow proper
   bitstream creation.  To demote this error to a warning and allow bitstream
   creation with unspecified I/O location or standards, you may apply the
   following bitgen switch: -g UnconstrainedPins:Allow
This message applies to the following I/O ports:
   IIC_MAIN_SDA
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
Done!
axi_xadc_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Assigned Driver sysmon 5.03.a for instance axi_xadc_0
axi_xadc_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_xadc, INSTANCE: axi_xadc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_xadc, INSTANCE: axi_xadc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_xadc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use RS232_Uart_1 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_50_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_xadc_0

********************************************************************************
At Local date and time: Tue May 20 10:57:49 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_iic_main_wrapper.ngc implementation/system_axi_xadc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Tue May 20 10:57:53 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_xadc, INSTANCE: axi_xadc_0 - Pre-Production
   version not verified on hardware for architecture 'kintex7' -
   C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 178 
WARNING:EDK:4092 - IPNAME: axi_xadc, INSTANCE: axi_xadc_0 - Pre-Production
   version not verified on hardware for architecture 'kintex7' -
   C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 178 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 178 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 83 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 38 - Running XST synthesis
INSTANCE:microblaze_0_ilmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 51 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 58 - Running XST
synthesis
INSTANCE:microblaze_0_dlmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 67 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 74 - Running XST
synthesis
INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 83 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
90 - Running XST synthesis
INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 142
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
150 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 165 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 178
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 51 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_ilmb_wrapper
/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 67 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_dlmb_wrapper
/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 90 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_wrapper/syst
em_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 142 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_xadc_0_wrapper INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 178 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_xadc_0_wrapper.ngc
../system_axi_xadc_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_xadc_0_wrapper/system
_axi_xadc_0_wrapper.ngc" ...
Loading design module
"C:\Users\ECE\Documents\PR_Project_XADC\implementation\axi_xadc_0_wrapper/filter
_core.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_xadc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_xadc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 94.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Tue May 20 11:13:20 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/Inst_decimate_core/stage5/blk00000018'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/Inst_decimate_core/stage4/blk00000018'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/Inst_decimate_core/stage3/blk00000018'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/Inst_decimate_core/stage2/blk00000018'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/Inst_decimate_core/stage1/blk00000018'
   has unconnected output pin
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  56 sec
Total CPU time to NGDBUILD completion:   56 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "IIC_MAIN_SDA" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "IIC_MAIN_SDA" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<8>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<8>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_CONVST_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_CONVST_pin" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<13> connected to top level port
   axi_xadc_0_VAUXP_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<12> connected to top level port
   axi_xadc_0_VAUXP_pin<12> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<11> connected to top level port
   axi_xadc_0_VAUXP_pin<11> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<6> connected to top level port
   axi_xadc_0_VAUXP_pin<6> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<5> connected to top level port
   axi_xadc_0_VAUXP_pin<5> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<13> connected to top level port
   axi_xadc_0_VAUXN_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<12> connected to top level port
   axi_xadc_0_VAUXN_pin<12> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<11> connected to top level port
   axi_xadc_0_VAUXN_pin<11> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<6> connected to top level port
   axi_xadc_0_VAUXN_pin<6> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<5> connected to top level port
   axi_xadc_0_VAUXN_pin<5> has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 35 secs 
Total CPU  time at the beginning of Placer: 35 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:57e976db) REAL time: 43 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 22 IOs, 7 are locked
   and 15 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
ERROR:Place:835 - Given the original pre-placement, no legal placements can be
   found for 1 group(s). The following is the description of these group(s). The
   relative offsets of the components are shown in brackets next to the
   component names.
        MONITOR axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/XADC_I (100, -4)
        IPAD axi_xadc_0_VAUXN_pin<10> (0, 0)
        IPAD axi_xadc_0_VAUXN_pin<9> (0, 8)
        IPAD axi_xadc_0_VAUXN_pin<8> (0, 16)
        IPAD axi_xadc_0_VAUXN_pin<7> (0, 28)
        IPAD axi_xadc_0_VAUXN_AMS_pin<1> (0, 36)
        IPAD axi_xadc_0_VAUXN_pin<4> (0, -4)
        IPAD axi_xadc_0_VAUXN_pin<3> (0, 4)
        IPAD axi_xadc_0_VAUXN_pin<2> (0, 12)
        IPAD axi_xadc_0_VAUXN_pin<1> (0, 24)
        IPAD axi_xadc_0_VAUXN_pin<0> (0, 32)
        IPAD axi_xadc_0_VAUXN_AMS_pin<0> (0, 40)
        IPAD axi_xadc_0_VAUXP_pin<10> (0, -1)
        IPAD axi_xadc_0_VAUXP_pin<9> (0, 7)
        IPAD axi_xadc_0_VAUXP_pin<8> (0, 15)
        IPAD axi_xadc_0_VAUXP_pin<7> (0, 27)
        IPAD axi_xadc_0_VAUXP_AMS_pin<1> (0, 35)
        IPAD axi_xadc_0_VAUXP_pin<4> (0, -5)
        IPAD axi_xadc_0_VAUXP_pin<3> (0, 3)
        IPAD axi_xadc_0_VAUXP_pin<2> (0, 11)
        IPAD axi_xadc_0_VAUXP_pin<1> (0, 23)
        IPAD axi_xadc_0_VAUXP_pin<0> (0, 31)
        IPAD axi_xadc_0_VAUXP_AMS_pin<0> (0, 39)



Phase 2.7  Design Feasibility Check (Checksum:57e976db) REAL time: 43 secs 

Total REAL time to Placer completion: 43 secs 
Total CPU  time to Placer completion: 42 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings : 104
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
axi_xadc_0 has been deleted from the project
ERROR:EDK:1405 - File not found in any repository 'axi_xadc_v1_00_a/hdl/verilog/filter_core.v'
ERROR:EDK:1405 - File not found in any repository 'axi_xadc_v1_00_a/hdl/verilog/decimate_core.v'
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Assigned Driver sysmon 5.03.a for instance axi_xadc_0
axi_xadc_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_xadc, INSTANCE: axi_xadc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_xadc, INSTANCE: axi_xadc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_xadc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use RS232_Uart_1 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_xadc_0

********************************************************************************
At Local date and time: Tue May 20 11:16:36 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 39 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 151 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_xadc_0_wrapper INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_xadc_0_wrapper.ngc
../system_axi_xadc_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_xadc_0_wrapper/system
_axi_xadc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_xadc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_xadc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 37.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Tue May 20 11:21:08 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   6

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  49 sec
Total CPU time to NGDBUILD completion:   49 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "IIC_MAIN_SDA" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "IIC_MAIN_SDA" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<8>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<13>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<12>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<11>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<10>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<9>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<8>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_CONVST_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_CONVST_pin" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<13> connected to top level port
   axi_xadc_0_VAUXP_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<12> connected to top level port
   axi_xadc_0_VAUXP_pin<12> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<11> connected to top level port
   axi_xadc_0_VAUXP_pin<11> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<6> connected to top level port
   axi_xadc_0_VAUXP_pin<6> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXP_pin<5> connected to top level port
   axi_xadc_0_VAUXP_pin<5> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<13> connected to top level port
   axi_xadc_0_VAUXN_pin<13> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<12> connected to top level port
   axi_xadc_0_VAUXN_pin<12> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<11> connected to top level port
   axi_xadc_0_VAUXN_pin<11> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<6> connected to top level port
   axi_xadc_0_VAUXN_pin<6> has been removed.
WARNING:MapLib:701 - Signal axi_xadc_0_VAUXN_pin<5> connected to top level port
   axi_xadc_0_VAUXN_pin<5> has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 29 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:9901b4c1) REAL time: 36 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 34 IOs, 7 are locked
   and 27 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
ERROR:Place:835 - Given the original pre-placement, no legal placements can be
   found for 1 group(s). The following is the description of these group(s). The
   relative offsets of the components are shown in brackets next to the
   component names.
        MONITOR axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I (100,
   -39)
        IPAD axi_xadc_0_VAUXP_AMS_pin<1> (0, 0)
        IPAD axi_xadc_0_VAUXP_AMS_pin<0> (0, 4)
        IPAD axi_xadc_0_VAUXP_pin<10> (0, -36)
        IPAD axi_xadc_0_VAUXN_pin<7> (0, -7)
        IPAD axi_xadc_0_VAUXN_pin<8> (0, -19)
        IPAD axi_xadc_0_VAUXN_pin<9> (0, -27)
        IPAD axi_xadc_0_VAUXN_pin<0> (0, -3)
        IPAD axi_xadc_0_VAUXN_pin<1> (0, -11)
        IPAD axi_xadc_0_VAUXN_pin<2> (0, -23)
        IPAD axi_xadc_0_VAUXN_pin<3> (0, -31)
        IPAD axi_xadc_0_VAUXN_pin<4> (0, -39)
        IPAD axi_xadc_0_VAUXP_pin<0> (0, -4)
        IPAD axi_xadc_0_VAUXP_pin<3> (0, -32)
        IPAD axi_xadc_0_VAUXP_pin<4> (0, -40)
        IPAD axi_xadc_0_VAUXP_pin<1> (0, -12)
        IPAD axi_xadc_0_VAUXP_pin<2> (0, -24)
        IPAD axi_xadc_0_VAUXP_pin<7> (0, -8)
        IPAD axi_xadc_0_VAUXP_pin<8> (0, -20)
        IPAD axi_xadc_0_VAUXP_pin<9> (0, -28)
        IPAD axi_xadc_0_VAUXN_pin<10> (0, -35)
        IPAD axi_xadc_0_VAUXN_AMS_pin<1> (0, 1)
        IPAD axi_xadc_0_VAUXN_AMS_pin<0> (0, 5)



Phase 2.7  Design Feasibility Check (Checksum:9901b4c1) REAL time: 36 secs 

Total REAL time to Placer completion: 36 secs 
Total CPU  time to Placer completion: 36 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings : 128
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
The project's MHS file has changed on disk.
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui

********************************************************************************
At Local date and time: Tue May 20 11:35:00 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_iic_main_wrapper.ngc implementation/system_axi_xadc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Tue May 20 11:35:12 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 39 - Running XST synthesis
INSTANCE:microblaze_0_ilmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 52 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Running XST
synthesis
INSTANCE:microblaze_0_dlmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 68 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Running XST
synthesis
INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
91 - Running XST synthesis
INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
114 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
ERROR:HDLCompiler:1314 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/axi_xadc_v1_00_a/hdl/vhdl/axi_xadc.vhd" Line 744: Formal port/generic <vauxn_ams> is not declared in <xadc_core>
ERROR:HDLCompiler:432 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/axi_xadc_v1_00_a/hdl/vhdl/axi_xadc.vhd" Line 711: Formal <vauxn> has no actual or default value.
ERROR:HDLCompiler:854 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/axi_xadc_v1_00_a/hdl/vhdl/axi_xadc.vhd" Line 289: Unit <imp> ignored due to previous errors.
ERROR:EDK - xst: unknown error occurred.
ERROR:EDK:546 - Aborting XST flow execution!

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_ilmb_wrapper
/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_dlmb_wrapper
/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_proc_sys_reset_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Tue May 20 11:38:39 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_iic_main_wrapper.ngc implementation/system_axi_xadc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Tue May 20 11:38:41 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 39 - Running XST synthesis
INSTANCE:microblaze_0_ilmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 52 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Running XST
synthesis
INSTANCE:microblaze_0_dlmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 68 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Running XST
synthesis
INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
91 - Running XST synthesis
INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
114 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
ERROR:HDLCompiler:432 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/axi_xadc_v1_00_a/hdl/vhdl/axi_xadc.vhd" Line 217: Formal <vauxp> has no actual or default value.
ERROR:HDLCompiler:432 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/axi_xadc_v1_00_a/hdl/vhdl/axi_xadc.vhd" Line 218: Formal <vauxn> has no actual or default value.
ERROR:EDK - xst: unknown error occurred.
ERROR:EDK:546 - Aborting XST flow execution!

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_ilmb_wrapper
/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_dlmb_wrapper
/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_proc_sys_reset_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Tue May 20 11:42:09 2014
 make -f system.make netlist started...
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Tue May 20 11:43:03 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_iic_main_wrapper.ngc implementation/system_axi_xadc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Tue May 20 11:43:06 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 39 - Running XST synthesis
INSTANCE:microblaze_0_ilmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 52 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Running XST
synthesis
INSTANCE:microblaze_0_dlmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 68 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Running XST
synthesis
INSTANCE:microblaze_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
91 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
114 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
ERROR:HDLCompiler:432 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/axi_xadc_v1_00_a/hdl/vhdl/axi_xadc.vhd" Line 217: Formal <vauxp> has no actual or default value.
ERROR:HDLCompiler:432 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/axi_xadc_v1_00_a/hdl/vhdl/axi_xadc.vhd" Line 218: Formal <vauxn> has no actual or default value.
ERROR:EDK - xst: unknown error occurred.
ERROR:EDK:546 - Aborting XST flow execution!

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_ilmb_wrapper
/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_dlmb_wrapper
/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_proc_sys_reset_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Tue May 20 11:46:37 2014
 make -f system.make netlist started...
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Tue May 20 11:47:21 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_iic_main_wrapper.ngc implementation/system_axi_xadc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Tue May 20 11:47:31 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 39 - Running XST synthesis
INSTANCE:microblaze_0_ilmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 52 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Running XST
synthesis
INSTANCE:microblaze_0_dlmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 68 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Running XST
synthesis
INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Running XST
synthesis
INSTANCE:microblaze_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
91 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
114 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
ERROR:HDLCompiler:432 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/axi_xadc_v1_00_a/hdl/vhdl/axi_xadc.vhd" Line 217: Formal <vauxp> has no actual or default value.
ERROR:HDLCompiler:432 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/axi_xadc_v1_00_a/hdl/vhdl/axi_xadc.vhd" Line 218: Formal <vauxn> has no actual or default value.
ERROR:EDK - xst: unknown error occurred.
ERROR:EDK:546 - Aborting XST flow execution!

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_ilmb_wrapper
/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_dlmb_wrapper
/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_proc_sys_reset_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Tue May 20 11:54:53 2014
 make -f system.make netlist started...
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Tue May 20 11:57:24 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<0>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  24

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  50 sec
Total CPU time to NGDBUILD completion:   50 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "IIC_MAIN_SDA" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "IIC_MAIN_SDA" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_CONVST_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_CONVST_pin" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 29 secs 
Total CPU  time at the beginning of Placer: 29 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:acd13c26) REAL time: 36 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 34 IOs, 7 are locked
   and 27 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:acd13c26) REAL time: 37 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c076345d) REAL time: 37 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:cfd15094) REAL time: 45 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:cfd15094) REAL time: 45 secs 

Phase 6.3  Local Placement Optimization
......
Phase 6.3  Local Placement Optimization (Checksum:8d3676e1) REAL time: 48 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:8bd6e4bd) REAL time: 48 secs 

Phase 8.8  Global Placement
........................................
......................................
....................................................................................................
........................................................................................................................................................
.........................................................................................................................................................................
Phase 8.8  Global Placement (Checksum:34c6e04c) REAL time: 1 mins 40 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:34c6e04c) REAL time: 1 mins 40 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:2ef0bfb5) REAL time: 1 mins 55 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:2ef0bfb5) REAL time: 1 mins 55 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:2ef0bfb5) REAL time: 1 mins 55 secs 

Total REAL time to Placer completion: 2 mins 10 secs 
Total CPU  time to Placer completion: 2 mins 9 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  107
Slice Logic Utilization:
  Number of Slice Registers:                 2,099 out of 407,600    1
    Number used as Flip Flops:               2,064
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               35
  Number of Slice LUTs:                      2,596 out of 203,800    1
    Number used as logic:                    2,321 out of 203,800    1
      Number using O6 output only:           1,789
      Number using O5 output only:              48
      Number using O5 and O6:                  484
      Number used as ROM:                        0
    Number used as Memory:                     214 out of  64,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           150
        Number using O6 output only:           149
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     61
      Number with same-slice register load:     49
      Number with same-slice carry load:         6
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,126 out of  50,950    2
  Number of LUT Flip Flop pairs used:        3,072
    Number with an unused Flip Flop:         1,174 out of   3,072   38
    Number with an unused LUT:                 476 out of   3,072   15
    Number of fully used LUT-FF pairs:       1,422 out of   3,072   46
    Number of unique control sets:             158
    Number of slice register sites lost
      to control set restrictions:             610 out of 407,600    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     500    6
    Number of LOCed IOBs:                        7 out of      34   20
    IOB Flip Flops:                              3
    Number of bonded IPADs:                      4

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     445    3
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        2 out of     500    1
    Number used as ILOGICE2s:                    2
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     500    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of     168    0
  Number of BUFRs:                               0 out of      40    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     840    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE2_CHANNELs:                      0 out of      16    0
  Number of GTXE2_COMMONs:                       0 out of       4    0
  Number of IBUFDS_GTE2s:                        0 out of       8    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of      10    0
  Number of IN_FIFOs:                            0 out of      40    0
  Number of MMCME2_ADVs:                         1 out of      10   10
  Number of OUT_FIFOs:                           0 out of      40    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of      10    0
  Number of PHY_CONTROLs:                        0 out of      10    0
  Number of PLLE2_ADVs:                          0 out of      10    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               1 out of       1  100

Average Fanout of Non-Clock Nets:                4.16

Peak Memory Usage:  1246 MB
Total REAL time to MAP completion:  2 mins 14 secs 
Total CPU time to MAP completion:   2 mins 13 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - par P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.6/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part 'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.970 Volts. (default - Range: 0.970 to 1.030 Volts)


Device speed data version:  "PRODUCTION 1.09 2013-06-08".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,099 out of 407,600    1
    Number used as Flip Flops:               2,064
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               35
  Number of Slice LUTs:                      2,596 out of 203,800    1
    Number used as logic:                    2,321 out of 203,800    1
      Number using O6 output only:           1,789
      Number using O5 output only:              48
      Number using O5 and O6:                  484
      Number used as ROM:                        0
    Number used as Memory:                     214 out of  64,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           150
        Number using O6 output only:           149
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     61
      Number with same-slice register load:     49
      Number with same-slice carry load:         6
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,126 out of  50,950    2
  Number of LUT Flip Flop pairs used:        3,072
    Number with an unused Flip Flop:         1,174 out of   3,072   38
    Number with an unused LUT:                 476 out of   3,072   15
    Number of fully used LUT-FF pairs:       1,422 out of   3,072   46
    Number of slice register sites lost
      to control set restrictions:               0 out of 407,600    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     500    6
    Number of LOCed IOBs:                        7 out of      34   20
    IOB Flip Flops:                              3
    Number of bonded IPADs:                      4

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     445    3
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        2 out of     500    1
    Number used as ILOGICE2s:                    2
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     500    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of     168    0
  Number of BUFRs:                               0 out of      40    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     840    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE2_CHANNELs:                      0 out of      16    0
  Number of GTXE2_COMMONs:                       0 out of       4    0
  Number of IBUFDS_GTE2s:                        0 out of       8    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of      10    0
  Number of IN_FIFOs:                            0 out of      40    0
  Number of MMCME2_ADVs:                         1 out of      10   10
  Number of OUT_FIFOs:                           0 out of      40    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of      10    0
  Number of PHY_CONTROLs:                        0 out of      10    0
  Number of PLLE2_ADVs:                          0 out of      10    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               1 out of       1  100


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 22 secs 
Finished initial Timing Analysis.  REAL time: 22 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 19494 unrouted;      REAL time: 27 secs 

Phase  2  : 15249 unrouted;      REAL time: 28 secs 

Phase  3  : 5464 unrouted;      REAL time: 33 secs 

Phase  4  : 5464 unrouted; (Setup:0, Hold:8074, Component Switching Limit:0)     REAL time: 44 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:6230, Component Switching Limit:0)     REAL time: 49 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:6230, Component Switching Limit:0)     REAL time: 49 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:6230, Component Switching Limit:0)     REAL time: 49 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:6230, Component Switching Limit:0)     REAL time: 49 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 
Total REAL time to Router completion: 51 secs 
Total CPU time to Router completion: 48 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz | BUFGCTRL_X0Y0| No   |  946 |  0.379     |  1.589      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y31| No   |   70 |  0.207     |  1.474      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   20 |  1.071     |  1.867      |
+---------------------+--------------+------+------+------------+-------------+
|                 CLK |         Local|      |    1 |  0.000     |  1.081      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.012      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.314ns|     5.686ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.029ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     1.626ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     5.678ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.750ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.750ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      2.843ns|            0|            0|            0|       354373|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.686ns|          N/A|            0|            0|       354373|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 55 secs 
Total CPU time to PAR completion: 51 secs 

Peak Memory Usage:  1028 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7k325t,-2 (PRODUCTION 1.09 2013-06-08)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 354389 paths, 0 nets, and 15347 connections

Design statistics:
   Minimum period:   5.686ns (Maximum frequency: 175.871MHz)


Analysis completed Tue May 20 12:01:55 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 22 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.6/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.6 - Bitgen P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
Opened constraints file system.pcf.

Tue May 20 12:02:09 2014

ERROR:Bitgen:342 - This design contains pins which have locations (LOC) that are
   not user-assigned or I/O Standards (IOSTANDARD) that are not user-assigned. 
   This may cause I/O contention or incompatibility with the board power or
   connectivity affecting performance, signal integrity or in extreme cases
   cause damage to the device or the components to which it is connected.  To
   prevent this error, it is highly suggested to specify all pin locations and
   I/O standards to avoid potential contention or conflicts and allow proper
   bitstream creation.  To demote this error to a warning and allow bitstream
   creation with unspecified I/O location or standards, you may apply the
   following bitgen switch: -g UnconstrainedPins:Allow
This message applies to the following I/O ports:
   IIC_MAIN_SDA
   axi_xadc_0_MUXADDR_pin<4>
   axi_xadc_0_MUXADDR_pin<2>
   axi_xadc_0_CONVST_pin
   axi_xadc_0_MUXADDR_pin<0>
   axi_xadc_0_TEMP_OUT_pin<10>
   axi_xadc_0_MUXADDR_pin<3>
   axi_xadc_0_TEMP_OUT_pin<8>
   axi_xadc_0_MUXADDR_pin<1>
   axi_xadc_0_TEMP_OUT_pin<9>
   axi_xadc_0_TEMP_OUT_pin<11>
   axi_xadc_0_TEMP_OUT_pin<5>
   axi_xadc_0_TEMP_OUT_pin<3>
   axi_xadc_0_TEMP_OUT_pin<7>
   axi_xadc_0_TEMP_OUT_pin<1>
   axi_xadc_0_TEMP_OUT_pin<6>
   axi_xadc_0_ALARM_pin<7>
   axi_xadc_0_TEMP_OUT_pin<2>
   axi_xadc_0_TEMP_OUT_pin<4>
   axi_xadc_0_TEMP_OUT_pin<0>
   axi_xadc_0_ALARM_pin<5>
   axi_xadc_0_ALARM_pin<3>
   axi_xadc_0_ALARM_pin<1>
   axi_xadc_0_ALARM_pin<6>
   axi_xadc_0_ALARM_pin<4>
   axi_xadc_0_ALARM_pin<2>
   axi_xadc_0_ALARM_pin<0>
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
Done!

********************************************************************************
At Local date and time: Tue May 20 13:29:12 2014
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Tue May 20 13:29:14 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

ERROR:ConstraintSystem:59 - Constraint <NET axi_xadc_0_VAUXP_AMS_pin[8] LOC =
   "L22" |> [system.ucf(22)]: NET "axi_xadc_0_VAUXP_AMS_pin[8]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET axi_xadc_0_VAUXP_AMS_pin[8] LOC = "L22" |> [system.ucf(22)]' could not
   be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS25";>
   [system.ucf(22)]: NET "axi_xadc_0_VAUXP_AMS_pin[8]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET axi_xadc_0_VAUXN_AMS_pin[8] LOC =
   "L23" |> [system.ucf(23)]: NET "axi_xadc_0_VAUXN_AMS_pin[8]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET axi_xadc_0_VAUXN_AMS_pin[8] LOC = "L23" |> [system.ucf(23)]' could not
   be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS25";>
   [system.ucf(23)]: NET "axi_xadc_0_VAUXN_AMS_pin[8]" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<0>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     4
  Number of warnings:  26

Total REAL time to NGDBUILD completion:  49 sec
Total CPU time to NGDBUILD completion:   49 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue May 20 13:33:24 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<0>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  24

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  49 sec
Total CPU time to NGDBUILD completion:   49 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "IIC_MAIN_SDA" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "IIC_MAIN_SDA" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_CONVST_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_CONVST_pin" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 29 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:3364801d) REAL time: 36 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 34 IOs, 7 are locked
   and 27 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:3364801d) REAL time: 36 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c076345d) REAL time: 36 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:cfd15094) REAL time: 45 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:cfd15094) REAL time: 45 secs 

Phase 6.3  Local Placement Optimization
......
Phase 6.3  Local Placement Optimization (Checksum:8d3676e1) REAL time: 47 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:8bd6e4bd) REAL time: 47 secs 

Phase 8.8  Global Placement
........................................
......................................
....................................................................................................
........................................................................................................................................................
.........................................................................................................................................................................
Phase 8.8  Global Placement (Checksum:34c6e04c) REAL time: 1 mins 38 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:34c6e04c) REAL time: 1 mins 38 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:2ef0bfb5) REAL time: 1 mins 52 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:2ef0bfb5) REAL time: 1 mins 52 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:2ef0bfb5) REAL time: 1 mins 53 secs 

Total REAL time to Placer completion: 2 mins 7 secs 
Total CPU  time to Placer completion: 2 mins 6 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   99
Slice Logic Utilization:
  Number of Slice Registers:                 2,099 out of 407,600    1
    Number used as Flip Flops:               2,064
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               35
  Number of Slice LUTs:                      2,596 out of 203,800    1
    Number used as logic:                    2,321 out of 203,800    1
      Number using O6 output only:           1,789
      Number using O5 output only:              48
      Number using O5 and O6:                  484
      Number used as ROM:                        0
    Number used as Memory:                     214 out of  64,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           150
        Number using O6 output only:           149
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     61
      Number with same-slice register load:     49
      Number with same-slice carry load:         6
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,126 out of  50,950    2
  Number of LUT Flip Flop pairs used:        3,072
    Number with an unused Flip Flop:         1,174 out of   3,072   38
    Number with an unused LUT:                 476 out of   3,072   15
    Number of fully used LUT-FF pairs:       1,422 out of   3,072   46
    Number of unique control sets:             158
    Number of slice register sites lost
      to control set restrictions:             610 out of 407,600    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     500    6
    Number of LOCed IOBs:                        7 out of      34   20
    IOB Flip Flops:                              3
    Number of bonded IPADs:                      4
      Number of LOCed IPADs:                     4 out of       4  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     445    3
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        2 out of     500    1
    Number used as ILOGICE2s:                    2
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     500    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of     168    0
  Number of BUFRs:                               0 out of      40    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     840    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE2_CHANNELs:                      0 out of      16    0
  Number of GTXE2_COMMONs:                       0 out of       4    0
  Number of IBUFDS_GTE2s:                        0 out of       8    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of      10    0
  Number of IN_FIFOs:                            0 out of      40    0
  Number of MMCME2_ADVs:                         1 out of      10   10
  Number of OUT_FIFOs:                           0 out of      40    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of      10    0
  Number of PHY_CONTROLs:                        0 out of      10    0
  Number of PLLE2_ADVs:                          0 out of      10    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               1 out of       1  100

Average Fanout of Non-Clock Nets:                4.16

Peak Memory Usage:  1243 MB
Total REAL time to MAP completion:  2 mins 11 secs 
Total CPU time to MAP completion:   2 mins 10 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - par P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.6/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part 'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.970 Volts. (default - Range: 0.970 to 1.030 Volts)


Device speed data version:  "PRODUCTION 1.09 2013-06-08".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,099 out of 407,600    1
    Number used as Flip Flops:               2,064
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               35
  Number of Slice LUTs:                      2,596 out of 203,800    1
    Number used as logic:                    2,321 out of 203,800    1
      Number using O6 output only:           1,789
      Number using O5 output only:              48
      Number using O5 and O6:                  484
      Number used as ROM:                        0
    Number used as Memory:                     214 out of  64,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           150
        Number using O6 output only:           149
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     61
      Number with same-slice register load:     49
      Number with same-slice carry load:         6
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,126 out of  50,950    2
  Number of LUT Flip Flop pairs used:        3,072
    Number with an unused Flip Flop:         1,174 out of   3,072   38
    Number with an unused LUT:                 476 out of   3,072   15
    Number of fully used LUT-FF pairs:       1,422 out of   3,072   46
    Number of slice register sites lost
      to control set restrictions:               0 out of 407,600    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     500    6
    Number of LOCed IOBs:                        7 out of      34   20
    IOB Flip Flops:                              3
    Number of bonded IPADs:                      4
      Number of LOCed IPADs:                     4 out of       4  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     445    3
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        2 out of     500    1
    Number used as ILOGICE2s:                    2
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     500    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of     168    0
  Number of BUFRs:                               0 out of      40    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     840    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE2_CHANNELs:                      0 out of      16    0
  Number of GTXE2_COMMONs:                       0 out of       4    0
  Number of IBUFDS_GTE2s:                        0 out of       8    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of      10    0
  Number of IN_FIFOs:                            0 out of      40    0
  Number of MMCME2_ADVs:                         1 out of      10   10
  Number of OUT_FIFOs:                           0 out of      40    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of      10    0
  Number of PHY_CONTROLs:                        0 out of      10    0
  Number of PLLE2_ADVs:                          0 out of      10    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               1 out of       1  100


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 21 secs 
Finished initial Timing Analysis.  REAL time: 21 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 19494 unrouted;      REAL time: 27 secs 

Phase  2  : 15249 unrouted;      REAL time: 28 secs 

Phase  3  : 5464 unrouted;      REAL time: 32 secs 

Phase  4  : 5464 unrouted; (Setup:0, Hold:8074, Component Switching Limit:0)     REAL time: 43 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:6230, Component Switching Limit:0)     REAL time: 48 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:6230, Component Switching Limit:0)     REAL time: 48 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:6230, Component Switching Limit:0)     REAL time: 48 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:6230, Component Switching Limit:0)     REAL time: 48 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 
Total REAL time to Router completion: 50 secs 
Total CPU time to Router completion: 47 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz | BUFGCTRL_X0Y0| No   |  946 |  0.379     |  1.589      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y31| No   |   70 |  0.207     |  1.474      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   20 |  1.071     |  1.867      |
+---------------------+--------------+------+------+------------+-------------+
|                 CLK |         Local|      |    1 |  0.000     |  1.081      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.012      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.314ns|     5.686ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.029ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     1.626ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     5.678ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.750ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.750ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      2.843ns|            0|            0|            0|       354373|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.686ns|          N/A|            0|            0|       354373|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 55 secs 
Total CPU time to PAR completion: 50 secs 

Peak Memory Usage:  1029 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7k325t,-2 (PRODUCTION 1.09 2013-06-08)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 354389 paths, 0 nets, and 15347 connections

Design statistics:
   Minimum period:   5.686ns (Maximum frequency: 175.871MHz)


Analysis completed Tue May 20 13:37:51 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 21 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.6/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.6 - Bitgen P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
Opened constraints file system.pcf.

Tue May 20 13:38:04 2014

ERROR:Bitgen:342 - This design contains pins which have locations (LOC) that are
   not user-assigned or I/O Standards (IOSTANDARD) that are not user-assigned. 
   This may cause I/O contention or incompatibility with the board power or
   connectivity affecting performance, signal integrity or in extreme cases
   cause damage to the device or the components to which it is connected.  To
   prevent this error, it is highly suggested to specify all pin locations and
   I/O standards to avoid potential contention or conflicts and allow proper
   bitstream creation.  To demote this error to a warning and allow bitstream
   creation with unspecified I/O location or standards, you may apply the
   following bitgen switch: -g UnconstrainedPins:Allow
This message applies to the following I/O ports:
   IIC_MAIN_SDA
   axi_xadc_0_MUXADDR_pin<4>
   axi_xadc_0_MUXADDR_pin<2>
   axi_xadc_0_CONVST_pin
   axi_xadc_0_MUXADDR_pin<0>
   axi_xadc_0_TEMP_OUT_pin<10>
   axi_xadc_0_MUXADDR_pin<3>
   axi_xadc_0_TEMP_OUT_pin<8>
   axi_xadc_0_MUXADDR_pin<1>
   axi_xadc_0_TEMP_OUT_pin<9>
   axi_xadc_0_TEMP_OUT_pin<11>
   axi_xadc_0_TEMP_OUT_pin<5>
   axi_xadc_0_TEMP_OUT_pin<3>
   axi_xadc_0_TEMP_OUT_pin<7>
   axi_xadc_0_TEMP_OUT_pin<1>
   axi_xadc_0_TEMP_OUT_pin<6>
   axi_xadc_0_ALARM_pin<7>
   axi_xadc_0_TEMP_OUT_pin<2>
   axi_xadc_0_TEMP_OUT_pin<4>
   axi_xadc_0_TEMP_OUT_pin<0>
   axi_xadc_0_ALARM_pin<5>
   axi_xadc_0_ALARM_pin<3>
   axi_xadc_0_ALARM_pin<1>
   axi_xadc_0_ALARM_pin<6>
   axi_xadc_0_ALARM_pin<4>
   axi_xadc_0_ALARM_pin<2>
   axi_xadc_0_ALARM_pin<0>
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu May 22 13:21:35 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.6 - psf2Edward EDK_P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.6 - xdsgen EDK_P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_xadc;v=v1_00_a;d=pg019_axi_xad
   c.pdf
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing IIC_MAIN.jpg.....
Rasterizing axi_xadc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
xilperl C:/Xilinx/14.6/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.6 - Bitgen P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
Opened constraints file system.pcf.

Thu May 22 13:22:06 2014

ERROR:Bitgen:342 - This design contains pins which have locations (LOC) that are
   not user-assigned or I/O Standards (IOSTANDARD) that are not user-assigned. 
   This may cause I/O contention or incompatibility with the board power or
   connectivity affecting performance, signal integrity or in extreme cases
   cause damage to the device or the components to which it is connected.  To
   prevent this error, it is highly suggested to specify all pin locations and
   I/O standards to avoid potential contention or conflicts and allow proper
   bitstream creation.  To demote this error to a warning and allow bitstream
   creation with unspecified I/O location or standards, you may apply the
   following bitgen switch: -g UnconstrainedPins:Allow
This message applies to the following I/O ports:
   IIC_MAIN_SDA
   axi_xadc_0_MUXADDR_pin<4>
   axi_xadc_0_MUXADDR_pin<2>
   axi_xadc_0_CONVST_pin
   axi_xadc_0_MUXADDR_pin<0>
   axi_xadc_0_TEMP_OUT_pin<10>
   axi_xadc_0_MUXADDR_pin<3>
   axi_xadc_0_TEMP_OUT_pin<8>
   axi_xadc_0_MUXADDR_pin<1>
   axi_xadc_0_TEMP_OUT_pin<9>
   axi_xadc_0_TEMP_OUT_pin<11>
   axi_xadc_0_TEMP_OUT_pin<5>
   axi_xadc_0_TEMP_OUT_pin<3>
   axi_xadc_0_TEMP_OUT_pin<7>
   axi_xadc_0_TEMP_OUT_pin<1>
   axi_xadc_0_TEMP_OUT_pin<6>
   axi_xadc_0_ALARM_pin<7>
   axi_xadc_0_TEMP_OUT_pin<2>
   axi_xadc_0_TEMP_OUT_pin<4>
   axi_xadc_0_TEMP_OUT_pin<0>
   axi_xadc_0_ALARM_pin<5>
   axi_xadc_0_ALARM_pin<3>
   axi_xadc_0_ALARM_pin<1>
   axi_xadc_0_ALARM_pin<6>
   axi_xadc_0_ALARM_pin<4>
   axi_xadc_0_ALARM_pin<2>
   axi_xadc_0_ALARM_pin<0>
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
cp: cannot stat `implementation/system.bit': No such file or directory
make: *** [SDK\SDK_Export\hw/system.bit] Error 1
Done!

********************************************************************************
At Local date and time: Thu May 22 13:23:59 2014
 make -f system.make bits started...
xilperl C:/Xilinx/14.6/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.6 - Bitgen P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
Opened constraints file system.pcf.

Thu May 22 13:24:11 2014

WARNING:Bitgen:343 - This design contains pins which have locations (LOC) that
   are not user-assigned or I/O Standards (IOSTANDARD) that are not
   user-assigned.  This may cause I/O contention or incompatibility with the
   board power or connectivity affecting performance, signal integrity or in
   extreme cases cause damage to the device or the components to which it is
   connected.  To prevent this warning, it is highly suggested to specify all
   pin locations and I/O standards to avoid potential contention or conflicts
   and allow proper bitstream creation.
This message applies to the following I/O ports:
   IIC_MAIN_SDA
   axi_xadc_0_MUXADDR_pin<4>
   axi_xadc_0_MUXADDR_pin<2>
   axi_xadc_0_CONVST_pin
   axi_xadc_0_MUXADDR_pin<0>
   axi_xadc_0_TEMP_OUT_pin<10>
   axi_xadc_0_MUXADDR_pin<3>
   axi_xadc_0_TEMP_OUT_pin<8>
   axi_xadc_0_MUXADDR_pin<1>
   axi_xadc_0_TEMP_OUT_pin<9>
   axi_xadc_0_TEMP_OUT_pin<11>
   axi_xadc_0_TEMP_OUT_pin<5>
   axi_xadc_0_TEMP_OUT_pin<3>
   axi_xadc_0_TEMP_OUT_pin<7>
   axi_xadc_0_TEMP_OUT_pin<1>
   axi_xadc_0_TEMP_OUT_pin<6>
   axi_xadc_0_ALARM_pin<7>
   axi_xadc_0_TEMP_OUT_pin<2>
   axi_xadc_0_TEMP_OUT_pin<4>
   axi_xadc_0_TEMP_OUT_pin<0>
   axi_xadc_0_ALARM_pin<5>
   axi_xadc_0_ALARM_pin<3>
   axi_xadc_0_ALARM_pin<1>
   axi_xadc_0_ALARM_pin<6>
   axi_xadc_0_ALARM_pin<4>
   axi_xadc_0_ALARM_pin<2>
   axi_xadc_0_ALARM_pin<0>
Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_ALARM_pin<4> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_ALARM_pin<3> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_ALARM_pin<2> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_ALARM_pin<1> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_ALARM_pin<0> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_ALARM_pin<7> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_ALARM_pin<6> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_ALARM_pin<5> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_TEMP_OUT_pin<3> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_TEMP_OUT_pin<4> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_TEMP_OUT_pin<1> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_TEMP_OUT_pin<2> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_TEMP_OUT_pin<0> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_TEMP_OUT_pin<9> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_TEMP_OUT_pin<7> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_TEMP_OUT_pin<8> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_TEMP_OUT_pin<5> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_TEMP_OUT_pin<6> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_TEMP_OUT_pin<10> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_TEMP_OUT_pin<11> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_MUXADDR_pin<2> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_MUXADDR_pin<1> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_MUXADDR_pin<4> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_MUXADDR_pin<3> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_MUXADDR_pin<0> is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB axi_xadc_0_CONVST_pin is either not
   constrained (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
WARNING:PhysDesignRules:2452 - The IOB IIC_MAIN_SDA is either not constrained
   (LOC) to a specific location and/or has an undefined I/O Standard
   (IOSTANDARD). This condition may seriously affect the device and will be an
   error in bitstream creation. It should be corrected by properly specifying
   the pin location and I/O Standard.
DRC detected 0 errors and 45 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu May 22 13:25:43 2014
 make -f system.make exporttosdk started...
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue May 27 10:49:30 2014
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Tue May 27 10:51:36 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<0>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  24

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  50 sec
Total CPU time to NGDBUILD completion:   49 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "axi_xadc_0_CONVST_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_CONVST_pin" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 30 secs 
Total CPU  time at the beginning of Placer: 29 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:3f0fdb5e) REAL time: 37 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 34 IOs, 8 are locked
   and 26 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:3f0fdb5e) REAL time: 38 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:cc218f9e) REAL time: 38 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
.......
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:db7cabd5) REAL time: 47 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:db7cabd5) REAL time: 47 secs 

Phase 6.3  Local Placement Optimization
.....
Phase 6.3  Local Placement Optimization (Checksum:8d3676e1) REAL time: 49 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:88f7b839) REAL time: 49 secs 

Phase 8.8  Global Placement
........................................
.............................
...............................................................
...........................................................................................................................................................................
..........................................................................................................................................................
Phase 8.8  Global Placement (Checksum:1fbf1ee3) REAL time: 1 mins 42 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:1fbf1ee3) REAL time: 1 mins 43 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:681c5f8e) REAL time: 1 mins 57 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:681c5f8e) REAL time: 1 mins 57 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:681c5f8e) REAL time: 1 mins 57 secs 

Total REAL time to Placer completion: 2 mins 13 secs 
Total CPU  time to Placer completion: 2 mins 11 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   96
Slice Logic Utilization:
  Number of Slice Registers:                 2,099 out of 407,600    1
    Number used as Flip Flops:               2,064
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               35
  Number of Slice LUTs:                      2,593 out of 203,800    1
    Number used as logic:                    2,319 out of 203,800    1
      Number using O6 output only:           1,789
      Number using O5 output only:              46
      Number using O5 and O6:                  484
      Number used as ROM:                        0
    Number used as Memory:                     214 out of  64,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           150
        Number using O6 output only:           149
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     60
      Number with same-slice register load:     48
      Number with same-slice carry load:         6
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,141 out of  50,950    2
  Number of LUT Flip Flop pairs used:        3,073
    Number with an unused Flip Flop:         1,178 out of   3,073   38
    Number with an unused LUT:                 480 out of   3,073   15
    Number of fully used LUT-FF pairs:       1,415 out of   3,073   46
    Number of unique control sets:             158
    Number of slice register sites lost
      to control set restrictions:             610 out of 407,600    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     500    6
    Number of LOCed IOBs:                        8 out of      34   23
    IOB Flip Flops:                              3
    Number of bonded IPADs:                      4
      Number of LOCed IPADs:                     4 out of       4  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     445    3
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        2 out of     500    1
    Number used as ILOGICE2s:                    2
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     500    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of     168    0
  Number of BUFRs:                               0 out of      40    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     840    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE2_CHANNELs:                      0 out of      16    0
  Number of GTXE2_COMMONs:                       0 out of       4    0
  Number of IBUFDS_GTE2s:                        0 out of       8    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of      10    0
  Number of IN_FIFOs:                            0 out of      40    0
  Number of MMCME2_ADVs:                         1 out of      10   10
  Number of OUT_FIFOs:                           0 out of      40    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of      10    0
  Number of PHY_CONTROLs:                        0 out of      10    0
  Number of PLLE2_ADVs:                          0 out of      10    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               1 out of       1  100

Average Fanout of Non-Clock Nets:                4.16

Peak Memory Usage:  1247 MB
Total REAL time to MAP completion:  2 mins 16 secs 
Total CPU time to MAP completion:   2 mins 15 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - par P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.6/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part 'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.970 Volts. (default - Range: 0.970 to 1.030 Volts)


Device speed data version:  "PRODUCTION 1.09 2013-06-08".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,099 out of 407,600    1
    Number used as Flip Flops:               2,064
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               35
  Number of Slice LUTs:                      2,593 out of 203,800    1
    Number used as logic:                    2,319 out of 203,800    1
      Number using O6 output only:           1,789
      Number using O5 output only:              46
      Number using O5 and O6:                  484
      Number used as ROM:                        0
    Number used as Memory:                     214 out of  64,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           150
        Number using O6 output only:           149
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     60
      Number with same-slice register load:     48
      Number with same-slice carry load:         6
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,141 out of  50,950    2
  Number of LUT Flip Flop pairs used:        3,073
    Number with an unused Flip Flop:         1,178 out of   3,073   38
    Number with an unused LUT:                 480 out of   3,073   15
    Number of fully used LUT-FF pairs:       1,415 out of   3,073   46
    Number of slice register sites lost
      to control set restrictions:               0 out of 407,600    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     500    6
    Number of LOCed IOBs:                        8 out of      34   23
    IOB Flip Flops:                              3
    Number of bonded IPADs:                      4
      Number of LOCed IPADs:                     4 out of       4  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     445    3
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        2 out of     500    1
    Number used as ILOGICE2s:                    2
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     500    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of     168    0
  Number of BUFRs:                               0 out of      40    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     840    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE2_CHANNELs:                      0 out of      16    0
  Number of GTXE2_COMMONs:                       0 out of       4    0
  Number of IBUFDS_GTE2s:                        0 out of       8    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of      10    0
  Number of IN_FIFOs:                            0 out of      40    0
  Number of MMCME2_ADVs:                         1 out of      10   10
  Number of OUT_FIFOs:                           0 out of      40    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of      10    0
  Number of PHY_CONTROLs:                        0 out of      10    0
  Number of PLLE2_ADVs:                          0 out of      10    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               1 out of       1  100


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 21 secs 
Finished initial Timing Analysis.  REAL time: 22 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
Starting Router


Phase  1  : 19532 unrouted;      REAL time: 27 secs 

Phase  2  : 15273 unrouted;      REAL time: 28 secs 

Phase  3  : 5358 unrouted;      REAL time: 33 secs 

Phase  4  : 5358 unrouted; (Setup:0, Hold:8443, Component Switching Limit:0)     REAL time: 43 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:6633, Component Switching Limit:0)     REAL time: 48 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:6633, Component Switching Limit:0)     REAL time: 48 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:6633, Component Switching Limit:0)     REAL time: 48 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:6633, Component Switching Limit:0)     REAL time: 48 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 
Total REAL time to Router completion: 50 secs 
Total CPU time to Router completion: 47 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz | BUFGCTRL_X0Y0| No   |  962 |  0.321     |  1.528      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y31| No   |   68 |  0.189     |  1.471      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   20 |  2.395     |  3.243      |
+---------------------+--------------+------+------+------------+-------------+
|                 CLK |         Local|      |    1 |  0.000     |  1.081      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.012      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.262ns|     5.738ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.001ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     1.958ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     5.435ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.642ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.642ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      2.869ns|            0|            0|            0|       354373|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.738ns|          N/A|            0|            0|       354373|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 53 secs 
Total CPU time to PAR completion: 50 secs 

Peak Memory Usage:  1029 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7k325t,-2 (PRODUCTION 1.09 2013-06-08)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 354389 paths, 0 nets, and 15384 connections

Design statistics:
   Minimum period:   5.738ns (Maximum frequency: 174.277MHz)


Analysis completed Tue May 27 10:56:09 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 21 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.6/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.6 - Bitgen P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
Opened constraints file system.pcf.

Tue May 27 10:56:22 2014

ERROR:Bitgen:342 - This design contains pins which have locations (LOC) that are
   not user-assigned or I/O Standards (IOSTANDARD) that are not user-assigned. 
   This may cause I/O contention or incompatibility with the board power or
   connectivity affecting performance, signal integrity or in extreme cases
   cause damage to the device or the components to which it is connected.  To
   prevent this error, it is highly suggested to specify all pin locations and
   I/O standards to avoid potential contention or conflicts and allow proper
   bitstream creation.  To demote this error to a warning and allow bitstream
   creation with unspecified I/O location or standards, you may apply the
   following bitgen switch: -g UnconstrainedPins:Allow
This message applies to the following I/O ports:
   axi_xadc_0_MUXADDR_pin<3>
   axi_xadc_0_MUXADDR_pin<1>
   axi_xadc_0_CONVST_pin
   axi_xadc_0_TEMP_OUT_pin<11>
   axi_xadc_0_MUXADDR_pin<4>
   axi_xadc_0_TEMP_OUT_pin<9>
   axi_xadc_0_MUXADDR_pin<2>
   axi_xadc_0_TEMP_OUT_pin<7>
   axi_xadc_0_MUXADDR_pin<0>
   axi_xadc_0_TEMP_OUT_pin<8>
   axi_xadc_0_TEMP_OUT_pin<10>
   axi_xadc_0_TEMP_OUT_pin<4>
   axi_xadc_0_TEMP_OUT_pin<2>
   axi_xadc_0_TEMP_OUT_pin<6>
   axi_xadc_0_TEMP_OUT_pin<0>
   axi_xadc_0_TEMP_OUT_pin<5>
   axi_xadc_0_ALARM_pin<6>
   axi_xadc_0_TEMP_OUT_pin<3>
   axi_xadc_0_ALARM_pin<4>
   axi_xadc_0_TEMP_OUT_pin<1>
   axi_xadc_0_ALARM_pin<2>
   axi_xadc_0_ALARM_pin<7>
   axi_xadc_0_ALARM_pin<0>
   axi_xadc_0_ALARM_pin<5>
   axi_xadc_0_ALARM_pin<3>
   axi_xadc_0_ALARM_pin<1>
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
Done!

********************************************************************************
At Local date and time: Tue May 27 15:47:01 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
ERROR:ConstraintSystem:300 - In file: system.ucf(26): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(28): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(29): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(31): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(32): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(34): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(35): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(36): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(37): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(38): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(39): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(40): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(41): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(42): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(43): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(44): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(45): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(47): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(48): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(49): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(50): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(51): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(52): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(53): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(54): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<0>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    25
  Number of warnings:  24

Total REAL time to NGDBUILD completion:  49 sec
Total CPU time to NGDBUILD completion:   49 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue May 27 15:49:15 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
ERROR:ConstraintSystem:300 - In file: system.ucf(26): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(47): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(48): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(49): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(50): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(51): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(52): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(53): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(54): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<0>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     9
  Number of warnings:  24

Total REAL time to NGDBUILD completion:  49 sec
Total CPU time to NGDBUILD completion:   49 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue May 27 15:51:51 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
ERROR:ConstraintSystem:300 - In file: system.ucf(26): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<0>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:  24

Total REAL time to NGDBUILD completion:  50 sec
Total CPU time to NGDBUILD completion:   50 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue May 27 16:22:09 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
ERROR:ConstraintSystem:300 - In file: system.ucf(26): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<0>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:  24

Total REAL time to NGDBUILD completion:  50 sec
Total CPU time to NGDBUILD completion:   49 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue May 27 16:24:29 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_CONVST_pin".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_MUXADDR_pin<0>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_MUXADDR_pin<1>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_MUXADDR_pin<2>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_MUXADDR_pin<3>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_MUXADDR_pin<4>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<0>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<1>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<2>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<3>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<4>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<5>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<6>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<7>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<8>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<9>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<10>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<11>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_ALARM_pin<0>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_ALARM_pin<1>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_ALARM_pin<2>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_ALARM_pin<3>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_ALARM_pin<4>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_ALARM_pin<5>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_ALARM_pin<6>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_ALARM_pin<7>".
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<0>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    26
  Number of warnings:  24

Total REAL time to NGDBUILD completion:  50 sec
Total CPU time to NGDBUILD completion:   50 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue May 27 16:37:31 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<0>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  24

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  51 sec
Total CPU time to NGDBUILD completion:   50 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_CONVST_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_CONVST_pin" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 30 secs 
Total CPU  time at the beginning of Placer: 29 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b87c9767) REAL time: 38 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 34 IOs, 8 are locked
   and 26 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:b87c9767) REAL time: 38 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:cc218f9e) REAL time: 38 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
.......
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:db7cabd5) REAL time: 47 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:db7cabd5) REAL time: 47 secs 

Phase 6.3  Local Placement Optimization
.....
Phase 6.3  Local Placement Optimization (Checksum:8d3676e1) REAL time: 49 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:88f7b839) REAL time: 50 secs 

Phase 8.8  Global Placement
........................................
.............................
...............................................................
...........................................................................................................................................................................
..........................................................................................................................................................
Phase 8.8  Global Placement (Checksum:1fbf1ee3) REAL time: 1 mins 44 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:1fbf1ee3) REAL time: 1 mins 44 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:681c5f8e) REAL time: 1 mins 59 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:681c5f8e) REAL time: 1 mins 59 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:681c5f8e) REAL time: 2 mins 

Total REAL time to Placer completion: 2 mins 15 secs 
Total CPU  time to Placer completion: 2 mins 14 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  104
Slice Logic Utilization:
  Number of Slice Registers:                 2,099 out of 407,600    1
    Number used as Flip Flops:               2,064
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               35
  Number of Slice LUTs:                      2,593 out of 203,800    1
    Number used as logic:                    2,319 out of 203,800    1
      Number using O6 output only:           1,789
      Number using O5 output only:              46
      Number using O5 and O6:                  484
      Number used as ROM:                        0
    Number used as Memory:                     214 out of  64,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           150
        Number using O6 output only:           149
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     60
      Number with same-slice register load:     48
      Number with same-slice carry load:         6
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,141 out of  50,950    2
  Number of LUT Flip Flop pairs used:        3,073
    Number with an unused Flip Flop:         1,178 out of   3,073   38
    Number with an unused LUT:                 480 out of   3,073   15
    Number of fully used LUT-FF pairs:       1,415 out of   3,073   46
    Number of unique control sets:             158
    Number of slice register sites lost
      to control set restrictions:             610 out of 407,600    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     500    6
    Number of LOCed IOBs:                        8 out of      34   23
    IOB Flip Flops:                              3
    Number of bonded IPADs:                      4

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     445    3
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        2 out of     500    1
    Number used as ILOGICE2s:                    2
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     500    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of     168    0
  Number of BUFRs:                               0 out of      40    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     840    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE2_CHANNELs:                      0 out of      16    0
  Number of GTXE2_COMMONs:                       0 out of       4    0
  Number of IBUFDS_GTE2s:                        0 out of       8    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of      10    0
  Number of IN_FIFOs:                            0 out of      40    0
  Number of MMCME2_ADVs:                         1 out of      10   10
  Number of OUT_FIFOs:                           0 out of      40    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of      10    0
  Number of PHY_CONTROLs:                        0 out of      10    0
  Number of PLLE2_ADVs:                          0 out of      10    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               1 out of       1  100

Average Fanout of Non-Clock Nets:                4.16

Peak Memory Usage:  1251 MB
Total REAL time to MAP completion:  2 mins 19 secs 
Total CPU time to MAP completion:   2 mins 17 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - par P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.6/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part 'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.970 Volts. (default - Range: 0.970 to 1.030 Volts)


Device speed data version:  "PRODUCTION 1.09 2013-06-08".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,099 out of 407,600    1
    Number used as Flip Flops:               2,064
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               35
  Number of Slice LUTs:                      2,593 out of 203,800    1
    Number used as logic:                    2,319 out of 203,800    1
      Number using O6 output only:           1,789
      Number using O5 output only:              46
      Number using O5 and O6:                  484
      Number used as ROM:                        0
    Number used as Memory:                     214 out of  64,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           150
        Number using O6 output only:           149
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     60
      Number with same-slice register load:     48
      Number with same-slice carry load:         6
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,141 out of  50,950    2
  Number of LUT Flip Flop pairs used:        3,073
    Number with an unused Flip Flop:         1,178 out of   3,073   38
    Number with an unused LUT:                 480 out of   3,073   15
    Number of fully used LUT-FF pairs:       1,415 out of   3,073   46
    Number of slice register sites lost
      to control set restrictions:               0 out of 407,600    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     500    6
    Number of LOCed IOBs:                        8 out of      34   23
    IOB Flip Flops:                              3
    Number of bonded IPADs:                      4

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     445    3
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        2 out of     500    1
    Number used as ILOGICE2s:                    2
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     500    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of     168    0
  Number of BUFRs:                               0 out of      40    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     840    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE2_CHANNELs:                      0 out of      16    0
  Number of GTXE2_COMMONs:                       0 out of       4    0
  Number of IBUFDS_GTE2s:                        0 out of       8    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of      10    0
  Number of IN_FIFOs:                            0 out of      40    0
  Number of MMCME2_ADVs:                         1 out of      10   10
  Number of OUT_FIFOs:                           0 out of      40    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of      10    0
  Number of PHY_CONTROLs:                        0 out of      10    0
  Number of PLLE2_ADVs:                          0 out of      10    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               1 out of       1  100


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 22 secs 
Finished initial Timing Analysis.  REAL time: 22 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
Starting Router


Phase  1  : 19532 unrouted;      REAL time: 27 secs 

Phase  2  : 15273 unrouted;      REAL time: 28 secs 

Phase  3  : 5358 unrouted;      REAL time: 33 secs 

Phase  4  : 5358 unrouted; (Setup:0, Hold:8443, Component Switching Limit:0)     REAL time: 44 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:6633, Component Switching Limit:0)     REAL time: 49 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:6633, Component Switching Limit:0)     REAL time: 49 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:6633, Component Switching Limit:0)     REAL time: 49 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:6633, Component Switching Limit:0)     REAL time: 49 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 
Total REAL time to Router completion: 51 secs 
Total CPU time to Router completion: 48 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz | BUFGCTRL_X0Y0| No   |  962 |  0.321     |  1.528      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y31| No   |   68 |  0.189     |  1.471      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   20 |  2.395     |  3.243      |
+---------------------+--------------+------+------+------------+-------------+
|                 CLK |         Local|      |    1 |  0.000     |  1.081      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.012      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.262ns|     5.738ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.001ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     1.958ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     5.435ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.642ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.642ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      2.869ns|            0|            0|            0|       354373|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.738ns|          N/A|            0|            0|       354373|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 55 secs 
Total CPU time to PAR completion: 52 secs 

Peak Memory Usage:  1029 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7k325t,-2 (PRODUCTION 1.09 2013-06-08)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 354389 paths, 0 nets, and 15384 connections

Design statistics:
   Minimum period:   5.738ns (Maximum frequency: 174.277MHz)


Analysis completed Tue May 27 16:42:09 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 22 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.6/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.6 - Bitgen P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
Opened constraints file system.pcf.

Tue May 27 16:42:23 2014

ERROR:Bitgen:342 - This design contains pins which have locations (LOC) that are
   not user-assigned or I/O Standards (IOSTANDARD) that are not user-assigned. 
   This may cause I/O contention or incompatibility with the board power or
   connectivity affecting performance, signal integrity or in extreme cases
   cause damage to the device or the components to which it is connected.  To
   prevent this error, it is highly suggested to specify all pin locations and
   I/O standards to avoid potential contention or conflicts and allow proper
   bitstream creation.  To demote this error to a warning and allow bitstream
   creation with unspecified I/O location or standards, you may apply the
   following bitgen switch: -g UnconstrainedPins:Allow
This message applies to the following I/O ports:
   axi_xadc_0_MUXADDR_pin<3>
   axi_xadc_0_MUXADDR_pin<1>
   axi_xadc_0_CONVST_pin
   axi_xadc_0_TEMP_OUT_pin<11>
   axi_xadc_0_MUXADDR_pin<4>
   axi_xadc_0_TEMP_OUT_pin<9>
   axi_xadc_0_MUXADDR_pin<2>
   axi_xadc_0_TEMP_OUT_pin<7>
   axi_xadc_0_MUXADDR_pin<0>
   axi_xadc_0_TEMP_OUT_pin<8>
   axi_xadc_0_TEMP_OUT_pin<10>
   axi_xadc_0_TEMP_OUT_pin<4>
   axi_xadc_0_TEMP_OUT_pin<2>
   axi_xadc_0_TEMP_OUT_pin<6>
   axi_xadc_0_TEMP_OUT_pin<0>
   axi_xadc_0_TEMP_OUT_pin<5>
   axi_xadc_0_ALARM_pin<6>
   axi_xadc_0_TEMP_OUT_pin<3>
   axi_xadc_0_ALARM_pin<4>
   axi_xadc_0_TEMP_OUT_pin<1>
   axi_xadc_0_ALARM_pin<2>
   axi_xadc_0_ALARM_pin<7>
   axi_xadc_0_ALARM_pin<0>
   axi_xadc_0_ALARM_pin<5>
   axi_xadc_0_ALARM_pin<3>
   axi_xadc_0_ALARM_pin<1>
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu May 29 09:57:43 2014
 make -f system.make bits started...
xilperl C:/Xilinx/14.6/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.6 - Bitgen P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
Opened constraints file system.pcf.

Thu May 29 09:57:57 2014

ERROR:Bitgen:342 - This design contains pins which have locations (LOC) that are
   not user-assigned or I/O Standards (IOSTANDARD) that are not user-assigned. 
   This may cause I/O contention or incompatibility with the board power or
   connectivity affecting performance, signal integrity or in extreme cases
   cause damage to the device or the components to which it is connected.  To
   prevent this error, it is highly suggested to specify all pin locations and
   I/O standards to avoid potential contention or conflicts and allow proper
   bitstream creation.  To demote this error to a warning and allow bitstream
   creation with unspecified I/O location or standards, you may apply the
   following bitgen switch: -g UnconstrainedPins:Allow
This message applies to the following I/O ports:
   axi_xadc_0_MUXADDR_pin<3>
   axi_xadc_0_MUXADDR_pin<1>
   axi_xadc_0_CONVST_pin
   axi_xadc_0_TEMP_OUT_pin<11>
   axi_xadc_0_MUXADDR_pin<4>
   axi_xadc_0_TEMP_OUT_pin<9>
   axi_xadc_0_MUXADDR_pin<2>
   axi_xadc_0_TEMP_OUT_pin<7>
   axi_xadc_0_MUXADDR_pin<0>
   axi_xadc_0_TEMP_OUT_pin<8>
   axi_xadc_0_TEMP_OUT_pin<10>
   axi_xadc_0_TEMP_OUT_pin<4>
   axi_xadc_0_TEMP_OUT_pin<2>
   axi_xadc_0_TEMP_OUT_pin<6>
   axi_xadc_0_TEMP_OUT_pin<0>
   axi_xadc_0_TEMP_OUT_pin<5>
   axi_xadc_0_ALARM_pin<6>
   axi_xadc_0_TEMP_OUT_pin<3>
   axi_xadc_0_ALARM_pin<4>
   axi_xadc_0_TEMP_OUT_pin<1>
   axi_xadc_0_ALARM_pin<2>
   axi_xadc_0_ALARM_pin<7>
   axi_xadc_0_ALARM_pin<0>
   axi_xadc_0_ALARM_pin<5>
   axi_xadc_0_ALARM_pin<3>
   axi_xadc_0_ALARM_pin<1>
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
Done!

********************************************************************************
At Local date and time: Thu May 29 10:18:04 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<0>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  24

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  49 sec
Total CPU time to NGDBUILD completion:   49 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_CONVST_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_CONVST_pin" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 31 secs 
Total CPU  time at the beginning of Placer: 29 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b87c9767) REAL time: 39 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 34 IOs, 8 are locked
   and 26 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:b87c9767) REAL time: 39 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:cc218f9e) REAL time: 39 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
.......
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:db7cabd5) REAL time: 49 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:db7cabd5) REAL time: 49 secs 

Phase 6.3  Local Placement Optimization
.....
Phase 6.3  Local Placement Optimization (Checksum:8d3676e1) REAL time: 51 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:88f7b839) REAL time: 51 secs 

Phase 8.8  Global Placement
........................................
.............................
...............................................................
...........................................................................................................................................................................
..........................................................................................................................................................
Phase 8.8  Global Placement (Checksum:1fbf1ee3) REAL time: 1 mins 43 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:1fbf1ee3) REAL time: 1 mins 43 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:681c5f8e) REAL time: 1 mins 58 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:681c5f8e) REAL time: 1 mins 58 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:681c5f8e) REAL time: 1 mins 58 secs 

Total REAL time to Placer completion: 2 mins 13 secs 
Total CPU  time to Placer completion: 2 mins 10 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  104
Slice Logic Utilization:
  Number of Slice Registers:                 2,099 out of 407,600    1
    Number used as Flip Flops:               2,064
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               35
  Number of Slice LUTs:                      2,593 out of 203,800    1
    Number used as logic:                    2,319 out of 203,800    1
      Number using O6 output only:           1,789
      Number using O5 output only:              46
      Number using O5 and O6:                  484
      Number used as ROM:                        0
    Number used as Memory:                     214 out of  64,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           150
        Number using O6 output only:           149
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     60
      Number with same-slice register load:     48
      Number with same-slice carry load:         6
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,141 out of  50,950    2
  Number of LUT Flip Flop pairs used:        3,073
    Number with an unused Flip Flop:         1,178 out of   3,073   38
    Number with an unused LUT:                 480 out of   3,073   15
    Number of fully used LUT-FF pairs:       1,415 out of   3,073   46
    Number of unique control sets:             158
    Number of slice register sites lost
      to control set restrictions:             610 out of 407,600    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     500    6
    Number of LOCed IOBs:                        8 out of      34   23
    IOB Flip Flops:                              3
    Number of bonded IPADs:                      4

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     445    3
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        2 out of     500    1
    Number used as ILOGICE2s:                    2
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     500    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of     168    0
  Number of BUFRs:                               0 out of      40    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     840    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE2_CHANNELs:                      0 out of      16    0
  Number of GTXE2_COMMONs:                       0 out of       4    0
  Number of IBUFDS_GTE2s:                        0 out of       8    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of      10    0
  Number of IN_FIFOs:                            0 out of      40    0
  Number of MMCME2_ADVs:                         1 out of      10   10
  Number of OUT_FIFOs:                           0 out of      40    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of      10    0
  Number of PHY_CONTROLs:                        0 out of      10    0
  Number of PLLE2_ADVs:                          0 out of      10    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               1 out of       1  100

Average Fanout of Non-Clock Nets:                4.16

Peak Memory Usage:  1247 MB
Total REAL time to MAP completion:  2 mins 17 secs 
Total CPU time to MAP completion:   2 mins 14 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - par P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.6/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part 'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.970 Volts. (default - Range: 0.970 to 1.030 Volts)


Device speed data version:  "PRODUCTION 1.09 2013-06-08".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,099 out of 407,600    1
    Number used as Flip Flops:               2,064
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               35
  Number of Slice LUTs:                      2,593 out of 203,800    1
    Number used as logic:                    2,319 out of 203,800    1
      Number using O6 output only:           1,789
      Number using O5 output only:              46
      Number using O5 and O6:                  484
      Number used as ROM:                        0
    Number used as Memory:                     214 out of  64,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           150
        Number using O6 output only:           149
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     60
      Number with same-slice register load:     48
      Number with same-slice carry load:         6
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,141 out of  50,950    2
  Number of LUT Flip Flop pairs used:        3,073
    Number with an unused Flip Flop:         1,178 out of   3,073   38
    Number with an unused LUT:                 480 out of   3,073   15
    Number of fully used LUT-FF pairs:       1,415 out of   3,073   46
    Number of slice register sites lost
      to control set restrictions:               0 out of 407,600    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     500    6
    Number of LOCed IOBs:                        8 out of      34   23
    IOB Flip Flops:                              3
    Number of bonded IPADs:                      4

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     445    3
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        2 out of     500    1
    Number used as ILOGICE2s:                    2
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     500    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of     168    0
  Number of BUFRs:                               0 out of      40    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     840    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE2_CHANNELs:                      0 out of      16    0
  Number of GTXE2_COMMONs:                       0 out of       4    0
  Number of IBUFDS_GTE2s:                        0 out of       8    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of      10    0
  Number of IN_FIFOs:                            0 out of      40    0
  Number of MMCME2_ADVs:                         1 out of      10   10
  Number of OUT_FIFOs:                           0 out of      40    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of      10    0
  Number of PHY_CONTROLs:                        0 out of      10    0
  Number of PLLE2_ADVs:                          0 out of      10    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               1 out of       1  100


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 21 secs 
Finished initial Timing Analysis.  REAL time: 21 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
Starting Router


Phase  1  : 19532 unrouted;      REAL time: 27 secs 

Phase  2  : 15273 unrouted;      REAL time: 28 secs 

Phase  3  : 5358 unrouted;      REAL time: 32 secs 

Phase  4  : 5358 unrouted; (Setup:0, Hold:8443, Component Switching Limit:0)     REAL time: 43 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:6633, Component Switching Limit:0)     REAL time: 48 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:6633, Component Switching Limit:0)     REAL time: 48 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:6633, Component Switching Limit:0)     REAL time: 48 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:6633, Component Switching Limit:0)     REAL time: 48 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 
Total REAL time to Router completion: 50 secs 
Total CPU time to Router completion: 47 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz | BUFGCTRL_X0Y0| No   |  962 |  0.321     |  1.528      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y31| No   |   68 |  0.189     |  1.471      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   20 |  2.395     |  3.243      |
+---------------------+--------------+------+------+------------+-------------+
|                 CLK |         Local|      |    1 |  0.000     |  1.081      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.012      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.262ns|     5.738ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.001ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     1.958ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     5.435ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.642ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.642ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      2.869ns|            0|            0|            0|       354373|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.738ns|          N/A|            0|            0|       354373|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 54 secs 
Total CPU time to PAR completion: 50 secs 

Peak Memory Usage:  1029 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7k325t,-2 (PRODUCTION 1.09 2013-06-08)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 354389 paths, 0 nets, and 15384 connections

Design statistics:
   Minimum period:   5.738ns (Maximum frequency: 174.277MHz)


Analysis completed Thu May 29 10:22:40 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 21 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.6/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.6 - Bitgen P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
Opened constraints file system.pcf.

Thu May 29 10:22:54 2014

ERROR:Bitgen:342 - This design contains pins which have locations (LOC) that are
   not user-assigned or I/O Standards (IOSTANDARD) that are not user-assigned. 
   This may cause I/O contention or incompatibility with the board power or
   connectivity affecting performance, signal integrity or in extreme cases
   cause damage to the device or the components to which it is connected.  To
   prevent this error, it is highly suggested to specify all pin locations and
   I/O standards to avoid potential contention or conflicts and allow proper
   bitstream creation.  To demote this error to a warning and allow bitstream
   creation with unspecified I/O location or standards, you may apply the
   following bitgen switch: -g UnconstrainedPins:Allow
This message applies to the following I/O ports:
   axi_xadc_0_MUXADDR_pin<3>
   axi_xadc_0_MUXADDR_pin<1>
   axi_xadc_0_CONVST_pin
   axi_xadc_0_TEMP_OUT_pin<11>
   axi_xadc_0_MUXADDR_pin<4>
   axi_xadc_0_TEMP_OUT_pin<9>
   axi_xadc_0_MUXADDR_pin<2>
   axi_xadc_0_TEMP_OUT_pin<7>
   axi_xadc_0_MUXADDR_pin<0>
   axi_xadc_0_TEMP_OUT_pin<8>
   axi_xadc_0_TEMP_OUT_pin<10>
   axi_xadc_0_TEMP_OUT_pin<4>
   axi_xadc_0_TEMP_OUT_pin<2>
   axi_xadc_0_TEMP_OUT_pin<6>
   axi_xadc_0_TEMP_OUT_pin<0>
   axi_xadc_0_TEMP_OUT_pin<5>
   axi_xadc_0_ALARM_pin<6>
   axi_xadc_0_TEMP_OUT_pin<3>
   axi_xadc_0_ALARM_pin<4>
   axi_xadc_0_TEMP_OUT_pin<1>
   axi_xadc_0_ALARM_pin<2>
   axi_xadc_0_ALARM_pin<7>
   axi_xadc_0_ALARM_pin<0>
   axi_xadc_0_ALARM_pin<5>
   axi_xadc_0_ALARM_pin<3>
   axi_xadc_0_ALARM_pin<1>
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
Done!

********************************************************************************
At Local date and time: Thu May 29 10:24:08 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_CONVST_pin".
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<0>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:  24

Total REAL time to NGDBUILD completion:  49 sec
Total CPU time to NGDBUILD completion:   49 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu May 29 10:26:10 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
ERROR:ConstraintSystem:300 - In file: system.ucf(28): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<0>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:  24

Total REAL time to NGDBUILD completion:  49 sec
Total CPU time to NGDBUILD completion:   48 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu May 29 10:49:39 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<0>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  24

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  50 sec
Total CPU time to NGDBUILD completion:   49 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXP_AMS_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_VAUXN_AMS_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_CONVST_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_CONVST_pin" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 29 secs 
Total CPU  time at the beginning of Placer: 29 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b87c9767) REAL time: 36 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 34 IOs, 8 are locked
   and 26 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:b87c9767) REAL time: 37 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:cc218f9e) REAL time: 37 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
.......
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:db7cabd5) REAL time: 46 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:db7cabd5) REAL time: 46 secs 

Phase 6.3  Local Placement Optimization
.....
Phase 6.3  Local Placement Optimization (Checksum:8d3676e1) REAL time: 48 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:88f7b839) REAL time: 48 secs 

Phase 8.8  Global Placement
........................................
.............................
...............................................................
...........................................................................................................................................................................
..........................................................................................................................................................
Phase 8.8  Global Placement (Checksum:1fbf1ee3) REAL time: 1 mins 40 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:1fbf1ee3) REAL time: 1 mins 40 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:681c5f8e) REAL time: 1 mins 55 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:681c5f8e) REAL time: 1 mins 55 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:681c5f8e) REAL time: 1 mins 55 secs 

Total REAL time to Placer completion: 2 mins 10 secs 
Total CPU  time to Placer completion: 2 mins 9 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  104
Slice Logic Utilization:
  Number of Slice Registers:                 2,099 out of 407,600    1
    Number used as Flip Flops:               2,064
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               35
  Number of Slice LUTs:                      2,593 out of 203,800    1
    Number used as logic:                    2,319 out of 203,800    1
      Number using O6 output only:           1,789
      Number using O5 output only:              46
      Number using O5 and O6:                  484
      Number used as ROM:                        0
    Number used as Memory:                     214 out of  64,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           150
        Number using O6 output only:           149
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     60
      Number with same-slice register load:     48
      Number with same-slice carry load:         6
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,141 out of  50,950    2
  Number of LUT Flip Flop pairs used:        3,073
    Number with an unused Flip Flop:         1,178 out of   3,073   38
    Number with an unused LUT:                 480 out of   3,073   15
    Number of fully used LUT-FF pairs:       1,415 out of   3,073   46
    Number of unique control sets:             158
    Number of slice register sites lost
      to control set restrictions:             610 out of 407,600    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     500    6
    Number of LOCed IOBs:                        8 out of      34   23
    IOB Flip Flops:                              3
    Number of bonded IPADs:                      4

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     445    3
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        2 out of     500    1
    Number used as ILOGICE2s:                    2
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     500    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of     168    0
  Number of BUFRs:                               0 out of      40    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     840    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE2_CHANNELs:                      0 out of      16    0
  Number of GTXE2_COMMONs:                       0 out of       4    0
  Number of IBUFDS_GTE2s:                        0 out of       8    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of      10    0
  Number of IN_FIFOs:                            0 out of      40    0
  Number of MMCME2_ADVs:                         1 out of      10   10
  Number of OUT_FIFOs:                           0 out of      40    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of      10    0
  Number of PHY_CONTROLs:                        0 out of      10    0
  Number of PLLE2_ADVs:                          0 out of      10    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               1 out of       1  100

Average Fanout of Non-Clock Nets:                4.16

Peak Memory Usage:  1247 MB
Total REAL time to MAP completion:  2 mins 14 secs 
Total CPU time to MAP completion:   2 mins 13 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - par P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.6/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part 'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.970 Volts. (default - Range: 0.970 to 1.030 Volts)


Device speed data version:  "PRODUCTION 1.09 2013-06-08".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,099 out of 407,600    1
    Number used as Flip Flops:               2,064
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               35
  Number of Slice LUTs:                      2,593 out of 203,800    1
    Number used as logic:                    2,319 out of 203,800    1
      Number using O6 output only:           1,789
      Number using O5 output only:              46
      Number using O5 and O6:                  484
      Number used as ROM:                        0
    Number used as Memory:                     214 out of  64,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           150
        Number using O6 output only:           149
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     60
      Number with same-slice register load:     48
      Number with same-slice carry load:         6
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,141 out of  50,950    2
  Number of LUT Flip Flop pairs used:        3,073
    Number with an unused Flip Flop:         1,178 out of   3,073   38
    Number with an unused LUT:                 480 out of   3,073   15
    Number of fully used LUT-FF pairs:       1,415 out of   3,073   46
    Number of slice register sites lost
      to control set restrictions:               0 out of 407,600    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     500    6
    Number of LOCed IOBs:                        8 out of      34   23
    IOB Flip Flops:                              3
    Number of bonded IPADs:                      4

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     445    3
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        2 out of     500    1
    Number used as ILOGICE2s:                    2
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     500    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of     168    0
  Number of BUFRs:                               0 out of      40    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     840    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE2_CHANNELs:                      0 out of      16    0
  Number of GTXE2_COMMONs:                       0 out of       4    0
  Number of IBUFDS_GTE2s:                        0 out of       8    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of      10    0
  Number of IN_FIFOs:                            0 out of      40    0
  Number of MMCME2_ADVs:                         1 out of      10   10
  Number of OUT_FIFOs:                           0 out of      40    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of      10    0
  Number of PHY_CONTROLs:                        0 out of      10    0
  Number of PLLE2_ADVs:                          0 out of      10    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               1 out of       1  100


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 22 secs 
Finished initial Timing Analysis.  REAL time: 22 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
Starting Router


Phase  1  : 19532 unrouted;      REAL time: 27 secs 

Phase  2  : 15273 unrouted;      REAL time: 28 secs 

Phase  3  : 5358 unrouted;      REAL time: 33 secs 

Phase  4  : 5358 unrouted; (Setup:0, Hold:8443, Component Switching Limit:0)     REAL time: 43 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:6633, Component Switching Limit:0)     REAL time: 48 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:6633, Component Switching Limit:0)     REAL time: 48 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:6633, Component Switching Limit:0)     REAL time: 48 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:6633, Component Switching Limit:0)     REAL time: 48 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 
Total REAL time to Router completion: 50 secs 
Total CPU time to Router completion: 47 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz | BUFGCTRL_X0Y0| No   |  962 |  0.321     |  1.528      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y31| No   |   68 |  0.189     |  1.471      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   20 |  2.395     |  3.243      |
+---------------------+--------------+------+------+------------+-------------+
|                 CLK |         Local|      |    1 |  0.000     |  1.081      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.012      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.262ns|     5.738ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.001ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     1.958ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     5.435ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.642ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.642ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      2.869ns|            0|            0|            0|       354373|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.738ns|          N/A|            0|            0|       354373|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 53 secs 
Total CPU time to PAR completion: 50 secs 

Peak Memory Usage:  1029 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7k325t,-2 (PRODUCTION 1.09 2013-06-08)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 354389 paths, 0 nets, and 15384 connections

Design statistics:
   Minimum period:   5.738ns (Maximum frequency: 174.277MHz)


Analysis completed Thu May 29 10:54:07 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 21 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.6/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.6 - Bitgen P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
Opened constraints file system.pcf.

Thu May 29 10:54:20 2014

ERROR:Bitgen:342 - This design contains pins which have locations (LOC) that are
   not user-assigned or I/O Standards (IOSTANDARD) that are not user-assigned. 
   This may cause I/O contention or incompatibility with the board power or
   connectivity affecting performance, signal integrity or in extreme cases
   cause damage to the device or the components to which it is connected.  To
   prevent this error, it is highly suggested to specify all pin locations and
   I/O standards to avoid potential contention or conflicts and allow proper
   bitstream creation.  To demote this error to a warning and allow bitstream
   creation with unspecified I/O location or standards, you may apply the
   following bitgen switch: -g UnconstrainedPins:Allow
This message applies to the following I/O ports:
   axi_xadc_0_MUXADDR_pin<3>
   axi_xadc_0_MUXADDR_pin<1>
   axi_xadc_0_CONVST_pin
   axi_xadc_0_TEMP_OUT_pin<11>
   axi_xadc_0_MUXADDR_pin<4>
   axi_xadc_0_TEMP_OUT_pin<9>
   axi_xadc_0_MUXADDR_pin<2>
   axi_xadc_0_TEMP_OUT_pin<7>
   axi_xadc_0_MUXADDR_pin<0>
   axi_xadc_0_TEMP_OUT_pin<8>
   axi_xadc_0_TEMP_OUT_pin<10>
   axi_xadc_0_TEMP_OUT_pin<4>
   axi_xadc_0_TEMP_OUT_pin<2>
   axi_xadc_0_TEMP_OUT_pin<6>
   axi_xadc_0_TEMP_OUT_pin<0>
   axi_xadc_0_TEMP_OUT_pin<5>
   axi_xadc_0_ALARM_pin<6>
   axi_xadc_0_TEMP_OUT_pin<3>
   axi_xadc_0_ALARM_pin<4>
   axi_xadc_0_TEMP_OUT_pin<1>
   axi_xadc_0_ALARM_pin<2>
   axi_xadc_0_ALARM_pin<7>
   axi_xadc_0_ALARM_pin<0>
   axi_xadc_0_ALARM_pin<5>
   axi_xadc_0_ALARM_pin<3>
   axi_xadc_0_ALARM_pin<1>
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
Done!

********************************************************************************
At Local date and time: Thu May 29 10:57:06 2014
 make -f system.make bits started...
xilperl C:/Xilinx/14.6/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.6 - Bitgen P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
Opened constraints file system.pcf.

Thu May 29 10:57:19 2014

ERROR:Bitgen:342 - This design contains pins which have locations (LOC) that are
   not user-assigned or I/O Standards (IOSTANDARD) that are not user-assigned. 
   This may cause I/O contention or incompatibility with the board power or
   connectivity affecting performance, signal integrity or in extreme cases
   cause damage to the device or the components to which it is connected.  To
   prevent this error, it is highly suggested to specify all pin locations and
   I/O standards to avoid potential contention or conflicts and allow proper
   bitstream creation.  To demote this error to a warning and allow bitstream
   creation with unspecified I/O location or standards, you may apply the
   following bitgen switch: -g UnconstrainedPins:Allow
This message applies to the following I/O ports:
   axi_xadc_0_MUXADDR_pin<3>
   axi_xadc_0_MUXADDR_pin<1>
   axi_xadc_0_CONVST_pin
   axi_xadc_0_TEMP_OUT_pin<11>
   axi_xadc_0_MUXADDR_pin<4>
   axi_xadc_0_TEMP_OUT_pin<9>
   axi_xadc_0_MUXADDR_pin<2>
   axi_xadc_0_TEMP_OUT_pin<7>
   axi_xadc_0_MUXADDR_pin<0>
   axi_xadc_0_TEMP_OUT_pin<8>
   axi_xadc_0_TEMP_OUT_pin<10>
   axi_xadc_0_TEMP_OUT_pin<4>
   axi_xadc_0_TEMP_OUT_pin<2>
   axi_xadc_0_TEMP_OUT_pin<6>
   axi_xadc_0_TEMP_OUT_pin<0>
   axi_xadc_0_TEMP_OUT_pin<5>
   axi_xadc_0_ALARM_pin<6>
   axi_xadc_0_TEMP_OUT_pin<3>
   axi_xadc_0_ALARM_pin<4>
   axi_xadc_0_TEMP_OUT_pin<1>
   axi_xadc_0_ALARM_pin<2>
   axi_xadc_0_ALARM_pin<7>
   axi_xadc_0_ALARM_pin<0>
   axi_xadc_0_ALARM_pin<5>
   axi_xadc_0_ALARM_pin<3>
   axi_xadc_0_ALARM_pin<1>
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
Done!

********************************************************************************
At Local date and time: Thu May 29 10:57:59 2014
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Thu May 29 10:58:02 2014
 make -f system.make bits started...
xilperl C:/Xilinx/14.6/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.6 - Bitgen P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
Opened constraints file system.pcf.

Thu May 29 10:58:13 2014

ERROR:Bitgen:342 - This design contains pins which have locations (LOC) that are
   not user-assigned or I/O Standards (IOSTANDARD) that are not user-assigned. 
   This may cause I/O contention or incompatibility with the board power or
   connectivity affecting performance, signal integrity or in extreme cases
   cause damage to the device or the components to which it is connected.  To
   prevent this error, it is highly suggested to specify all pin locations and
   I/O standards to avoid potential contention or conflicts and allow proper
   bitstream creation.  To demote this error to a warning and allow bitstream
   creation with unspecified I/O location or standards, you may apply the
   following bitgen switch: -g UnconstrainedPins:Allow
This message applies to the following I/O ports:
   axi_xadc_0_MUXADDR_pin<3>
   axi_xadc_0_MUXADDR_pin<1>
   axi_xadc_0_CONVST_pin
   axi_xadc_0_TEMP_OUT_pin<11>
   axi_xadc_0_MUXADDR_pin<4>
   axi_xadc_0_TEMP_OUT_pin<9>
   axi_xadc_0_MUXADDR_pin<2>
   axi_xadc_0_TEMP_OUT_pin<7>
   axi_xadc_0_MUXADDR_pin<0>
   axi_xadc_0_TEMP_OUT_pin<8>
   axi_xadc_0_TEMP_OUT_pin<10>
   axi_xadc_0_TEMP_OUT_pin<4>
   axi_xadc_0_TEMP_OUT_pin<2>
   axi_xadc_0_TEMP_OUT_pin<6>
   axi_xadc_0_TEMP_OUT_pin<0>
   axi_xadc_0_TEMP_OUT_pin<5>
   axi_xadc_0_ALARM_pin<6>
   axi_xadc_0_TEMP_OUT_pin<3>
   axi_xadc_0_ALARM_pin<4>
   axi_xadc_0_TEMP_OUT_pin<1>
   axi_xadc_0_ALARM_pin<2>
   axi_xadc_0_ALARM_pin<7>
   axi_xadc_0_ALARM_pin<0>
   axi_xadc_0_ALARM_pin<5>
   axi_xadc_0_ALARM_pin<3>
   axi_xadc_0_ALARM_pin<1>
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
Done!

********************************************************************************
At Local date and time: Thu May 29 13:21:23 2014
 make -f system.make bits started...
xilperl C:/Xilinx/14.6/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.6 - Bitgen P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
Opened constraints file system.pcf.

Thu May 29 13:21:36 2014

ERROR:Bitgen:342 - This design contains pins which have locations (LOC) that are
   not user-assigned or I/O Standards (IOSTANDARD) that are not user-assigned. 
   This may cause I/O contention or incompatibility with the board power or
   connectivity affecting performance, signal integrity or in extreme cases
   cause damage to the device or the components to which it is connected.  To
   prevent this error, it is highly suggested to specify all pin locations and
   I/O standards to avoid potential contention or conflicts and allow proper
   bitstream creation.  To demote this error to a warning and allow bitstream
   creation with unspecified I/O location or standards, you may apply the
   following bitgen switch: -g UnconstrainedPins:Allow
This message applies to the following I/O ports:
   axi_xadc_0_MUXADDR_pin<3>
   axi_xadc_0_MUXADDR_pin<1>
   axi_xadc_0_CONVST_pin
   axi_xadc_0_TEMP_OUT_pin<11>
   axi_xadc_0_MUXADDR_pin<4>
   axi_xadc_0_TEMP_OUT_pin<9>
   axi_xadc_0_MUXADDR_pin<2>
   axi_xadc_0_TEMP_OUT_pin<7>
   axi_xadc_0_MUXADDR_pin<0>
   axi_xadc_0_TEMP_OUT_pin<8>
   axi_xadc_0_TEMP_OUT_pin<10>
   axi_xadc_0_TEMP_OUT_pin<4>
   axi_xadc_0_TEMP_OUT_pin<2>
   axi_xadc_0_TEMP_OUT_pin<6>
   axi_xadc_0_TEMP_OUT_pin<0>
   axi_xadc_0_TEMP_OUT_pin<5>
   axi_xadc_0_ALARM_pin<6>
   axi_xadc_0_TEMP_OUT_pin<3>
   axi_xadc_0_ALARM_pin<4>
   axi_xadc_0_TEMP_OUT_pin<1>
   axi_xadc_0_ALARM_pin<2>
   axi_xadc_0_ALARM_pin<7>
   axi_xadc_0_ALARM_pin<0>
   axi_xadc_0_ALARM_pin<5>
   axi_xadc_0_ALARM_pin<3>
   axi_xadc_0_ALARM_pin<1>
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
Done!

********************************************************************************
At Local date and time: Thu May 29 14:05:09 2014
 make -f system.make bits started...
xilperl C:/Xilinx/14.6/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.6 - Bitgen P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
Opened constraints file system.pcf.

Thu May 29 14:05:21 2014

ERROR:Bitgen:342 - This design contains pins which have locations (LOC) that are
   not user-assigned or I/O Standards (IOSTANDARD) that are not user-assigned. 
   This may cause I/O contention or incompatibility with the board power or
   connectivity affecting performance, signal integrity or in extreme cases
   cause damage to the device or the components to which it is connected.  To
   prevent this error, it is highly suggested to specify all pin locations and
   I/O standards to avoid potential contention or conflicts and allow proper
   bitstream creation.  To demote this error to a warning and allow bitstream
   creation with unspecified I/O location or standards, you may apply the
   following bitgen switch: -g UnconstrainedPins:Allow
This message applies to the following I/O ports:
   axi_xadc_0_MUXADDR_pin<3>
   axi_xadc_0_MUXADDR_pin<1>
   axi_xadc_0_CONVST_pin
   axi_xadc_0_TEMP_OUT_pin<11>
   axi_xadc_0_MUXADDR_pin<4>
   axi_xadc_0_TEMP_OUT_pin<9>
   axi_xadc_0_MUXADDR_pin<2>
   axi_xadc_0_TEMP_OUT_pin<7>
   axi_xadc_0_MUXADDR_pin<0>
   axi_xadc_0_TEMP_OUT_pin<8>
   axi_xadc_0_TEMP_OUT_pin<10>
   axi_xadc_0_TEMP_OUT_pin<4>
   axi_xadc_0_TEMP_OUT_pin<2>
   axi_xadc_0_TEMP_OUT_pin<6>
   axi_xadc_0_TEMP_OUT_pin<0>
   axi_xadc_0_TEMP_OUT_pin<5>
   axi_xadc_0_ALARM_pin<6>
   axi_xadc_0_TEMP_OUT_pin<3>
   axi_xadc_0_ALARM_pin<4>
   axi_xadc_0_TEMP_OUT_pin<1>
   axi_xadc_0_ALARM_pin<2>
   axi_xadc_0_ALARM_pin<7>
   axi_xadc_0_ALARM_pin<0>
   axi_xadc_0_ALARM_pin<5>
   axi_xadc_0_ALARM_pin<3>
   axi_xadc_0_ALARM_pin<1>
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
Done!

********************************************************************************
At Local date and time: Thu May 29 14:06:02 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<0>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  24

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  50 sec
Total CPU time to NGDBUILD completion:   49 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "axi_xadc_0_CONVST_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_CONVST_pin" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<7>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<6>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<5>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<4>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<3>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<2>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<1>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_ALARM_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_ALARM_pin<0>" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_TEMP_OUT_pin<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "axi_xadc_0_MUXADDR_pin<0>" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 29 secs 
Total CPU  time at the beginning of Placer: 29 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:3f0fdb5e) REAL time: 36 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 34 IOs, 8 are locked
   and 26 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:3f0fdb5e) REAL time: 37 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:cc218f9e) REAL time: 37 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
.......
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:db7cabd5) REAL time: 46 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:db7cabd5) REAL time: 46 secs 

Phase 6.3  Local Placement Optimization
.....
Phase 6.3  Local Placement Optimization (Checksum:8d3676e1) REAL time: 48 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:88f7b839) REAL time: 48 secs 

Phase 8.8  Global Placement
........................................
.............................
...............................................................
...........................................................................................................................................................................
..........................................................................................................................................................
Phase 8.8  Global Placement (Checksum:1fbf1ee3) REAL time: 1 mins 40 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:1fbf1ee3) REAL time: 1 mins 40 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:681c5f8e) REAL time: 1 mins 55 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:681c5f8e) REAL time: 1 mins 55 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:681c5f8e) REAL time: 1 mins 55 secs 

Total REAL time to Placer completion: 2 mins 10 secs 
Total CPU  time to Placer completion: 2 mins 9 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   96
Slice Logic Utilization:
  Number of Slice Registers:                 2,099 out of 407,600    1
    Number used as Flip Flops:               2,064
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               35
  Number of Slice LUTs:                      2,593 out of 203,800    1
    Number used as logic:                    2,319 out of 203,800    1
      Number using O6 output only:           1,789
      Number using O5 output only:              46
      Number using O5 and O6:                  484
      Number used as ROM:                        0
    Number used as Memory:                     214 out of  64,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           150
        Number using O6 output only:           149
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     60
      Number with same-slice register load:     48
      Number with same-slice carry load:         6
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,141 out of  50,950    2
  Number of LUT Flip Flop pairs used:        3,073
    Number with an unused Flip Flop:         1,178 out of   3,073   38
    Number with an unused LUT:                 480 out of   3,073   15
    Number of fully used LUT-FF pairs:       1,415 out of   3,073   46
    Number of unique control sets:             158
    Number of slice register sites lost
      to control set restrictions:             610 out of 407,600    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     500    6
    Number of LOCed IOBs:                        8 out of      34   23
    IOB Flip Flops:                              3
    Number of bonded IPADs:                      4
      Number of LOCed IPADs:                     4 out of       4  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     445    3
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        2 out of     500    1
    Number used as ILOGICE2s:                    2
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     500    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of     168    0
  Number of BUFRs:                               0 out of      40    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     840    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE2_CHANNELs:                      0 out of      16    0
  Number of GTXE2_COMMONs:                       0 out of       4    0
  Number of IBUFDS_GTE2s:                        0 out of       8    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of      10    0
  Number of IN_FIFOs:                            0 out of      40    0
  Number of MMCME2_ADVs:                         1 out of      10   10
  Number of OUT_FIFOs:                           0 out of      40    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of      10    0
  Number of PHY_CONTROLs:                        0 out of      10    0
  Number of PLLE2_ADVs:                          0 out of      10    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               1 out of       1  100

Average Fanout of Non-Clock Nets:                4.16

Peak Memory Usage:  1247 MB
Total REAL time to MAP completion:  2 mins 14 secs 
Total CPU time to MAP completion:   2 mins 13 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - par P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.6/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part 'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.970 Volts. (default - Range: 0.970 to 1.030 Volts)


Device speed data version:  "PRODUCTION 1.09 2013-06-08".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,099 out of 407,600    1
    Number used as Flip Flops:               2,064
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               35
  Number of Slice LUTs:                      2,593 out of 203,800    1
    Number used as logic:                    2,319 out of 203,800    1
      Number using O6 output only:           1,789
      Number using O5 output only:              46
      Number using O5 and O6:                  484
      Number used as ROM:                        0
    Number used as Memory:                     214 out of  64,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           150
        Number using O6 output only:           149
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     60
      Number with same-slice register load:     48
      Number with same-slice carry load:         6
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,141 out of  50,950    2
  Number of LUT Flip Flop pairs used:        3,073
    Number with an unused Flip Flop:         1,178 out of   3,073   38
    Number with an unused LUT:                 480 out of   3,073   15
    Number of fully used LUT-FF pairs:       1,415 out of   3,073   46
    Number of slice register sites lost
      to control set restrictions:               0 out of 407,600    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     500    6
    Number of LOCed IOBs:                        8 out of      34   23
    IOB Flip Flops:                              3
    Number of bonded IPADs:                      4
      Number of LOCed IPADs:                     4 out of       4  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     445    3
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        2 out of     500    1
    Number used as ILOGICE2s:                    2
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     500    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of     168    0
  Number of BUFRs:                               0 out of      40    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     840    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE2_CHANNELs:                      0 out of      16    0
  Number of GTXE2_COMMONs:                       0 out of       4    0
  Number of IBUFDS_GTE2s:                        0 out of       8    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of      10    0
  Number of IN_FIFOs:                            0 out of      40    0
  Number of MMCME2_ADVs:                         1 out of      10   10
  Number of OUT_FIFOs:                           0 out of      40    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of      10    0
  Number of PHY_CONTROLs:                        0 out of      10    0
  Number of PLLE2_ADVs:                          0 out of      10    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               1 out of       1  100


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 22 secs 
Finished initial Timing Analysis.  REAL time: 22 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
Starting Router


Phase  1  : 19532 unrouted;      REAL time: 27 secs 

Phase  2  : 15273 unrouted;      REAL time: 28 secs 

Phase  3  : 5358 unrouted;      REAL time: 33 secs 

Phase  4  : 5358 unrouted; (Setup:0, Hold:8443, Component Switching Limit:0)     REAL time: 43 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:6633, Component Switching Limit:0)     REAL time: 49 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:6633, Component Switching Limit:0)     REAL time: 49 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:6633, Component Switching Limit:0)     REAL time: 49 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:6633, Component Switching Limit:0)     REAL time: 49 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 
Total REAL time to Router completion: 51 secs 
Total CPU time to Router completion: 48 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz | BUFGCTRL_X0Y0| No   |  962 |  0.321     |  1.528      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y31| No   |   68 |  0.189     |  1.471      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   20 |  2.395     |  3.243      |
+---------------------+--------------+------+------+------------+-------------+
|                 CLK |         Local|      |    1 |  0.000     |  1.081      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.012      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.262ns|     5.738ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.001ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     1.958ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     5.435ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.642ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.642ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      2.869ns|            0|            0|            0|       354373|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.738ns|          N/A|            0|            0|       354373|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 55 secs 
Total CPU time to PAR completion: 51 secs 

Peak Memory Usage:  1029 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7k325t,-2 (PRODUCTION 1.09 2013-06-08)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 354389 paths, 0 nets, and 15384 connections

Design statistics:
   Minimum period:   5.738ns (Maximum frequency: 174.277MHz)


Analysis completed Thu May 29 14:10:33 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 22 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.6/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.6 - Bitgen P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
Opened constraints file system.pcf.

Thu May 29 14:10:47 2014

ERROR:Bitgen:342 - This design contains pins which have locations (LOC) that are
   not user-assigned or I/O Standards (IOSTANDARD) that are not user-assigned. 
   This may cause I/O contention or incompatibility with the board power or
   connectivity affecting performance, signal integrity or in extreme cases
   cause damage to the device or the components to which it is connected.  To
   prevent this error, it is highly suggested to specify all pin locations and
   I/O standards to avoid potential contention or conflicts and allow proper
   bitstream creation.  To demote this error to a warning and allow bitstream
   creation with unspecified I/O location or standards, you may apply the
   following bitgen switch: -g UnconstrainedPins:Allow
This message applies to the following I/O ports:
   axi_xadc_0_MUXADDR_pin<3>
   axi_xadc_0_MUXADDR_pin<1>
   axi_xadc_0_CONVST_pin
   axi_xadc_0_TEMP_OUT_pin<11>
   axi_xadc_0_MUXADDR_pin<4>
   axi_xadc_0_TEMP_OUT_pin<9>
   axi_xadc_0_MUXADDR_pin<2>
   axi_xadc_0_TEMP_OUT_pin<7>
   axi_xadc_0_MUXADDR_pin<0>
   axi_xadc_0_TEMP_OUT_pin<8>
   axi_xadc_0_TEMP_OUT_pin<10>
   axi_xadc_0_TEMP_OUT_pin<4>
   axi_xadc_0_TEMP_OUT_pin<2>
   axi_xadc_0_TEMP_OUT_pin<6>
   axi_xadc_0_TEMP_OUT_pin<0>
   axi_xadc_0_TEMP_OUT_pin<5>
   axi_xadc_0_ALARM_pin<6>
   axi_xadc_0_TEMP_OUT_pin<3>
   axi_xadc_0_ALARM_pin<4>
   axi_xadc_0_TEMP_OUT_pin<1>
   axi_xadc_0_ALARM_pin<2>
   axi_xadc_0_ALARM_pin<7>
   axi_xadc_0_ALARM_pin<0>
   axi_xadc_0_ALARM_pin<5>
   axi_xadc_0_ALARM_pin<3>
   axi_xadc_0_ALARM_pin<1>
ERROR:Bitgen:157 - Bitgen will terminate because of the above errors.
Done!

********************************************************************************
At Local date and time: Thu May 29 14:40:16 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
ERROR:ConstraintSystem:300 - In file: system.ucf(28): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<0>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:  24

Total REAL time to NGDBUILD completion:  49 sec
Total CPU time to NGDBUILD completion:   49 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu May 29 14:44:21 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_CONVST_pin".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_MUXADDR_pin<0>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_MUXADDR_pin<1>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_MUXADDR_pin<2>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_MUXADDR_pin<3>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_MUXADDR_pin<4>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<0>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<1>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<2>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<3>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<4>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<5>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<6>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<7>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<8>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<9>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<10>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_TEMP_OUT_pin<11>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_ALARM_pin<0>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_ALARM_pin<1>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_ALARM_pin<2>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_ALARM_pin<3>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_ALARM_pin<4>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_ALARM_pin<5>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_ALARM_pin<6>".
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_ALARM_pin<7>".
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<0>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    26
  Number of warnings:  24

Total REAL time to NGDBUILD completion:  49 sec
Total CPU time to NGDBUILD completion:   49 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu May 29 14:46:51 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
ERROR:NgdBuild:488 - Attribute value "LVMCMOS25" is not an accepted value for
   attribute "IOSTANDARD" on "axi_xadc_0_CONVST_pin".
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<0>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:  24

Total REAL time to NGDBUILD completion:  49 sec
Total CPU time to NGDBUILD completion:   49 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu May 29 14:57:58 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<0>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  24

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  50 sec
Total CPU time to NGDBUILD completion:   50 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
ERROR:MapLib:30 - LOC constraint J1 on axi_xadc_0_CONVST_pin is invalid: No such
   site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint E2 on axi_xadc_0_ALARM_pin<7> is invalid: No
   such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint E12 on axi_xadc_0_ALARM_pin<6> is invalid: No
   such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint E1 on axi_xadc_0_ALARM_pin<5> is invalid: No
   such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint D9 on axi_xadc_0_ALARM_pin<4> is invalid: No
   such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint D8 on axi_xadc_0_ALARM_pin<3> is invalid: No
   such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint D4 on axi_xadc_0_ALARM_pin<2> is invalid: No
   such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint D25 on axi_xadc_0_ALARM_pin<1> is invalid: No
   such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint D15 on axi_xadc_0_ALARM_pin<0> is invalid: No
   such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint H9 on axi_xadc_0_TEMP_OUT_pin<11> is invalid:
   No such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint H8 on axi_xadc_0_TEMP_OUT_pin<10> is invalid:
   No such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint H4 on axi_xadc_0_TEMP_OUT_pin<9> is invalid: No
   such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint H23 on axi_xadc_0_TEMP_OUT_pin<8> is invalid:
   No such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint H13 on axi_xadc_0_TEMP_OUT_pin<7> is invalid:
   No such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint L9 on axi_xadc_0_TEMP_OUT_pin<6> is invalid: No
   such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint L6 on axi_xadc_0_TEMP_OUT_pin<5> is invalid: No
   such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint L24 on axi_xadc_0_TEMP_OUT_pin<4> is invalid:
   No such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint L2 on axi_xadc_0_TEMP_OUT_pin<3> is invalid: No
   such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint L14 on axi_xadc_0_TEMP_OUT_pin<2> is invalid:
   No such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint L1 on axi_xadc_0_TEMP_OUT_pin<1> is invalid: No
   such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint J9 on axi_xadc_0_TEMP_OUT_pin<0> is invalid: No
   such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint J6 on axi_xadc_0_MUXADDR_pin<4> is invalid: No
   such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint J30 on axi_xadc_0_MUXADDR_pin<3> is invalid: No
   such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint J20 on axi_xadc_0_MUXADDR_pin<2> is invalid: No
   such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint J2 on axi_xadc_0_MUXADDR_pin<1> is invalid: No
   such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.
ERROR:MapLib:30 - LOC constraint J10 on axi_xadc_0_MUXADDR_pin<0> is invalid: No
   such site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.

Error found in mapping process, exiting...
Errors found during the mapping phase.  Please see map report file for more
details.  Output files will not be written.

Design Summary
--------------
Number of errors   :  26
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu May 29 15:35:40 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<0>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  24

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  50 sec
Total CPU time to NGDBUILD completion:   50 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
ERROR:MapLib:30 - LOC constraint J1 on axi_xadc_0_CONVST_pin is invalid: No such
   site on the device. To bypass this error set the environment variable
   'XIL_MAP_LOCWARN'.

Error found in mapping process, exiting...
Errors found during the mapping phase.  Please see map report file for more
details.  Output files will not be written.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu May 29 15:37:51 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXP<0>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<10>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<9>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<8>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<7>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<4>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<3>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<2>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<1>' has no driver
WARNING:NgdBuild:452 - logical net 'axi_xadc_0/VAUXN<0>' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  24

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  50 sec
Total CPU time to NGDBUILD completion:   49 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg900-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 29 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e3869bdb) REAL time: 36 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:e3869bdb) REAL time: 37 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7098501b) REAL time: 37 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:7ff36c52) REAL time: 44 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:7ff36c52) REAL time: 44 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:7ff36c52) REAL time: 45 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:7ff36c52) REAL time: 45 secs 

Phase 8.8  Global Placement
........................................
........................................
..
..............................................................................................................
........................................................................................................................................
........................................................................................................................................
Phase 8.8  Global Placement (Checksum:4009bb58) REAL time: 1 mins 36 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:4009bb58) REAL time: 1 mins 37 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:119234e7) REAL time: 1 mins 50 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:119234e7) REAL time: 1 mins 50 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:119234e7) REAL time: 1 mins 50 secs 

Total REAL time to Placer completion: 2 mins 10 secs 
Total CPU  time to Placer completion: 2 mins 9 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                 2,099 out of 407,600    1
    Number used as Flip Flops:               2,064
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               35
  Number of Slice LUTs:                      2,578 out of 203,800    1
    Number used as logic:                    2,320 out of 203,800    1
      Number using O6 output only:           1,789
      Number using O5 output only:              47
      Number using O5 and O6:                  484
      Number used as ROM:                        0
    Number used as Memory:                     214 out of  64,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           150
        Number using O6 output only:           149
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     44
      Number with same-slice register load:     32
      Number with same-slice carry load:         6
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,249 out of  50,950    2
  Number of LUT Flip Flop pairs used:        3,143
    Number with an unused Flip Flop:         1,212 out of   3,143   38
    Number with an unused LUT:                 565 out of   3,143   17
    Number of fully used LUT-FF pairs:       1,366 out of   3,143   43
    Number of unique control sets:             158
    Number of slice register sites lost
      to control set restrictions:             610 out of 407,600    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     500    6
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                              3
    Number of bonded IPADs:                      4
      Number of LOCed IPADs:                     4 out of       4  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     445    3
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        2 out of     500    1
    Number used as ILOGICE2s:                    2
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     500    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of     168    0
  Number of BUFRs:                               0 out of      40    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     840    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE2_CHANNELs:                      0 out of      16    0
  Number of GTXE2_COMMONs:                       0 out of       4    0
  Number of IBUFDS_GTE2s:                        0 out of       8    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of      10    0
  Number of IN_FIFOs:                            0 out of      40    0
  Number of MMCME2_ADVs:                         1 out of      10   10
  Number of OUT_FIFOs:                           0 out of      40    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of      10    0
  Number of PHY_CONTROLs:                        0 out of      10    0
  Number of PLLE2_ADVs:                          0 out of      10    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               1 out of       1  100

Average Fanout of Non-Clock Nets:                4.16

Peak Memory Usage:  1241 MB
Total REAL time to MAP completion:  2 mins 14 secs 
Total CPU time to MAP completion:   2 mins 13 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - par P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.6/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part 'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.970 Volts. (default - Range: 0.970 to 1.030 Volts)


Device speed data version:  "PRODUCTION 1.09 2013-06-08".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,099 out of 407,600    1
    Number used as Flip Flops:               2,064
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               35
  Number of Slice LUTs:                      2,578 out of 203,800    1
    Number used as logic:                    2,320 out of 203,800    1
      Number using O6 output only:           1,789
      Number using O5 output only:              47
      Number using O5 and O6:                  484
      Number used as ROM:                        0
    Number used as Memory:                     214 out of  64,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           150
        Number using O6 output only:           149
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     44
      Number with same-slice register load:     32
      Number with same-slice carry load:         6
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 1,249 out of  50,950    2
  Number of LUT Flip Flop pairs used:        3,143
    Number with an unused Flip Flop:         1,212 out of   3,143   38
    Number with an unused LUT:                 565 out of   3,143   17
    Number of fully used LUT-FF pairs:       1,366 out of   3,143   43
    Number of slice register sites lost
      to control set restrictions:               0 out of 407,600    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     500    6
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                              3
    Number of bonded IPADs:                      4
      Number of LOCed IPADs:                     4 out of       4  100

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     445    3
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     890    0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        2 out of     500    1
    Number used as ILOGICE2s:                    2
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     500    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of     168    0
  Number of BUFRs:                               0 out of      40    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            3 out of     840    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTXE2_CHANNELs:                      0 out of      16    0
  Number of GTXE2_COMMONs:                       0 out of       4    0
  Number of IBUFDS_GTE2s:                        0 out of       8    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of      10    0
  Number of IN_FIFOs:                            0 out of      40    0
  Number of MMCME2_ADVs:                         1 out of      10   10
  Number of OUT_FIFOs:                           0 out of      40    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of      10    0
  Number of PHY_CONTROLs:                        0 out of      10    0
  Number of PLLE2_ADVs:                          0 out of      10    0
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               1 out of       1  100


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 21 secs 
Finished initial Timing Analysis.  REAL time: 21 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 19627 unrouted;      REAL time: 27 secs 

Phase  2  : 15330 unrouted;      REAL time: 28 secs 

Phase  3  : 5259 unrouted;      REAL time: 33 secs 

Phase  4  : 5259 unrouted; (Setup:0, Hold:10469, Component Switching Limit:0)     REAL time: 44 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:8820, Component Switching Limit:0)     REAL time: 49 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:8820, Component Switching Limit:0)     REAL time: 49 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:8820, Component Switching Limit:0)     REAL time: 49 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:8820, Component Switching Limit:0)     REAL time: 49 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 
Total REAL time to Router completion: 51 secs 
Total CPU time to Router completion: 49 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz | BUFGCTRL_X0Y0| No   | 1004 |  0.601     |  1.804      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y31| No   |   69 |  0.435     |  1.644      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   20 |  1.984     |  2.627      |
+---------------------+--------------+------+------+------------+-------------+
|                 CLK |         Local|      |    1 |  0.000     |  1.081      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.012      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     4.165ns|     5.835ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.021ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     1.715ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     5.662ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.758ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.761ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      2.918ns|            0|            0|            0|       354373|
| TS_clock_generator_0_clock_gen|     10.000ns|      5.835ns|          N/A|            0|            0|       354373|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 55 secs 
Total CPU time to PAR completion: 52 secs 

Peak Memory Usage:  1038 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7k325t,-2 (PRODUCTION 1.09 2013-06-08)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 354389 paths, 0 nets, and 15481 connections

Design statistics:
   Minimum period:   5.835ns (Maximum frequency: 171.380MHz)


Analysis completed Thu May 29 15:42:20 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 22 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.6/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.6 - Bitgen P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\;C:\Xilinx\14.6\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg900, speed -2
Opened constraints file system.pcf.

Thu May 29 15:42:34 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:56 - Part 'xc7k325t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2013.06 was available for part
'xc7k325t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu May 29 15:54:01 2014
 make -f system.make bits started...
make: Nothing to be done for `bits'.
Done!

********************************************************************************
At Local date and time: Thu May 29 16:00:44 2014
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Thu May 29 16:17:11 2014
 make -f system.make bits started...
make: Nothing to be done for `bits'.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
