# Reading D:/APPLICATION/FPGA_LITE/modelsim_ase/tcl/vsim/pref.tcl
# do block_unblock_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/APPLICATION/FPGA_LITE/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/blockandunblock {D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/blockandunblock/block_unblock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:34 on Dec 11,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/blockandunblock" D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/blockandunblock/block_unblock.v 
# -- Compiling module block_unblock
# 
# Top level modules:
# 	block_unblock
# End time: 14:31:34 on Dec 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/blockandunblock/simulation/modelsim {D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/blockandunblock/simulation/modelsim/block_unblock.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:34 on Dec 11,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/blockandunblock/simulation/modelsim" D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/blockandunblock/simulation/modelsim/block_unblock.vt 
# -- Compiling module block_unblock_vlg_tst
# 
# Top level modules:
# 	block_unblock_vlg_tst
# End time: 14:31:34 on Dec 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  block_unblock_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" block_unblock_vlg_tst 
# Start time: 14:31:34 on Dec 11,2018
# Loading work.block_unblock_vlg_tst
# Loading work.block_unblock
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/blockandunblock/simulation/modelsim/block_unblock.vt(80)
#    Time: 40001 ps  Iteration: 0  Instance: /block_unblock_vlg_tst
# Break in Module block_unblock_vlg_tst at D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/blockandunblock/simulation/modelsim/block_unblock.vt line 80
add wave -position insertpoint sim:/block_unblock_vlg_tst/*
add wave -position insertpoint sim:/block_unblock_vlg_tst/i1/*
# End time: 14:37:00 on Dec 11,2018, Elapsed time: 0:05:26
# Errors: 0, Warnings: 0
