// Seed: 1705014718
`timescale 1ps / 1ps
module module_0 #(
    parameter id_1 = 32'd56,
    parameter id_4 = 32'd73
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  output id_6;
  input id_5;
  output _id_4;
  input id_3;
  input id_2;
  input _id_1;
  always @(posedge 1 or negedge 1)
    if (id_3) id_3 <= id_3;
    else begin
      id_1 <= (id_4 ? id_5 : 1);
      id_4[1] = "";
      id_4 <= 1;
      id_1 <= id_6[id_1];
      id_2 <= id_5[id_4 : 1'b0];
    end
endmodule
