<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.069 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;n&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:6:45)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;m&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:6:61)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0.39 seconds. CPU system time: 0.44 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.071 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vitis&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-188]" key="HLS 214-188" tag="" content="Unrolling loop &apos;VITIS_LOOP_33_3&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:33:19) in function &apos;image_thresholding_kernel01&apos; partially with a factor of 10 (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:7:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-188]" key="HLS 214-188" tag="" content="Unrolling loop &apos;VITIS_LOOP_26_2&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:26:19) in function &apos;image_thresholding_kernel01&apos; partially with a factor of 10 (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:7:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-188]" key="HLS 214-188" tag="" content="Unrolling loop &apos;VITIS_LOOP_21_1&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:21:19) in function &apos;image_thresholding_kernel01&apos; partially with a factor of 10 (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:7:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 1036800 and bit width 16 in loop &apos;VITIS_LOOP_26_2&apos;(/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:26:19) has been inferred on bundle &apos;gmem0&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:26:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of length 1036800 and bit width 16 in loop &apos;VITIS_LOOP_33_3&apos;(/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:33:19) has been inferred on bundle &apos;gmem1&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:33:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 4.21 seconds. CPU system time: 0.48 seconds. Elapsed time: 4.89 seconds; current allocated memory: 1.072 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.072 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_26_2&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:26) in function &apos;image_thresholding_kernel01&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_33_3&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:33) in function &apos;image_thresholding_kernel01&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.094 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;outBRAM&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:30:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.103 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;image_thresholding_kernel01&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_26_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2&apos; (loop &apos;VITIS_LOOP_26_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation (&apos;gmem0_addr_read_4&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:28) on port &apos;gmem0&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:28) and bus read operation (&apos;gmem0_addr_read&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:28) on port &apos;gmem0&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:28)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2&apos; (loop &apos;VITIS_LOOP_26_2&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation (&apos;gmem0_addr_read_4&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:28) on port &apos;gmem0&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:28) and bus read operation (&apos;gmem0_addr_read&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:28) on port &apos;gmem0&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:28)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2&apos; (loop &apos;VITIS_LOOP_26_2&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation (&apos;gmem0_addr_read_4&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:28) on port &apos;gmem0&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:28) and bus read operation (&apos;gmem0_addr_read&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:28) on port &apos;gmem0&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:28)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2&apos; (loop &apos;VITIS_LOOP_26_2&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation (&apos;gmem0_addr_read_4&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:28) on port &apos;gmem0&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:28) and bus read operation (&apos;gmem0_addr_read&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:28) on port &apos;gmem0&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:28)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 5, Depth = 7, loop &apos;VITIS_LOOP_26_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.105 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.105 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_33_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3&apos; (loop &apos;VITIS_LOOP_33_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation (&apos;gmem1_addr_write_ln33&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:33) on port &apos;gmem1&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:33) and bus write operation (&apos;gmem1_addr_write_ln33&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:33) on port &apos;gmem1&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:33)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3&apos; (loop &apos;VITIS_LOOP_33_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation (&apos;gmem1_addr_write_ln33&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:33) on port &apos;gmem1&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:33) and bus write operation (&apos;gmem1_addr_write_ln33&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:33) on port &apos;gmem1&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:33)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3&apos; (loop &apos;VITIS_LOOP_33_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation (&apos;gmem1_addr_write_ln33&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:33) on port &apos;gmem1&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:33) and bus write operation (&apos;gmem1_addr_write_ln33&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:33) on port &apos;gmem1&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:33)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3&apos; (loop &apos;VITIS_LOOP_33_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation (&apos;gmem1_addr_write_ln33&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:33) on port &apos;gmem1&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:33) and bus write operation (&apos;gmem1_addr_write_ln33&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:33) on port &apos;gmem1&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/mythreshold/image_thresholding-kernel01.cpp:33)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 5, Depth = 7, loop &apos;VITIS_LOOP_33_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.106 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.106 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;image_thresholding_kernel01&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.106 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.106 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2&apos; pipeline &apos;VITIS_LOOP_26_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2/m_axi_gmem0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2/m_axi_gmem0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2/m_axi_gmem0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2/m_axi_gmem0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2/m_axi_gmem0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2/m_axi_gmem0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2/m_axi_gmem0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2/m_axi_gmem0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2/m_axi_gmem0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2/m_axi_gmem0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2/m_axi_gmem0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2/m_axi_gmem0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_26_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.107 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3&apos; pipeline &apos;VITIS_LOOP_33_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3/m_axi_gmem1_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3/m_axi_gmem1_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3/m_axi_gmem1_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3/m_axi_gmem1_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3/m_axi_gmem1_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3/m_axi_gmem1_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3/m_axi_gmem1_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3/m_axi_gmem1_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3/m_axi_gmem1_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3/m_axi_gmem1_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3/m_axi_gmem1_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3/m_axi_gmem1_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3/m_axi_gmem1_BREADY&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;image_thresholding_kernel01_Pipeline_VITIS_LOOP_33_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.110 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;image_thresholding_kernel01&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;image_thresholding_kernel01/gmem0&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;image_thresholding_kernel01/gmem1&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;image_thresholding_kernel01/input_image&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;image_thresholding_kernel01/output_image&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;image_thresholding_kernel01/n&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;image_thresholding_kernel01/m&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;image_thresholding_kernel01/threshold&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;image_thresholding_kernel01/maxVal&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;image_thresholding_kernel01&apos; to &apos;s_axilite &amp; ap_ctrl_chain&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;input_image&apos;, &apos;output_image&apos;, &apos;n&apos;, &apos;m&apos;, &apos;threshold&apos;, &apos;maxVal&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;image_thresholding_kernel01&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;image_thresholding_kernel01_outBRAM_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.114 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.118 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1603]" key="HLS 200-1603" tag="VITIS_INTERFACE" content="Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.123 GB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for image_thresholding_kernel01." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for image_thresholding_kernel01." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 205.47 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 8.76 seconds. CPU system time: 1.04 seconds. Elapsed time: 10.28 seconds; current allocated memory: 55.445 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1510]" key="HLS 200-1510" tag="" content="Running: export_design" resolution=""/>
</Messages>
