============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.1/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Spica
   Run Date =   Fri Aug 19 22:23:47 2022

   Run on =     LAPTOP-1TLPN50G
============================================================
RUN-001 : GUI based run...
RUN-1002 : start command "open_project SDRV4_0.al -update"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/ip/fifo8in.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../rtl/PWM.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(698)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1160)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../rtl/Timer.v
HDL-1007 : analyze verilog file ../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../rtl/filter.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../rtl/ethernet/ethernet.v
HDL-1007 : analyze verilog file ../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../rtl/ip/oddr.v
HDL-1007 : analyze verilog file ../rtl/ethernet/counter_test.v
HDL-1007 : analyze verilog file ../rtl/ethernet/util_gmii_to_rgmii_new.v
HDL-1007 : analyze verilog file ../rtl/led_water/apb_ledwater.v
HDL-1007 : analyze verilog file ../rtl/led_water/ledwater.v
RUN-1001 : Project manager successfully analyzed 77 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
