#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec 19 20:50:27 2020
# Process ID: 10892
# Current directory: D:/s181703/ZL03_IP1_181703_prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14632 D:\s181703\ZL03_IP1_181703_prj\ZL03_IP1_181703_prj.xpr
# Log file: D:/s181703/ZL03_IP1_181703_prj/vivado.log
# Journal file: D:/s181703/ZL03_IP1_181703_prj\vivado.jou
#-----------------------------------------------------------sstart_guioopen_project D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/s181703/IP_repo_20181703/ip_repo/led_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 19 21:18:16 2020...
_compile_order -fileset sources_1
open_bd_design {D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/ZL03_181703.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <ZL03_181703> from BD file <D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/ZL03_181703.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 942.168 ; gain = 89.777
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/s181703/IP_repo_20181703/ip_repo/led_ip_1.0'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  D:/s181703/IP_repo_20181703/ip_repo/led_ip_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/s181703/IP_repo_20181703/ip_repo/led_ip_1.0'.
update_ip_catalog
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led_ip:1.0 led_ip_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/led_ip_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins led_ip_0/S00_AXI]
</led_ip_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
startgroup
make_bd_pins_external  [get_bd_pins led_ip_0/led]
endgroup
regenerate_bd_layout
set_property name led [get_bd_ports led_0]
add_files -fileset constrs_1 -norecurse D:/s181703/ZL03_IP1_181703_src/Zybo-Z7-Master.xdc
save_bd_design
Wrote  : <D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/ZL03_181703.bd> 
Wrote  : <D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/ui/bd_6c27fe7a.ui> 
validate_bd_design
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
make_wrapper -files [get_files D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/ZL03_181703.bd] -top
INFO: [BD 41-1662] The design 'ZL03_181703.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/ZL03_181703.bd> 
Wrote  : <D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/ui/bd_6c27fe7a.ui> 
VHDL Output written to : D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/synth/ZL03_181703.v
VHDL Output written to : D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/sim/ZL03_181703.v
VHDL Output written to : D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/hdl/ZL03_181703_wrapper.v
add_files -norecurse D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/hdl/ZL03_181703_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'ZL03_181703.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/synth/ZL03_181703.v
VHDL Output written to : D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/sim/ZL03_181703.v
VHDL Output written to : D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/hdl/ZL03_181703_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/ip/ZL03_181703_auto_pc_0/ZL03_181703_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/hw_handoff/ZL03_181703.hwh
Generated Block Design Tcl file D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/hw_handoff/ZL03_181703_bd.tcl
Generated Hardware Definition File D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.srcs/sources_1/bd/ZL03_181703/synth/ZL03_181703.hwdef
[Sat Dec 19 21:01:11 2020] Launched ZL03_181703_xbar_0_synth_1, ZL03_181703_processing_system7_0_0_synth_1, ZL03_181703_rst_ps7_0_50M_0_synth_1, ZL03_181703_axi_gpio_0_0_synth_1, ZL03_181703_auto_pc_0_synth_1, ZL03_181703_led_ip_0_0_synth_1, synth_1...
Run output will be captured here:
ZL03_181703_xbar_0_synth_1: D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.runs/ZL03_181703_xbar_0_synth_1/runme.log
ZL03_181703_processing_system7_0_0_synth_1: D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.runs/ZL03_181703_processing_system7_0_0_synth_1/runme.log
ZL03_181703_rst_ps7_0_50M_0_synth_1: D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.runs/ZL03_181703_rst_ps7_0_50M_0_synth_1/runme.log
ZL03_181703_axi_gpio_0_0_synth_1: D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.runs/ZL03_181703_axi_gpio_0_0_synth_1/runme.log
ZL03_181703_auto_pc_0_synth_1: D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.runs/ZL03_181703_auto_pc_0_synth_1/runme.log
ZL03_181703_led_ip_0_0_synth_1: D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.runs/ZL03_181703_led_ip_0_0_synth_1/runme.log
synth_1: D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.runs/synth_1/runme.log
[Sat Dec 19 21:01:11 2020] Launched impl_1...
Run output will be captured here: D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1254.008 ; gain = 92.367
open_run impl_1
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.358 . Memory (MB): peak = 2042.688 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.358 . Memory (MB): peak = 2042.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2107.359 ; gain = 847.355
file mkdir D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.sdk
file copy -force D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.runs/impl_1/ZL03_181703_wrapper.sysdef D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.sdk/ZL03_181703_wrapper.hdf

launch_sdk -workspace D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.sdk -hwspec D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.sdk/ZL03_181703_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.sdk -hwspec D:/s181703/ZL03_IP1_181703_prj/ZL03_IP1_181703_prj.sdk/ZL03_181703_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 19 21:18:02 2020...
