

================================================================
== Vitis HLS Report for 'load_tile_mm'
================================================================
* Date:           Tue Oct 21 00:22:14 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- InputTileHread   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + InputTileWread  |        ?|        ?|        11|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     516|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     137|    -|
|Register         |        -|     -|     272|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     272|     653|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln428_fu_181_p2              |         +|   0|  0|  16|           9|           5|
    |add_ln42_1_fu_267_p2             |         +|   0|  0|  16|           9|           4|
    |add_ln42_2_fu_353_p2             |         +|   0|  0|  16|           9|           1|
    |add_ln42_fu_257_p2               |         +|   0|  0|  16|           9|           4|
    |add_ln431_fu_213_p2              |         +|   0|  0|  16|           9|           5|
    |add_ln46_1_fu_359_p2             |         +|   0|  0|  18|          11|          11|
    |add_ln46_fu_273_p2               |         +|   0|  0|  17|          10|           4|
    |add_ln47_fu_364_p2               |         +|   0|  0|  17|          10|          10|
    |add_ln51_fu_467_p2               |         +|   0|  0|  16|           9|           1|
    |add_ln53_1_fu_477_p2             |         +|   0|  0|  18|          11|          11|
    |add_ln53_fu_283_p2               |         +|   0|  0|  16|           9|           4|
    |add_ln54_fu_482_p2               |         +|   0|  0|  17|          10|          10|
    |add_ln56_1_fu_542_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln56_2_fu_309_p2             |         +|   0|  0|  17|          10|          10|
    |add_ln56_3_fu_452_p2             |         +|   0|  0|  18|          11|          11|
    |add_ln56_fu_533_p2               |         +|   0|  0|  26|          19|          19|
    |sub_ln56_1_fu_338_p2             |         -|   0|  0|  18|          11|          11|
    |sub_ln56_fu_427_p2               |         -|   0|  0|  26|          19|          19|
    |icmp_ln42_fu_348_p2              |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln48_fu_389_p2              |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln51_fu_462_p2              |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln55_fu_503_p2              |      icmp|   0|  0|  17|          10|           8|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ix_fu_495_p3                     |    select|   0|  0|  10|           1|           1|
    |iy_1_fu_395_p3                   |    select|   0|  0|   8|           1|           3|
    |iy_fu_377_p3                     |    select|   0|  0|  10|           1|           1|
    |select_ln55_fu_513_p3            |    select|   0|  0|   8|           1|           3|
    |select_ln56_cast_cast_fu_241_p3  |    select|   0|  0|   5|           1|           5|
    |th_eff_fu_205_p3                 |    select|   0|  0|   8|           1|           8|
    |tw_eff_fu_233_p3                 |    select|   0|  0|   8|           1|           8|
    |xor_ln428_fu_199_p2              |       xor|   0|  0|   8|           8|           2|
    |xor_ln431_fu_227_p2              |       xor|   0|  0|   8|           8|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 516|         311|         272|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  65|         14|    1|         14|
    |ap_done           |   9|          2|    1|          2|
    |ap_return_0       |   9|          2|    9|         18|
    |ap_return_1       |   9|          2|    8|         16|
    |ap_return_2       |   9|          2|    1|          2|
    |gmem_in_blk_n_AR  |   9|          2|    1|          2|
    |gmem_in_blk_n_R   |   9|          2|    1|          2|
    |px_reg_166        |   9|          2|    9|         18|
    |py_fu_114         |   9|          2|    9|         18|
    +------------------+----+-----------+-----+-----------+
    |Total             | 137|         30|   40|         92|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln42_1_reg_612             |   9|   0|    9|          0|
    |add_ln42_2_reg_645             |   9|   0|    9|          0|
    |add_ln42_reg_607               |   9|   0|    9|          0|
    |add_ln46_reg_617               |  10|   0|   10|          0|
    |add_ln51_reg_663               |   9|   0|    9|          0|
    |ap_CS_fsm                      |  13|   0|   13|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_return_0_preg               |   9|   0|    9|          0|
    |ap_return_1_preg               |   8|   0|    9|          1|
    |ap_return_2_preg               |   1|   0|    1|          0|
    |gmem_in_addr_read_reg_674      |  32|   0|   32|          0|
    |gmem_in_addr_reg_668           |  64|   0|   64|          0|
    |inbuf_addr_reg_655             |  11|   0|   11|          0|
    |px_reg_166                     |   9|   0|    9|          0|
    |py_fu_114                      |   9|   0|    9|          0|
    |select_ln56_cast_cast_reg_602  |   3|   0|   10|          7|
    |sext_ln46_reg_622              |  11|   0|   11|          0|
    |sext_ln53_1_reg_632            |  10|   0|   10|          0|
    |sext_ln53_reg_627              |  11|   0|   11|          0|
    |sub_ln56_1_reg_637             |   9|   0|   11|          2|
    |sub_ln56_reg_650               |  17|   0|   19|          2|
    |w0_cast2_reg_597               |   8|   0|    9|          1|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 272|   0|  285|         13|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_return_0             |  out|    9|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_return_1             |  out|    9|  ap_ctrl_hs|  load_tile_mm|  return value|
|ap_return_2             |  out|    1|  ap_ctrl_hs|  load_tile_mm|  return value|
|m_axi_gmem_in_AWVALID   |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWREADY   |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWADDR    |  out|   64|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWID      |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWLEN     |  out|   32|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWSIZE    |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWBURST   |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWLOCK    |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWCACHE   |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWPROT    |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWQOS     |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWREGION  |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWUSER    |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WVALID    |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WREADY    |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WDATA     |  out|   32|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WSTRB     |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WLAST     |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WID       |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WUSER     |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARVALID   |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARREADY   |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARADDR    |  out|   64|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARID      |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARLEN     |  out|   32|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARSIZE    |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARBURST   |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARLOCK    |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARCACHE   |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARPROT    |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARQOS     |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARREGION  |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARUSER    |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RVALID    |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RREADY    |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RDATA     |   in|   32|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RLAST     |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RID       |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RFIFONUM  |   in|    9|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RUSER     |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RRESP     |   in|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BVALID    |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BREADY    |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BRESP     |   in|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BID       |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BUSER     |   in|    1|       m_axi|       gmem_in|       pointer|
|input_ftmap             |   in|   64|     ap_none|   input_ftmap|        scalar|
|h0                      |   in|    9|     ap_none|            h0|        scalar|
|w0                      |   in|    8|     ap_none|            w0|        scalar|
|phase                   |   in|    1|     ap_none|         phase|        scalar|
|inbuf_address0          |  out|   11|   ap_memory|         inbuf|         array|
|inbuf_ce0               |  out|    1|   ap_memory|         inbuf|         array|
|inbuf_we0               |  out|    1|   ap_memory|         inbuf|         array|
|inbuf_d0                |  out|   32|   ap_memory|         inbuf|         array|
+------------------------+-----+-----+------------+--------------+--------------+

