// Seed: 570362363
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd70,
    parameter id_2 = 32'd83
) (
    _id_1,
    _id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire _id_2;
  inout wire _id_1;
  assign id_2 = id_3;
  logic [7:0][1  ^  -1 'b0 : id_1] id_5;
  assign id_5[id_1 : id_1] = id_1;
  logic [1 : -1] id_6;
  ;
  assign id_5[-1] = id_4;
  module_0 modCall_1 (
      id_6,
      id_4
  );
  logic [id_2  <  1 : 1] id_7;
  ;
endmodule
