// Seed: 971021994
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input uwire id_2,
    input wire id_3
    , id_16,
    input wor id_4,
    input wire id_5,
    input tri0 id_6,
    output tri0 id_7,
    input supply0 id_8,
    input uwire id_9,
    input wand id_10,
    output tri id_11,
    output supply1 id_12,
    input supply0 id_13,
    output tri0 id_14
);
  id_17(
      .id_0(1'b0),
      .id_1(id_2),
      .id_2(id_14),
      .id_3(1'b0),
      .id_4(1'b0),
      .id_5(!1'b0),
      .id_6(1),
      .id_7(id_7),
      .id_8(id_12),
      .id_9(1),
      .id_10(1)
  );
  wire id_18;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    output tri1 id_3,
    input wand id_4,
    input wor id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri0 id_8,
    input wand id_9,
    input wand id_10,
    input tri0 id_11
    , id_22,
    output supply0 id_12,
    input wire id_13,
    input wand id_14,
    input tri0 id_15,
    input wand id_16,
    input wire id_17,
    output uwire id_18,
    input wand id_19,
    output wand id_20
);
  assign id_0  = id_7;
  assign id_22 = 1 * id_7;
  module_0(
      id_2,
      id_10,
      id_2,
      id_19,
      id_9,
      id_19,
      id_4,
      id_12,
      id_17,
      id_13,
      id_9,
      id_20,
      id_20,
      id_5,
      id_0
  );
  tri1 id_23 = 1;
  tri  id_24;
  wire id_25;
  id_26(
      .id_0(id_3 + 1),
      .id_1(id_24 == id_6),
      .id_2(),
      .id_3(id_8),
      .id_4(1 > 1'b0 ^ id_13 ^ id_5),
      .id_5({1'b0 ^ 1 - id_19, id_24 - 1, 1, id_9}),
      .id_6(1)
  );
  assign id_23 = id_14;
  logic [7:0] id_27;
  assign id_22 = 1 - id_16;
  assign id_27[1'h0] = 1;
  wire id_28;
endmodule
