<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="idea_rcs1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="control.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="control.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="idea_single.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="idea_single.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="idea_single.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg16bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="reg16bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="reg16bit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_control_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_control_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_idea_single_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_idea_single_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_idea_single_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_idea_single_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_keygen_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_keygen_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_mux2x1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_mux2x1_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_reg16bit_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1683385406" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1683385406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1683386326" xil_pn:in_ck="-1545123887058409359" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1683386326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="addop.vhd"/>
      <outfile xil_pn:name="clk_div.vhd"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="idea_com.vhd"/>
      <outfile xil_pn:name="idea_com_inner.vhd"/>
      <outfile xil_pn:name="idea_single.vhd"/>
      <outfile xil_pn:name="keygen.vhd"/>
      <outfile xil_pn:name="mulop.vhd"/>
      <outfile xil_pn:name="mux2x1.vhd"/>
      <outfile xil_pn:name="reg16bit.vhd"/>
      <outfile xil_pn:name="round.vhd"/>
      <outfile xil_pn:name="rxcver.vhd"/>
      <outfile xil_pn:name="tb_control.vhd"/>
      <outfile xil_pn:name="tb_idea_single.vhd"/>
      <outfile xil_pn:name="tb_keygen.vhd"/>
      <outfile xil_pn:name="tb_mux2x1.vhd"/>
      <outfile xil_pn:name="tb_reg16bit.vhd"/>
      <outfile xil_pn:name="trafo.vhd"/>
      <outfile xil_pn:name="txmit.vhd"/>
      <outfile xil_pn:name="uart.vhd"/>
      <outfile xil_pn:name="xorop.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1683385410" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-992959120340351969" xil_pn:start_ts="1683385410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1683385410" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="437823467375006689" xil_pn:start_ts="1683385410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1683222807" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5919875462312676356" xil_pn:start_ts="1683222807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1683386326" xil_pn:in_ck="-1545123887058409359" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1683386326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="addop.vhd"/>
      <outfile xil_pn:name="clk_div.vhd"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="idea_com.vhd"/>
      <outfile xil_pn:name="idea_com_inner.vhd"/>
      <outfile xil_pn:name="idea_single.vhd"/>
      <outfile xil_pn:name="keygen.vhd"/>
      <outfile xil_pn:name="mulop.vhd"/>
      <outfile xil_pn:name="mux2x1.vhd"/>
      <outfile xil_pn:name="reg16bit.vhd"/>
      <outfile xil_pn:name="round.vhd"/>
      <outfile xil_pn:name="rxcver.vhd"/>
      <outfile xil_pn:name="tb_control.vhd"/>
      <outfile xil_pn:name="tb_idea_single.vhd"/>
      <outfile xil_pn:name="tb_keygen.vhd"/>
      <outfile xil_pn:name="tb_mux2x1.vhd"/>
      <outfile xil_pn:name="tb_reg16bit.vhd"/>
      <outfile xil_pn:name="trafo.vhd"/>
      <outfile xil_pn:name="txmit.vhd"/>
      <outfile xil_pn:name="uart.vhd"/>
      <outfile xil_pn:name="xorop.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1683386334" xil_pn:in_ck="-1545123887058409359" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1306674441119496512" xil_pn:start_ts="1683386326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_idea_single_beh.prj"/>
      <outfile xil_pn:name="tb_idea_single_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1683386335" xil_pn:in_ck="-4379682440787898107" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7667346061822588115" xil_pn:start_ts="1683386334">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_idea_single_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
