#include "qcom-ipq8064-v1.0.dtsi"

/ {
	model = "Qualcomm IPQ8064/AP148";
	compatible = "qcom,ipq8064-ap148", "qcom,ipq8064";

	aliases {
		serial0 = &uart4;
		dio-gpio0 = &mdio0;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	memory@0 {
		reg = <0x42000000 0x1e000000>;
		device_type = "memory";
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		rsvd@41200000 {
			reg = <0x41200000 0x300000>;
			no-map;
		};
	};

	soc {
		pinmux@800000 {
			i2c4_pins: i2c4_pinmux {
				pins = "gpio12", "gpio13";
				function = "gsbi4";
				bias-disable;
			};

			spi_pins: spi_pins {
				mux {
					pins = "gpio18", "gpio19", "gpio21";
					function = "gsbi5";
					drive-strength = <10>;
					bias-none;
				};
			};
			nand_pins: nand_pins {
				mux {
					pins = "gpio34", "gpio35", "gpio36",
					       "gpio37", "gpio38", "gpio39",
					       "gpio40", "gpio41", "gpio42",
					       "gpio43", "gpio44", "gpio45",
					       "gpio46", "gpio47";
					function = "nand";
					drive-strength = <10>;
					bias-disable;
				};
				pullups {
					pins = "gpio39";
					bias-pull-up;
				};
				hold {
					pins = "gpio40", "gpio41", "gpio42",
					       "gpio43", "gpio44", "gpio45",
					       "gpio46", "gpio47";
					bias-bus-hold;
				};
			};

			mdio0_pins: mdio0_pins {
				mux {
					pins = "gpio0", "gpio1";
					function = "gpio";
					drive-strength = <8>;
					bias-disable;
				};
			};

			rgmii2_pins: rgmii2_pins {
				mux {
					pins = "gpio27", "gpio28", "gpio29", "gpio30", "gpio31", "gpio32",
					       "gpio51", "gpio52", "gpio59", "gpio60", "gpio61", "gpio62" ;
					function = "rgmii2";
					drive-strength = <8>;
					bias-disable;
				};
			};
		};

		gsbi@16300000 {
			qcom,mode = <GSBI_PROT_I2C_UART>;
			status = "ok";
			serial@16340000 {
				status = "ok";
			};
			/*
			 * The i2c device on gsbi4 should not be enabled.
			 * On ipq806x designs gsbi4 i2c is meant for exclusive
			 * RPM usage. Turning this on in kernel manifests as
			 * i2c failure for the RPM.
			 */
		};

		gsbi5: gsbi@1a200000 {
			qcom,mode = <GSBI_PROT_SPI>;
			status = "ok";

			spi4: spi@1a280000 {
				status = "ok";
				spi-max-frequency = <50000000>;

				pinctrl-0 = <&spi_pins>;
				pinctrl-names = "default";

				cs-gpios = <&qcom_pinmux 20 0>;

				flash: m25p80@0 {
					compatible = "s25fl256s1";
					#address-cells = <1>;
					#size-cells = <1>;
					spi-max-frequency = <50000000>;
					reg = <0>;

					m25p,fast-read;
				};
			};
		};

		sata-phy@1b400000 {
			status = "ok";
		};

		sata@29000000 {
			status = "ok";
		};

		pcie0: pci@1b500000 {
			status = "ok";
			phy-tx0-term-offset = <7>;
		};

		pcie1: pci@1b700000 {
			status = "ok";
			phy-tx0-term-offset = <7>;
		};

		nand@1ac00000 {
			status = "ok";

			pinctrl-0 = <&nand_pins>;
			pinctrl-names = "default";

			nand-ecc-strength = <4>;
			nand-bus-width = <8>;
		};

		mdio0: mdio {
			compatible = "virtual,mdio-gpio";
			#address-cells = <1>;
			#size-cells = <0>;
			gpios = <&qcom_pinmux 1 0 &qcom_pinmux 0 0>;
			pinctrl-0 = <&mdio0_pins>;
			pinctrl-names = "default";

			phy0: ethernet-phy@0 {
				device_type = "ethernet-phy";
				reg = <0>;
				qca,ar8327-initvals = <
					0x00004 0x7600000   /* PAD0_MODE */
					0x00008 0x1000000   /* PAD5_MODE */
					0x0000c 0x80        /* PAD6_MODE */
					0x000e4 0xaa545     /* MAC_POWER_SEL */
					0x000e0 0xc74164de  /* SGMII_CTRL */
					0x0007c 0x4e        /* PORT0_STATUS */
					0x00094 0x4e        /* PORT6_STATUS */
					>;
			};

			phy4: ethernet-phy@4 {
				device_type = "ethernet-phy";
				reg = <4>;
			};
		};

		nss0: nss@40000000 {
			compatible = "qcom,nss0";
				interrupts = <GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 232 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x36000000 0x1000 0x39000000 0x10000>;
			reg-names = "nphys", "vphys";
			clocks = <&gcc NSS_CORE_CLK>, <&gcc NSSTCM_CLK_SRC>,
				 <&gcc NSSTCM_CLK>, <&nss_fabric0_clk>,
				 <&nss_fabric1_clk>;
			clock-names = "nss_core_clk", "nss_tcm_src",
				      "nss_tcm_clk", "nss-fab0-clk",
				      "nss-fab1-clk";
			resets = <&gcc UBI32_CORE1_CLKRST_CLAMP_RESET>,
				 <&gcc UBI32_CORE1_CLAMP_RESET>,
				 <&gcc UBI32_CORE1_AHB_RESET>,
				 <&gcc UBI32_CORE1_AXI_RESET>;
			reset-names = "clkrst_clamp", "clamp", "ahb", "axi";
			qcom,id = <0>;
			qcom,num_irq = <2>;
			qcom,rst_addr = <0x40000000>;
			qcom,load_addr = <0x40000000>;
			qcom,turbo_frequency = <1>;
			qcom,ipv4_enabled = <1>;
			qcom,ipv6_enabled = <1>;
			qcom,l2switch_enabled = <1>;
			qcom,crypto_enabled = <0>;
			qcom,ipsec_enabled = <0>;
			qcom,wlanredirect_enabled = <1>;
			qcom,tun6rd_enabled = <1>;
			qcom,l2tpv2_enabled = <1>;
			qcom,portid_enabled = <1>;
			qcom,pptp_enabled = <1>;
			qcom,tunipip6_enabled = <1>;
			qcom,shaping_enabled = <1>;
			qcom,gmac0_enabled = <0>;
			qcom,gmac1_enabled = <1>;
			qcom,gmac2_enabled = <1>;
			qcom,gmac3_enabled = <0>;
			qcom,wlan_dataplane_offload_enabled = <1>;
		};

		nss1: nss@40800000 {
			compatible = "qcom,nss1";
			interrupts = <GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 233 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x36400000 0x1000 0x39010000 0x10000>;
			reg-names = "nphys", "vphys";
			resets = <&gcc UBI32_CORE2_CLKRST_CLAMP_RESET>,
				 <&gcc UBI32_CORE2_CLAMP_RESET>,
				 <&gcc UBI32_CORE2_AHB_RESET>,
				 <&gcc UBI32_CORE2_AXI_RESET>;
			reset-names = "clkrst_clamp", "clamp", "ahb", "axi";
			qcom,id = <1>;
			qcom,num_irq = <2>;
			qcom,rst_addr = <0x40800000>;
			qcom,load_addr = <0x40800000>;
			qcom,turbo_frequency = <1>;
			qcom,ipv4_enabled = <0>;
			qcom,ipv6_enabled = <0>;
			qcom,l2switch_enabled = <0>;
			qcom,crypto_enabled = <1>;
			qcom,ipsec_enabled = <1>;
			qcom,wlanredirect_enabled = <0>;
			qcom,tun6rd_enabled = <0>;
			qcom,l2tpv2_enabled = <0>;
			qcom,pptp_enabled = <0>;
			qcom,portid_enabled = <0>;
			qcom,tunipip6_enabled = <0>;
			qcom,shaping_enabled = <0>;
			qcom,gmac0_enabled = <0>;
			qcom,gmac1_enabled = <0>;
			qcom,gmac2_enabled = <0>;
			qcom,gmac3_enabled = <0>;
			qcom,wlan_dataplane_offload_enabled = <0>;
		};

		nss-gmac-common@03000000 {
			compatible = "qcom,nss-gmac-common";
			reg = <0x03000000 0x0000FFFF 0x1bb00000 0x0000FFFF
			       0x00900000 0x00004000>;
			reg-names = "nss_reg_base" , "qsgmii_reg_base",
				    "clk_ctl_base";
		};

		gmac1: ethernet@37200000 {
			status = "ok";
			device_type = "network";
			compatible = "qcom,nss-gmac";
			reg = <0x37200000 0x200000>;
			interrupts = <GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>;
			phy-mode = "rgmii";
			qcom,id = <1>;
			qcom,pcs-chanid = <0>;
			qcom,phy-mdio-addr = <4>;
			qcom,poll-required = <1>;
			qcom,rgmii-delay = <1>;
			qcom,emulation = <0>;
			qcom,forced-speed = <1000>;
			qcom,forced-duplex = <1>;
			qcom,socver = <0>;
			local-mac-address = [000000000000];
			mdiobus = <&mdio0>;

			pinctrl-0 = <&rgmii2_pins>;
			pinctrl-names = "default";

			fixed-link {
				speed = <1000>;
				full-duplex;
			};
		};

		gmac2: ethernet@37400000 {
			status = "ok";
			device_type = "network";
			compatible = "qcom,nss-gmac";
			reg = <0x37400000 0x200000>;
			interrupts = <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH>;
			phy-mode = "sgmii";
			qcom,id = <2>;
			qcom,pcs-chanid = <1>;
			qcom,phy-mdio-addr = <0>;
			qcom,poll-required = <0>;
			qcom,rgmii-delay = <0>;
			qcom,forced-speed = <1000>;
			qcom,forced-duplex = <1>;
			qcom,socver = <0>;
			local-mac-address = [000000000000];
			mdiobus = <&mdio0>;

			fixed-link {
				speed = <1000>;
				full-duplex;
			};
		};
	};
};

&adm_dma {
	status = "ok";
};
