
*** Running vivado
    with args -log MIPS_single_cycle_processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPS_single_cycle_processor.tcl


****** Vivado v2019.1.1 (64-bit)
  **** SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
  **** IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source MIPS_single_cycle_processor.tcl -notrace
Command: synth_design -top MIPS_single_cycle_processor -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14520 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 470.500 ; gain = 173.820
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS_single_cycle_processor' [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/MIPS_single_cycle_processor.v:25]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/ALU.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (1#1) [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/ALU.v:30]
INFO: [Synth 8-6157] synthesizing module 'mux_2_to_1' [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/mux_2_to_1.v:24]
	Parameter MUX_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2_to_1' (2#1) [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/mux_2_to_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'DM' [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/DM.v:24]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/DM.v:25]
INFO: [Synth 8-3876] $readmem data file 'DM_test_data.mem' is read successfully [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/DM.v:35]
INFO: [Synth 8-6155] done synthesizing module 'DM' (3#1) [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/DM.v:24]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/IM.v:24]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/IM.v:25]
INFO: [Synth 8-3876] $readmem data file 'MIPS_instructions.mem' is read successfully [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/IM.v:32]
INFO: [Synth 8-6155] done synthesizing module 'IM' (4#1) [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/IM.v:24]
INFO: [Synth 8-6157] synthesizing module 'SE' [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/SE.v:24]
INFO: [Synth 8-6155] done synthesizing module 'SE' (5#1) [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/SE.v:24]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/PC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'PC' (6#1) [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/PC.v:24]
INFO: [Synth 8-6157] synthesizing module 'PC_adder' [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/PC_adder.v:24]
INFO: [Synth 8-6155] done synthesizing module 'PC_adder' (7#1) [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/PC_adder.v:24]
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/RF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'RF' (8#1) [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/RF.v:24]
INFO: [Synth 8-6157] synthesizing module 'mux_2_to_1__parameterized0' [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/mux_2_to_1.v:24]
	Parameter MUX_DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2_to_1__parameterized0' (8#1) [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/mux_2_to_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'adder_32_bit' [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/adder_32_bit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_32_bit' (9#1) [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/adder_32_bit.v:24]
INFO: [Synth 8-6157] synthesizing module 'CU' [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/CU.v:25]
INFO: [Synth 8-6157] synthesizing module 'main_decoder' [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/main_decoder.v:25]
INFO: [Synth 8-6155] done synthesizing module 'main_decoder' (10#1) [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/main_decoder.v:25]
INFO: [Synth 8-6157] synthesizing module 'ALU_decoder' [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/ALU_decoder.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ALU_decoder' (11#1) [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/ALU_decoder.v:25]
INFO: [Synth 8-6155] done synthesizing module 'CU' (12#1) [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/CU.v:25]
INFO: [Synth 8-6155] done synthesizing module 'MIPS_single_cycle_processor' (13#1) [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/MIPS_single_cycle_processor.v:25]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 534.309 ; gain = 237.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 534.309 ; gain = 237.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 534.309 ; gain = 237.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.srcs/sources_1/new/ALU.v:38]
INFO: [Synth 8-5544] ROM "IM_ram" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "o_ALUOp0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 534.309 ; gain = 237.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
Module mux_2_to_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PC_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module mux_2_to_1__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module adder_32_bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module main_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 9     
Module ALU_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 716.395 ; gain = 419.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------+-----------+----------------------+---------------------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives                      | 
+------------+-------------------+-----------+----------------------+---------------------------------+
|DM_instance | DM_ram_reg        | Implied   | 1 K x 32             | RAM16X1S x 32  RAM256X1S x 64   | 
|RF_instance | Register_File_reg | Implied   | 32 x 32              | RAM32M x 12                     | 
+------------+-------------------+-----------+----------------------+---------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 716.395 ; gain = 419.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------------+-----------+----------------------+---------------------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives                      | 
+------------+-------------------+-----------+----------------------+---------------------------------+
|DM_instance | DM_ram_reg        | Implied   | 1 K x 32             | RAM16X1S x 32  RAM256X1S x 64   | 
|RF_instance | Register_File_reg | Implied   | 32 x 32              | RAM32M x 12                     | 
+------------+-------------------+-----------+----------------------+---------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 716.395 ; gain = 419.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 716.395 ; gain = 419.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 716.395 ; gain = 419.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 716.395 ; gain = 419.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 716.395 ; gain = 419.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 716.395 ; gain = 419.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 716.395 ; gain = 419.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    28|
|3     |LUT1      |     8|
|4     |LUT2      |    45|
|5     |LUT3      |   167|
|6     |LUT4      |    33|
|7     |LUT5      |     3|
|8     |LUT6      |    79|
|9     |RAM16X1S  |    32|
|10    |RAM256X1S |    64|
|11    |RAM32M    |    12|
|12    |FDRE      |    32|
|13    |IBUF      |     1|
|14    |OBUF      |    64|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------+---------------------------+------+
|      |Instance                  |Module                     |Cells |
+------+--------------------------+---------------------------+------+
|1     |top                       |                           |   569|
|2     |  ALU_instance            |ALU                        |   116|
|3     |  ALUIn2_mux              |mux_2_to_1__1              |    32|
|4     |  DM_instance             |DM                         |   132|
|5     |  DM_out_mux              |mux_2_to_1__2              |    32|
|6     |  IM_instance             |IM                         |     4|
|7     |  SE_instance             |SE                         |     0|
|8     |  PC_instance             |PC                         |    33|
|9     |  PC_adder_instance       |PC_adder                   |     9|
|10    |  RF_instance             |RF                         |    12|
|11    |  RFWA_mux                |mux_2_to_1__parameterized0 |     5|
|12    |  adder_32_bit_instance   |adder_32_bit               |    40|
|13    |  BCBranch_out_instance   |mux_2_to_1__3              |    32|
|14    |  PC_in_mux               |mux_2_to_1                 |    32|
|15    |  CU_instance             |CU                         |    19|
|16    |    ALU_decoder_instance  |ALU_decoder                |    10|
|17    |    main_decoder_instance |main_decoder               |     4|
+------+--------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 716.395 ; gain = 419.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 716.395 ; gain = 419.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 716.395 ; gain = 419.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 827.313 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 827.313 ; gain = 530.633
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 827.313 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/aptsi/Desktop/MIPS_single_cycle_processor/MIPS_single_cycle_processor.runs/synth_2/MIPS_single_cycle_processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MIPS_single_cycle_processor_utilization_synth.rpt -pb MIPS_single_cycle_processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct  6 00:45:51 2019...
