<!DOCTYPE html>
<html>

<head>
    <link rel="stylesheet" href=css/main.css />
    <link rel="stylesheet" href=css/code.css />
    <link rel="apple-touch-icon" sizes="57x57"         href=assets/icons/apple-icon-57x57.png>
    <link rel="apple-touch-icon" sizes="60x60"         href=assets/icons/apple-icon-60x60.png>
    <link rel="apple-touch-icon" sizes="72x72"         href=assets/icons/apple-icon-72x72.png>
    <link rel="apple-touch-icon" sizes="76x76"         href=assets/icons/apple-icon-76x76.png>
    <link rel="apple-touch-icon" sizes="114x114"       href=assets/icons/apple-icon-114x114.png>
    <link rel="apple-touch-icon" sizes="120x120"       href=assets/icons/apple-icon-120x120.png>
    <link rel="apple-touch-icon" sizes="144x144"       href=assets/icons/apple-icon-144x144.png>
    <link rel="apple-touch-icon" sizes="152x152"       href=assets/icons/apple-icon-152x152.png>
    <link rel="apple-touch-icon" sizes="180x180"       href=assets/icons/apple-icon-180x180.png>
    <link rel="icon" type="image/png" sizes="192x192"  href=assets/icons/android-icon-192x192.png>
    <link rel="icon" type="image/png" sizes="32x32"    href=assets/icons/favicon-32x32.png>
    <link rel="icon" type="image/png" sizes="96x96"    href=assets/icons/favicon-96x96.png>
    <link rel="icon" type="image/png" sizes="16x16"    href=assets/icons/favicon-16x16.png>
</head>


<body>

    <div id="content">

        <title>Generate Statement</title>

<span>
    <h2 style="align-items: center;">
        <a href=index.html class="text-norm">
            <img src="assets/icons/android-icon-48x48.png" alt="logo" style="vertical-align:middle; margin: auto 2px 5px auto;" />
            VHDLref
        </a>
    </h2>
</span>

<hr>

<h1>Generate Statement</h1>

<br>
<div class="chart">
    <table class="chart">
        <tr>
            <td bgcolor="lightcyan">
                
                Concurrent Statement
                
                
            </td>

            
            
            <td style="border: 0px solid transparent">——used—in—></td>

            <td bgcolor="lightgreen">
                
                Architecture
                
                
            </td>
            
        </tr>

        
        
    </table>
</div>
<br>
<h3 class="text-hr"><span>Syntax</span></h3>

<!-- include the vhdl tag to highlight as vhdl -->
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">label</span><span class="p">:</span> <span class="k">for</span> <span class="k">parameter</span> <span class="k">in</span> <span class="k">range</span> <span class="k">generate</span>

    <span class="c1">-- concurrent statements</span>

<span class="k">end</span> <span class="k">generate</span> <span class="k">label</span><span class="p">;</span>
</code></pre></div></div>
<p>See LRM section 9.7</p>

<h3 class="text-hr"><span>Rules and Examples</span></h3>

<p>The <strong>for generate</strong> statement is usually used to instantiate “arrays” of components. The generate parameter may be used to index array-type signals associated with component ports:</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">architecture</span> <span class="n">GEN</span> <span class="k">of</span> <span class="n">REG_BANK</span> <span class="k">is</span>

    <span class="k">component</span> <span class="n">REG</span>
        <span class="k">port</span><span class="p">(</span>
            <span class="n">D</span><span class="p">,</span> <span class="n">CLK</span><span class="p">,</span> <span class="n">RESET</span> <span class="p">:</span> <span class="k">in</span> <span class="kt">std_ulogic</span><span class="p">;</span>
            <span class="n">Q</span> <span class="p">:</span> <span class="k">out</span> <span class="kt">std_ulogic</span>
        <span class="p">);</span>
    <span class="k">end</span> <span class="k">component</span><span class="p">;</span>

<span class="k">begin</span>

    <span class="n">GEN_REG</span><span class="p">:</span>
    <span class="k">for</span> <span class="n">I</span> <span class="k">in</span> <span class="mi">0</span> <span class="k">to</span> <span class="mi">3</span> <span class="k">generate</span>
        <span class="n">REGX</span> <span class="p">:</span> <span class="n">REG</span> <span class="k">port</span> <span class="k">map</span> <span class="p">(</span> <span class="n">DIN</span><span class="p">(</span><span class="n">I</span><span class="p">),</span> <span class="n">CLK</span><span class="p">,</span> <span class="n">RESET</span><span class="p">,</span> <span class="n">DOUT</span><span class="p">(</span><span class="n">I</span><span class="p">));</span>
    <span class="k">end</span> <span class="k">generate</span> <span class="n">GEN_REG</span><span class="p">;</span>

<span class="k">end</span> <span class="n">GEN</span><span class="p">;</span>
</code></pre></div></div>

<p>A label is compulsory with a <strong>generate</strong> statement.</p>

<p>The <strong>for generate</strong> statement is particularly powerful when used with integer <strong>generics</strong>.</p>

<p>Instance labels inside a <strong>generate</strong> statement do not need to have an index:</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">REGX</span><span class="p">(</span><span class="n">I</span><span class="p">):</span> <span class="c1">-- Illegal</span>
</code></pre></div></div>

<p><strong>For generate</strong> statements may be nested to create two-dimensional instance “arrays”.</p>

<p>Another form of <strong>generate</strong> is the <strong>if generate</strong> statement. This is usually used within a <strong>for generate</strong> statement, to account for irregularity. For instance, a ripple-carry adder with no carry-in:</p>
<div class="language-vhdl highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">architecture</span> <span class="n">GEN</span> <span class="k">of</span> <span class="n">RIPPLE</span> <span class="k">is</span>

    <span class="k">component</span> <span class="n">FULLADD</span>
        <span class="k">port</span> <span class="p">(</span>
            <span class="n">A</span><span class="p">,</span> <span class="n">B</span><span class="p">,</span> <span class="n">CIN</span> <span class="p">:</span> <span class="k">in</span> <span class="kt">bit</span><span class="p">;</span>
            <span class="n">SUM</span><span class="p">,</span> <span class="n">CARRY</span> <span class="p">:</span> <span class="k">out</span> <span class="kt">bit</span>
        <span class="p">);</span>
    <span class="k">end</span> <span class="k">component</span><span class="p">;</span>

    <span class="k">component</span> <span class="n">HALFADD</span>
        <span class="k">port</span><span class="p">(</span>
            <span class="n">A</span><span class="p">,</span> <span class="n">B</span> <span class="p">:</span> <span class="k">in</span> <span class="kt">bit</span><span class="p">;</span>
            <span class="n">SUM</span><span class="p">,</span> <span class="n">CARRY</span> <span class="p">:</span> <span class="k">out</span> <span class="kt">bit</span>
        <span class="p">);</span>
    <span class="k">end</span> <span class="k">component</span><span class="p">;</span>

    <span class="k">signal</span> <span class="n">C</span> <span class="p">:</span> <span class="kt">bit_vector</span><span class="p">(</span><span class="mi">0</span> <span class="k">to</span> <span class="mi">7</span><span class="p">);</span>

<span class="k">begin</span>

    <span class="n">GEN_ADD</span><span class="p">:</span> <span class="k">for</span> <span class="n">I</span> <span class="k">in</span> <span class="mi">0</span> <span class="k">to</span> <span class="mi">7</span> <span class="k">generate</span>

        <span class="n">LOWER_BIT</span><span class="p">:</span> <span class="k">if</span> <span class="n">I</span><span class="o">=</span><span class="mi">0</span> <span class="k">generate</span>
            <span class="n">U0</span><span class="p">:</span> <span class="n">HALFADD</span> <span class="k">port</span> <span class="k">map</span> <span class="p">(</span> <span class="n">A</span><span class="p">(</span><span class="n">I</span><span class="p">),</span> <span class="n">B</span><span class="p">(</span><span class="n">I</span><span class="p">),</span> <span class="n">S</span><span class="p">(</span><span class="n">I</span><span class="p">),</span> <span class="n">C</span><span class="p">(</span><span class="n">I</span><span class="p">));</span>
        <span class="k">end</span> <span class="k">generate</span> <span class="n">LOWER_BIT</span><span class="p">;</span>

        <span class="n">UPPER_BITS</span><span class="p">:</span> <span class="k">if</span> <span class="n">I</span><span class="o">&gt;</span><span class="mi">0</span> <span class="k">generate</span>
            <span class="n">UX</span><span class="p">:</span> <span class="n">FULLADD</span> <span class="k">port</span> <span class="k">map</span> <span class="p">(</span> <span class="n">A</span><span class="p">(</span><span class="n">I</span><span class="p">),</span> <span class="n">B</span><span class="p">(</span><span class="n">I</span><span class="p">),</span> <span class="n">C</span><span class="p">(</span><span class="n">I</span><span class="mi">-1</span><span class="p">),</span> <span class="n">S</span><span class="p">(</span><span class="n">I</span><span class="p">),</span> <span class="n">C</span><span class="p">(</span><span class="n">I</span><span class="p">));</span>
        <span class="k">end</span> <span class="k">generate</span> <span class="n">UPPER_BITS</span><span class="p">;</span>

    <span class="k">end</span> <span class="k">generate</span> <span class="n">GEN_ADD</span><span class="p">;</span>

    <span class="n">COUT</span> <span class="o">&lt;=</span> <span class="n">C</span><span class="p">(</span><span class="mi">7</span><span class="p">);</span>

<span class="k">end</span> <span class="n">GEN</span><span class="p">;</span>
</code></pre></div></div>

<h3 class="text-hr"><span>Synthesis Issues</span></h3>

<p><strong>Generate</strong> statements are usually supported for synthesis.</p>

<h3 class="text-hr"><span>New in VHDL-93</span></h3>

<p>In VHDL-93, a <strong>generate</strong> statement may contain local declarations, followed by the keyword begin.</p>



<br>
<hr>


        <div id="footer">
            <h6>v1.0 - &copy; 2020 Michael Riegert - <a href="https://github.com/nobodywasishere/vhdlref">View on Github</a>
<br>Distributed under the terms of the <a href="LICENSE.html">MIT License</a></h6>

        </div>
    </div>

</body>

</html>
