{
  "Top": "mmult",
  "RtlTop": "mmult",
  "RtlPrefix": "",
  "RtlSubPrefix": "mmult_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "int const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_A_port",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "B": {
      "index": "1",
      "direction": "in",
      "srcType": "int const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_B_port",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "B_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "B_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "C": {
      "index": "2",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_C_port",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=C:\/Users\/krist\/AppData\/Roaming\/Xilinx\/Vitis\/ip",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10",
      "config_export -flow=syn"
    ],
    "DirectiveTcl": [
      "set_directive_top mmult -name mmult",
      "set_directive_pipeline mmult\/mmult_label0"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "mmult"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "224",
    "Latency": "223"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mmult",
    "Version": "1.0",
    "DisplayName": "Mmult",
    "Revision": "2112846193",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_mmult_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/mmult.cpp"],
    "Vhdl": [
      "impl\/vhdl\/mmult_a_buffer_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/mmult_A_port_m_axi.vhd",
      "impl\/vhdl\/mmult_B_port_m_axi.vhd",
      "impl\/vhdl\/mmult_c_buffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/mmult_C_port_m_axi.vhd",
      "impl\/vhdl\/mmult_control_s_axi.vhd",
      "impl\/vhdl\/mmult_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/mmult_mmult_Pipeline_1.vhd",
      "impl\/vhdl\/mmult_mmult_Pipeline_2.vhd",
      "impl\/vhdl\/mmult_mmult_Pipeline_4.vhd",
      "impl\/vhdl\/mmult_mmult_Pipeline_mmult0_mmult1.vhd",
      "impl\/vhdl\/mmult_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/mmult.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mmult_a_buffer_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/mmult_a_buffer_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/mmult_A_port_m_axi.v",
      "impl\/verilog\/mmult_B_port_m_axi.v",
      "impl\/verilog\/mmult_c_buffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/mmult_C_port_m_axi.v",
      "impl\/verilog\/mmult_control_s_axi.v",
      "impl\/verilog\/mmult_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/mmult_mmult_Pipeline_1.v",
      "impl\/verilog\/mmult_mmult_Pipeline_2.v",
      "impl\/verilog\/mmult_mmult_Pipeline_4.v",
      "impl\/verilog\/mmult_mmult_Pipeline_mmult0_mmult1.v",
      "impl\/verilog\/mmult_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/mmult.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/mmult_v1_0\/data\/mmult.mdd",
      "impl\/misc\/drivers\/mmult_v1_0\/data\/mmult.tcl",
      "impl\/misc\/drivers\/mmult_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/mmult_v1_0\/src\/xmmult.c",
      "impl\/misc\/drivers\/mmult_v1_0\/src\/xmmult.h",
      "impl\/misc\/drivers\/mmult_v1_0\/src\/xmmult_hw.h",
      "impl\/misc\/drivers\/mmult_v1_0\/src\/xmmult_linux.c",
      "impl\/misc\/drivers\/mmult_v1_0\/src\/xmmult_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/mmult.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_C_port",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "A_1",
          "access": "W",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "description": "Bit 31 to 0 of A"
            }]
        },
        {
          "offset": "0x14",
          "name": "A_2",
          "access": "W",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "description": "Bit 63 to 32 of A"
            }]
        },
        {
          "offset": "0x1c",
          "name": "B_1",
          "access": "W",
          "description": "Data signal of B",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "description": "Bit 31 to 0 of B"
            }]
        },
        {
          "offset": "0x20",
          "name": "B_2",
          "access": "W",
          "description": "Data signal of B",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "description": "Bit 63 to 32 of B"
            }]
        },
        {
          "offset": "0x28",
          "name": "C_1",
          "access": "W",
          "description": "Data signal of C",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C",
              "access": "W",
              "description": "Bit 31 to 0 of C"
            }]
        },
        {
          "offset": "0x2c",
          "name": "C_2",
          "access": "W",
          "description": "Data signal of C",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C",
              "access": "W",
              "description": "Bit 63 to 32 of C"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "A"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "B"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "C"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_A_port:m_axi_B_port:m_axi_C_port",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "m_axi_A_port": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_A_port_",
      "paramPrefix": "C_M_AXI_A_PORT_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_A_port_ARADDR",
        "m_axi_A_port_ARBURST",
        "m_axi_A_port_ARCACHE",
        "m_axi_A_port_ARID",
        "m_axi_A_port_ARLEN",
        "m_axi_A_port_ARLOCK",
        "m_axi_A_port_ARPROT",
        "m_axi_A_port_ARQOS",
        "m_axi_A_port_ARREADY",
        "m_axi_A_port_ARREGION",
        "m_axi_A_port_ARSIZE",
        "m_axi_A_port_ARUSER",
        "m_axi_A_port_ARVALID",
        "m_axi_A_port_AWADDR",
        "m_axi_A_port_AWBURST",
        "m_axi_A_port_AWCACHE",
        "m_axi_A_port_AWID",
        "m_axi_A_port_AWLEN",
        "m_axi_A_port_AWLOCK",
        "m_axi_A_port_AWPROT",
        "m_axi_A_port_AWQOS",
        "m_axi_A_port_AWREADY",
        "m_axi_A_port_AWREGION",
        "m_axi_A_port_AWSIZE",
        "m_axi_A_port_AWUSER",
        "m_axi_A_port_AWVALID",
        "m_axi_A_port_BID",
        "m_axi_A_port_BREADY",
        "m_axi_A_port_BRESP",
        "m_axi_A_port_BUSER",
        "m_axi_A_port_BVALID",
        "m_axi_A_port_RDATA",
        "m_axi_A_port_RID",
        "m_axi_A_port_RLAST",
        "m_axi_A_port_RREADY",
        "m_axi_A_port_RRESP",
        "m_axi_A_port_RUSER",
        "m_axi_A_port_RVALID",
        "m_axi_A_port_WDATA",
        "m_axi_A_port_WID",
        "m_axi_A_port_WLAST",
        "m_axi_A_port_WREADY",
        "m_axi_A_port_WSTRB",
        "m_axi_A_port_WUSER",
        "m_axi_A_port_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "A"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "A"
        }
      ]
    },
    "m_axi_B_port": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_B_port_",
      "paramPrefix": "C_M_AXI_B_PORT_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_B_port_ARADDR",
        "m_axi_B_port_ARBURST",
        "m_axi_B_port_ARCACHE",
        "m_axi_B_port_ARID",
        "m_axi_B_port_ARLEN",
        "m_axi_B_port_ARLOCK",
        "m_axi_B_port_ARPROT",
        "m_axi_B_port_ARQOS",
        "m_axi_B_port_ARREADY",
        "m_axi_B_port_ARREGION",
        "m_axi_B_port_ARSIZE",
        "m_axi_B_port_ARUSER",
        "m_axi_B_port_ARVALID",
        "m_axi_B_port_AWADDR",
        "m_axi_B_port_AWBURST",
        "m_axi_B_port_AWCACHE",
        "m_axi_B_port_AWID",
        "m_axi_B_port_AWLEN",
        "m_axi_B_port_AWLOCK",
        "m_axi_B_port_AWPROT",
        "m_axi_B_port_AWQOS",
        "m_axi_B_port_AWREADY",
        "m_axi_B_port_AWREGION",
        "m_axi_B_port_AWSIZE",
        "m_axi_B_port_AWUSER",
        "m_axi_B_port_AWVALID",
        "m_axi_B_port_BID",
        "m_axi_B_port_BREADY",
        "m_axi_B_port_BRESP",
        "m_axi_B_port_BUSER",
        "m_axi_B_port_BVALID",
        "m_axi_B_port_RDATA",
        "m_axi_B_port_RID",
        "m_axi_B_port_RLAST",
        "m_axi_B_port_RREADY",
        "m_axi_B_port_RRESP",
        "m_axi_B_port_RUSER",
        "m_axi_B_port_RVALID",
        "m_axi_B_port_WDATA",
        "m_axi_B_port_WID",
        "m_axi_B_port_WLAST",
        "m_axi_B_port_WREADY",
        "m_axi_B_port_WSTRB",
        "m_axi_B_port_WUSER",
        "m_axi_B_port_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "B"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "B"
        }
      ]
    },
    "m_axi_C_port": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_C_port_",
      "paramPrefix": "C_M_AXI_C_PORT_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_C_port_ARADDR",
        "m_axi_C_port_ARBURST",
        "m_axi_C_port_ARCACHE",
        "m_axi_C_port_ARID",
        "m_axi_C_port_ARLEN",
        "m_axi_C_port_ARLOCK",
        "m_axi_C_port_ARPROT",
        "m_axi_C_port_ARQOS",
        "m_axi_C_port_ARREADY",
        "m_axi_C_port_ARREGION",
        "m_axi_C_port_ARSIZE",
        "m_axi_C_port_ARUSER",
        "m_axi_C_port_ARVALID",
        "m_axi_C_port_AWADDR",
        "m_axi_C_port_AWBURST",
        "m_axi_C_port_AWCACHE",
        "m_axi_C_port_AWID",
        "m_axi_C_port_AWLEN",
        "m_axi_C_port_AWLOCK",
        "m_axi_C_port_AWPROT",
        "m_axi_C_port_AWQOS",
        "m_axi_C_port_AWREADY",
        "m_axi_C_port_AWREGION",
        "m_axi_C_port_AWSIZE",
        "m_axi_C_port_AWUSER",
        "m_axi_C_port_AWVALID",
        "m_axi_C_port_BID",
        "m_axi_C_port_BREADY",
        "m_axi_C_port_BRESP",
        "m_axi_C_port_BUSER",
        "m_axi_C_port_BVALID",
        "m_axi_C_port_RDATA",
        "m_axi_C_port_RID",
        "m_axi_C_port_RLAST",
        "m_axi_C_port_RREADY",
        "m_axi_C_port_RRESP",
        "m_axi_C_port_RUSER",
        "m_axi_C_port_RVALID",
        "m_axi_C_port_WDATA",
        "m_axi_C_port_WID",
        "m_axi_C_port_WLAST",
        "m_axi_C_port_WREADY",
        "m_axi_C_port_WSTRB",
        "m_axi_C_port_WUSER",
        "m_axi_C_port_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "C"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "C"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_port_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_port_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_port_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_A_port_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_port_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_A_port_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_port_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_port_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_port_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_port_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_port_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_port_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_port_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_port_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_port_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_port_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_A_port_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_port_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_port_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_port_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_port_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_port_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_port_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_A_port_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_port_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_A_port_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_port_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_port_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_port_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_port_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_port_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_port_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_port_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_port_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_port_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_port_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_A_port_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_port_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_port_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_port_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_A_port_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_port_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_port_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_A_port_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_port_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_B_port_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_B_port_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_B_port_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_B_port_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_B_port_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_B_port_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_B_port_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_B_port_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_B_port_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_B_port_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_B_port_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_B_port_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_B_port_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_B_port_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_B_port_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_B_port_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_B_port_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_B_port_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_B_port_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_B_port_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_B_port_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_B_port_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_B_port_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_B_port_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_B_port_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_B_port_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_B_port_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_B_port_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_B_port_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_B_port_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_B_port_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_B_port_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_B_port_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_B_port_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_B_port_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_B_port_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_B_port_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_B_port_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_B_port_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_B_port_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_B_port_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_B_port_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_B_port_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_B_port_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_B_port_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_port_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_port_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_port_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_C_port_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_port_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_C_port_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_port_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_port_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_port_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_port_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_port_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_port_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_port_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_port_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_port_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_port_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_C_port_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_port_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_port_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_port_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_port_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_port_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_port_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_C_port_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_port_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_C_port_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_port_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_port_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_port_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_port_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_port_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_port_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_port_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_port_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_port_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_port_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_C_port_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_port_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_port_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_port_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_C_port_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_port_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_port_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_C_port_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_port_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mmult",
      "Instances": [
        {
          "ModuleName": "mmult_Pipeline_1",
          "InstanceName": "grp_mmult_Pipeline_1_fu_130"
        },
        {
          "ModuleName": "mmult_Pipeline_2",
          "InstanceName": "grp_mmult_Pipeline_2_fu_138"
        },
        {
          "ModuleName": "mmult_Pipeline_mmult0_mmult1",
          "InstanceName": "grp_mmult_Pipeline_mmult0_mmult1_fu_146"
        },
        {
          "ModuleName": "mmult_Pipeline_4",
          "InstanceName": "grp_mmult_Pipeline_4_fu_153"
        }
      ]
    },
    "Info": {
      "mmult_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mmult_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mmult_Pipeline_mmult0_mmult1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mmult_Pipeline_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mmult": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "mmult_Pipeline_1": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "67",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "76",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mmult_Pipeline_2": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "67",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "76",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mmult_Pipeline_mmult0_mmult1": {
        "Latency": {
          "LatencyBest": "71",
          "LatencyAvg": "71",
          "LatencyWorst": "71",
          "PipelineII": "71",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.923"
        },
        "Loops": [{
            "Name": "mmult0_mmult1",
            "TripCount": "64",
            "Latency": "69",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "30",
          "FF": "2314",
          "AVAIL_FF": "35200",
          "UTIL_FF": "6",
          "LUT": "965",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mmult_Pipeline_4": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "67",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "45",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "74",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mmult": {
        "Latency": {
          "LatencyBest": "223",
          "LatencyAvg": "223",
          "LatencyWorst": "223",
          "PipelineII": "224",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "29",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "24",
          "DSP": "24",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "30",
          "FF": "5076",
          "AVAIL_FF": "35200",
          "UTIL_FF": "14",
          "LUT": "6113",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "34",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-01-06 17:13:35 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
