// Seed: 3387842182
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  inout id_1;
  always @(1'b0 or posedge 1) begin
    SystemTFIdentifier(id_1, 1 + id_1);
  end
  assign id_1 = id_1 - 1;
  always @(id_1 or posedge id_1) begin
    id_2 <= id_1;
    id_2 = id_1;
  end
  logic id_3;
endmodule
