// Seed: 2529635311
module module_0 ();
  logic id_1;
  logic id_2;
  ;
  wire id_3;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1
    , id_31,
    input supply0 id_2,
    input tri0 id_3,
    input uwire id_4,
    input wor id_5,
    output wor id_6,
    output uwire id_7,
    output uwire id_8,
    input uwire id_9,
    input wire id_10,
    output tri0 id_11,
    input supply0 id_12,
    input tri1 id_13,
    output tri id_14,
    input supply0 id_15,
    input tri id_16,
    input tri1 id_17,
    output tri1 id_18,
    output wand id_19,
    output uwire id_20,
    output supply0 id_21,
    output tri1 id_22,
    input tri1 id_23,
    input wand id_24,
    output uwire id_25
    , id_32,
    input supply1 id_26,
    output uwire id_27,
    output tri id_28,
    output wand id_29
);
  assign id_28 = 1'b0 ^ id_17;
  always @(posedge id_24 or id_26) begin : LABEL_0
    $signed(15);
    ;
  end
  module_0 modCall_1 ();
endmodule
