v 20081231 1
C 40100 39900 0 0 0 title-B.sym
C 52200 47800 1 0 0 vdc-1.sym
{
T 52900 48450 5 10 1 1 0 0 1
refdes=V8
T 52900 48650 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 52900 48850 5 10 0 0 0 0 1
footprint=none
T 52900 48250 5 10 1 1 0 0 1
value=DC 5V
}
C 50900 41500 1 0 0 spice-include-1.sym
{
T 51000 41800 5 10 0 1 0 0 1
device=include
T 51000 41900 5 10 1 1 0 0 1
refdes=A1
T 51400 41600 5 10 1 1 0 0 1
file=simul.cmd
}
C 47800 53000 1 0 0 2i_nand.sym
{
T 47975 53095 5 10 1 1 0 0 1
refdes=X7
T 48875 53090 5 10 0 1 0 0 1
device=2NAND1-model
T 47800 53000 5 10 0 0 0 0 1
model-name=2nand1
T 47800 53000 5 10 0 0 0 0 1
file=model/2i_nand.sch.cir
T 47800 53000 5 10 0 0 0 0 1
slot=1
}
C 54300 42300 1 0 0 4i_nand.sym
{
T 55375 42390 5 10 0 1 0 0 1
device=4NAND1-model
T 54300 42300 5 10 0 0 180 0 1
model-name=4nand1
T 54300 42300 5 10 0 0 180 0 1
file=model/4i_nand.sch.cir
T 54300 42300 5 10 1 1 0 0 1
refdes=X8
T 54300 42300 5 10 0 0 0 0 1
slot=1
}
C 44200 54000 1 0 0 5i_nand.sym
{
T 44200 54000 5 10 0 0 180 0 1
model-name=5nand1
T 44200 54000 5 10 0 0 180 0 1
file=model/5i_nand.sch.cir
T 44200 54000 5 10 1 1 0 0 1
refdes=X5
T 44200 54000 5 10 0 0 0 0 1
device=5NAND1-model
T 44200 54000 5 10 0 0 0 0 1
slot=1
}
C 46500 36200 1 0 0 7i_nand.sym
{
T 46675 36295 5 10 1 1 0 0 1
refdes=X4
T 47575 36290 5 10 0 1 0 0 1
device=7NAND1-model
T 46500 36200 5 10 0 0 0 0 1
model-name=7nand1
T 46500 36200 5 10 0 0 0 0 1
file=model/7i_nand.sch.cir
T 46500 36200 5 10 0 0 0 0 1
slot=1
}
C 52400 47500 1 0 0 gnd-1.sym
C 52300 49000 1 0 0 vcc-2.sym
C 52300 49000 1 0 0 vcc-2.sym
C 43800 42200 1 0 0 7i_nand.sym
{
T 43975 42295 5 10 1 1 0 0 1
refdes=X3
T 44875 42290 5 10 0 1 0 0 1
device=7NAND1-model
T 43800 42200 5 10 0 0 0 0 1
model-name=7nand1
T 43800 42200 5 10 0 0 0 0 1
file=model/7i_nand.sch.cir
T 43800 42200 5 10 0 0 0 0 1
slot=1
}
C 46600 44900 1 0 0 7i_nand.sym
{
T 46775 44995 5 10 1 1 0 0 1
refdes=X2
T 47675 44990 5 10 0 1 0 0 1
device=7NAND1-model
T 46600 44900 5 10 0 0 0 0 1
model-name=7nand1
T 46600 44900 5 10 0 0 0 0 1
file=model/7i_nand.sch.cir
T 46600 44900 5 10 0 0 0 0 1
slot=1
}
C 44100 47600 1 0 0 7i_nand.sym
{
T 44275 47695 5 10 1 1 0 0 1
refdes=X1
T 45175 47690 5 10 0 1 0 0 1
device=7NAND1-model
T 44100 47600 5 10 0 0 0 0 1
model-name=7nand1
T 44100 47600 5 10 0 0 0 0 1
file=model/7i_nand.sch.cir
T 44100 47600 5 10 0 0 0 0 1
slot=1
}
C 44200 51400 1 0 0 2i_nand.sym
{
T 44375 51495 5 10 1 1 0 0 1
refdes=X6
T 45275 51490 5 10 0 1 0 0 1
device=2NAND1-model
T 44200 51400 5 10 0 0 0 0 1
model-name=2nand1
T 44200 51400 5 10 0 0 0 0 1
file=model/2i_nand.sch.cir
T 44200 51400 5 10 0 0 0 0 1
slot=1
}
N 54500 42700 49000 42700 4
N 49000 42700 49000 37000 4
N 49000 37000 48300 37000 4
N 45600 43000 54500 43000 4
N 49500 45700 49500 43300 4
N 49500 43300 54500 43300 4
N 48400 45700 49500 45700 4
N 45900 48400 50000 48400 4
N 50000 48400 50000 43600 4
N 54500 43600 50000 43600 4
N 46000 52200 46800 52200 4
N 46800 52200 46800 53400 4
N 46800 53400 48000 53400 4
N 46000 54800 46800 54800 4
N 46800 54800 46800 54000 4
N 46800 54000 48000 54000 4
C 44900 50200 1 0 0 vcc-2.sym
C 47400 47500 1 0 0 vcc-2.sym
C 44600 44800 1 0 0 vcc-2.sym
C 47300 38800 1 0 0 vcc-2.sym
C 55100 44100 1 0 0 vcc-2.sym
C 45000 52800 1 0 0 vcc-2.sym
C 45000 56000 1 0 0 vcc-2.sym
C 48600 54400 1 0 0 vcc-2.sym
C 47400 36000 1 0 0 gnd-1.sym
C 44700 42000 1 0 0 gnd-1.sym
C 47500 44700 1 0 0 gnd-1.sym
C 45000 47400 1 0 0 gnd-1.sym
C 55200 42100 1 0 0 gnd-1.sym
C 45100 51200 1 0 0 gnd-1.sym
C 48700 52800 1 0 0 gnd-1.sym
C 45100 53800 1 0 0 gnd-1.sym
C 31600 39000 1 0 0 vpulse-1.sym
{
T 28400 37950 5 10 1 1 0 0 1
refdes=V1
T 32300 39850 5 10 0 0 0 0 1
device=vpulse
T 32300 40050 5 10 0 0 0 0 1
footprint=none
T 28800 37950 5 10 1 1 0 0 1
value=pulse 5 0 1u 1u 1u 140u 180u
}
C 32400 39000 1 0 0 vpulse-1.sym
{
T 28400 37750 5 10 1 1 0 0 1
refdes=V2
T 28800 37750 5 10 1 1 0 0 1
value=pulse 5 0 20u 1u 1u 120u 180u
T 33100 39850 5 10 0 0 0 0 1
device=vpulse
T 33100 40050 5 10 0 0 0 0 1
footprint=none
}
C 33200 39000 1 0 0 vpulse-1.sym
{
T 28400 37550 5 10 1 1 0 0 1
refdes=V3
T 28800 37550 5 10 1 1 0 0 1
value=pulse 5 0 40u 1u 1u 100u 180u
T 33900 39850 5 10 0 0 0 0 1
device=vpulse
T 33900 40050 5 10 0 0 0 0 1
footprint=none
}
C 34000 39000 1 0 0 vpulse-1.sym
{
T 28400 37350 5 10 1 1 0 0 1
refdes=V4
T 28800 37350 5 10 1 1 0 0 1
value=pulse 5 0 60u 1u 1u 80u 180u
T 34700 39850 5 10 0 0 0 0 1
device=vpulse
T 34700 40050 5 10 0 0 0 0 1
footprint=none
}
C 34800 39000 1 0 0 vpulse-1.sym
{
T 28400 37150 5 10 1 1 0 0 1
refdes=V5
T 28800 37150 5 10 1 1 0 0 1
value=pulse 5 0 80u 1u 1u 60u 180u
T 35500 39850 5 10 0 0 0 0 1
device=vpulse
T 35500 40050 5 10 0 0 0 0 1
footprint=none
}
C 35600 39000 1 0 0 vpulse-1.sym
{
T 28400 36950 5 10 1 1 0 0 1
refdes=V6
T 28800 36950 5 10 1 1 0 0 1
value=pulse 5 0 100u 1u 1u 40u 180u
T 36300 39850 5 10 0 0 0 0 1
device=vpulse
T 36300 40050 5 10 0 0 0 0 1
footprint=none
}
C 36400 39000 1 0 0 vpulse-1.sym
{
T 28400 36750 5 10 1 1 0 0 1
refdes=V7
T 28800 36750 5 10 1 1 0 0 1
value=pulse 5 0 120u 1u 1u 20u 180u
T 37100 39850 5 10 0 0 0 0 1
device=vpulse
T 37100 40050 5 10 0 0 0 0 1
footprint=none
}
C 34200 38700 1 0 0 gnd-1.sym
C 31800 38700 1 0 0 gnd-1.sym
C 32600 38700 1 0 0 gnd-1.sym
C 33400 38700 1 0 0 gnd-1.sym
C 35000 38700 1 0 0 gnd-1.sym
C 36600 38700 1 0 0 gnd-1.sym
C 35800 38700 1 0 0 gnd-1.sym
C 46400 36700 1 180 0 io-1.sym
{
T 45500 36500 5 10 1 0 180 0 1
net=q7:1
T 46200 36100 5 10 0 0 180 0 1
device=none
T 45500 36600 5 10 0 1 180 1 1
value=IO
}
C 46400 37000 1 180 0 io-1.sym
{
T 45500 36800 5 10 1 0 180 0 1
net=q6:1
T 46200 36400 5 10 0 0 180 0 1
device=none
T 45500 36900 5 10 0 1 180 1 1
value=IO
}
C 46400 37300 1 180 0 io-1.sym
{
T 45500 37100 5 10 1 0 180 0 1
net=q5:1
T 46200 36700 5 10 0 0 180 0 1
device=none
T 45500 37200 5 10 0 1 180 1 1
value=IO
}
C 46400 37600 1 180 0 io-1.sym
{
T 45500 37400 5 10 1 0 180 0 1
net=q4:1
T 46200 37000 5 10 0 0 180 0 1
device=none
T 45500 37500 5 10 0 1 180 1 1
value=IO
}
C 46400 37900 1 180 0 io-1.sym
{
T 45500 37700 5 10 1 0 180 0 1
net=q3:1
T 46200 37300 5 10 0 0 180 0 1
device=none
T 45500 37800 5 10 0 1 180 1 1
value=IO
}
C 46400 38200 1 180 0 io-1.sym
{
T 45500 38000 5 10 1 0 180 0 1
net=q2:1
T 46200 37600 5 10 0 0 180 0 1
device=none
T 45500 38100 5 10 0 1 180 1 1
value=IO
}
C 46400 38500 1 180 0 io-1.sym
{
T 45500 38300 5 10 1 0 180 0 1
net=q1:1
T 46200 37900 5 10 0 0 180 0 1
device=none
T 45500 38400 5 10 0 1 180 1 1
value=IO
}
C 43800 42700 1 180 0 io-1.sym
{
T 42900 42500 5 10 1 0 180 0 1
net=q7:1
T 43600 42100 5 10 0 0 180 0 1
device=none
T 42900 42600 5 10 0 1 180 1 1
value=IO
}
C 43800 43000 1 180 0 io-1.sym
{
T 42900 42800 5 10 1 0 180 0 1
net=q6:1
T 43600 42400 5 10 0 0 180 0 1
device=none
T 42900 42900 5 10 0 1 180 1 1
value=IO
}
C 43800 43300 1 180 0 io-1.sym
{
T 42900 43100 5 10 1 0 180 0 1
net=q5:1
T 43600 42700 5 10 0 0 180 0 1
device=none
T 42900 43200 5 10 0 1 180 1 1
value=IO
}
C 43800 43600 1 180 0 io-1.sym
{
T 42900 43400 5 10 1 0 180 0 1
net=q4:1
T 43600 43000 5 10 0 0 180 0 1
device=none
T 42900 43500 5 10 0 1 180 1 1
value=IO
}
C 43800 43900 1 180 0 io-1.sym
{
T 42900 43700 5 10 1 0 180 0 1
net=q3:1
T 43600 43300 5 10 0 0 180 0 1
device=none
T 42900 43800 5 10 0 1 180 1 1
value=IO
}
C 43800 44200 1 180 0 io-1.sym
{
T 42900 44000 5 10 1 0 180 0 1
net=n2:1
T 43600 43600 5 10 0 0 180 0 1
device=none
T 42900 44100 5 10 0 1 180 1 1
value=IO
}
C 43800 44500 1 180 0 io-1.sym
{
T 42900 44300 5 10 1 0 180 0 1
net=n1:1
T 43600 43900 5 10 0 0 180 0 1
device=none
T 42900 44400 5 10 0 1 180 1 1
value=IO
}
C 46600 45400 1 180 0 io-1.sym
{
T 45700 45200 5 10 1 0 180 0 1
net=q7:1
T 46400 44800 5 10 0 0 180 0 1
device=none
T 45700 45300 5 10 0 1 180 1 1
value=IO
}
C 46600 45700 1 180 0 io-1.sym
{
T 45700 45500 5 10 1 0 180 0 1
net=q6:1
T 46400 45100 5 10 0 0 180 0 1
device=none
T 45700 45600 5 10 0 1 180 1 1
value=IO
}
C 46600 46000 1 180 0 io-1.sym
{
T 45700 45800 5 10 1 0 180 0 1
net=q5:1
T 46400 45400 5 10 0 0 180 0 1
device=none
T 45700 45900 5 10 0 1 180 1 1
value=IO
}
C 46600 46300 1 180 0 io-1.sym
{
T 45800 46100 5 10 1 0 180 0 1
net=n4:1
T 46400 45700 5 10 0 0 180 0 1
device=none
T 45700 46200 5 10 0 1 180 1 1
value=IO
}
C 46600 46600 1 180 0 io-1.sym
{
T 45700 46400 5 10 1 0 180 0 1
net=n3:1
T 46400 46000 5 10 0 0 180 0 1
device=none
T 45700 46500 5 10 0 1 180 1 1
value=IO
}
C 46600 46900 1 180 0 io-1.sym
{
T 45700 46700 5 10 1 0 180 0 1
net=n2:1
T 46400 46300 5 10 0 0 180 0 1
device=none
T 45700 46800 5 10 0 1 180 1 1
value=IO
}
C 46600 47200 1 180 0 io-1.sym
{
T 45700 47000 5 10 1 0 180 0 1
net=n1:1
T 46400 46600 5 10 0 0 180 0 1
device=none
T 45700 47100 5 10 0 1 180 1 1
value=IO
}
C 44100 48100 1 180 0 io-1.sym
{
T 43200 47900 5 10 1 0 180 0 1
net=q7:1
T 43900 47500 5 10 0 0 180 0 1
device=none
T 43200 48000 5 10 0 1 180 1 1
value=IO
}
C 44100 48400 1 180 0 io-1.sym
{
T 43200 48200 5 10 1 0 180 0 1
net=n6:1
T 43900 47800 5 10 0 0 180 0 1
device=none
T 43200 48300 5 10 0 1 180 1 1
value=IO
}
C 44100 48700 1 180 0 io-1.sym
{
T 43200 48500 5 10 1 0 180 0 1
net=n5:1
T 43900 48100 5 10 0 0 180 0 1
device=none
T 43200 48600 5 10 0 1 180 1 1
value=IO
}
C 44100 49000 1 180 0 io-1.sym
{
T 43200 48800 5 10 1 0 180 0 1
net=n4:1
T 43900 48400 5 10 0 0 180 0 1
device=none
T 43200 48900 5 10 0 1 180 1 1
value=IO
}
C 44100 49300 1 180 0 io-1.sym
{
T 43200 49100 5 10 1 0 180 0 1
net=n3:1
T 43900 48700 5 10 0 0 180 0 1
device=none
T 43200 49200 5 10 0 1 180 1 1
value=IO
}
C 44100 49600 1 180 0 io-1.sym
{
T 43200 49400 5 10 1 0 180 0 1
net=n2:1
T 43900 49000 5 10 0 0 180 0 1
device=none
T 43200 49500 5 10 0 1 180 1 1
value=IO
}
C 44100 49900 1 180 0 io-1.sym
{
T 43200 49700 5 10 1 0 180 0 1
net=n1:1
T 43900 49300 5 10 0 0 180 0 1
device=none
T 43200 49800 5 10 0 1 180 1 1
value=IO
}
C 44200 51900 1 180 0 io-1.sym
{
T 43300 51700 5 10 1 0 180 0 1
net=q6:1
T 44000 51300 5 10 0 0 180 0 1
device=none
T 43300 51800 5 10 0 1 180 1 1
value=IO
}
C 44200 52500 1 180 0 io-1.sym
{
T 43300 52300 5 10 1 0 180 0 1
net=n4:1
T 44000 51900 5 10 0 0 180 0 1
device=none
T 43300 52400 5 10 0 1 180 1 1
value=IO
}
C 44200 54500 1 180 0 io-1.sym
{
T 43300 54300 5 10 1 0 180 0 1
net=q7:1
T 44000 53900 5 10 0 0 180 0 1
device=none
T 43300 54400 5 10 0 1 180 1 1
value=IO
}
C 44200 54800 1 180 0 io-1.sym
{
T 43300 54600 5 10 1 0 180 0 1
net=q6:1
T 44000 54200 5 10 0 0 180 0 1
device=none
T 43300 54700 5 10 0 1 180 1 1
value=IO
}
C 44200 55100 1 180 0 io-1.sym
{
T 43300 54900 5 10 1 0 180 0 1
net=q5:1
T 44000 54500 5 10 0 0 180 0 1
device=none
T 43300 55000 5 10 0 1 180 1 1
value=IO
}
C 44200 55400 1 180 0 io-1.sym
{
T 43300 55200 5 10 1 0 180 0 1
net=q3:1
T 44000 54800 5 10 0 0 180 0 1
device=none
T 43300 55300 5 10 0 1 180 1 1
value=IO
}
C 44200 55700 1 180 0 io-1.sym
{
T 43300 55500 5 10 1 0 180 0 1
net=q2:1
T 44000 55100 5 10 0 0 180 0 1
device=none
T 43300 55600 5 10 0 1 180 1 1
value=IO
}
C 32000 40200 1 90 0 io-1.sym
{
T 31800 41100 5 10 1 0 90 0 1
net=q1:1
T 31400 40400 5 10 0 0 90 0 1
device=none
T 31900 41100 5 10 0 1 90 1 1
value=IO
}
C 32800 40200 1 90 0 io-1.sym
{
T 32600 41100 5 10 1 0 90 0 1
net=q2:1
T 32200 40400 5 10 0 0 90 0 1
device=none
T 32700 41100 5 10 0 1 90 1 1
value=IO
}
C 33600 40200 1 90 0 io-1.sym
{
T 33400 41100 5 10 1 0 90 0 1
net=q3:1
T 33000 40400 5 10 0 0 90 0 1
device=none
T 33500 41100 5 10 0 1 90 1 1
value=IO
}
C 34400 40500 1 90 0 io-1.sym
{
T 34200 41400 5 10 1 0 90 0 1
net=q4:1
T 33800 40700 5 10 0 0 90 0 1
device=none
T 34300 41400 5 10 0 1 90 1 1
value=IO
}
C 35200 40200 1 90 0 io-1.sym
{
T 35000 41100 5 10 1 0 90 0 1
net=q5:1
T 34600 40400 5 10 0 0 90 0 1
device=none
T 35100 41100 5 10 0 1 90 1 1
value=IO
}
C 36800 40200 1 90 0 io-1.sym
{
T 36600 41100 5 10 1 0 90 0 1
net=q7:1
T 36200 40400 5 10 0 0 90 0 1
device=none
T 36700 41100 5 10 0 1 90 1 1
value=IO
}
C 36000 40200 1 90 0 io-1.sym
{
T 35800 41100 5 10 1 0 90 0 1
net=q6:1
T 35400 40400 5 10 0 0 90 0 1
device=none
T 35900 41100 5 10 0 1 90 1 1
value=IO
}
N 46400 36600 46700 36600 4
N 46700 36900 46400 36900 4
N 46700 37200 46400 37200 4
N 46400 37500 46700 37500 4
N 46700 37800 46400 37800 4
N 46400 38100 46700 38100 4
N 46700 38400 46400 38400 4
N 43800 42600 44000 42600 4
N 44000 42900 43800 42900 4
N 43800 43200 44000 43200 4
N 44000 43500 43800 43500 4
N 43800 43800 44000 43800 4
N 44000 44400 43800 44400 4
N 44000 44100 43800 44100 4
N 46600 45300 46800 45300 4
N 46800 45600 46600 45600 4
N 46600 45900 46800 45900 4
N 46600 46200 46800 46200 4
N 46800 46500 46600 46500 4
N 46600 46800 46800 46800 4
N 46800 47100 46600 47100 4
N 44300 48000 44100 48000 4
N 44100 48300 44300 48300 4
N 44300 48600 44100 48600 4
N 44100 48900 44300 48900 4
N 44300 49200 44100 49200 4
N 44100 49500 44300 49500 4
N 44100 49800 44300 49800 4
N 44200 51800 44400 51800 4
N 44400 52400 44200 52400 4
N 44200 54400 44400 54400 4
N 44400 54700 44200 54700 4
N 44200 55000 44400 55000 4
N 44200 55300 44400 55300 4
N 44200 55600 44400 55600 4
C 50600 52900 1 90 0 capacitor-1.sym
{
T 49900 53100 5 10 0 0 90 0 1
device=CAPACITOR
T 50200 53200 5 10 1 1 180 0 1
refdes=C1
T 49700 53100 5 10 0 0 90 0 1
symversion=0.1
T 50600 52900 5 10 1 1 0 0 1
value=47pF
}
C 56600 42200 1 90 0 capacitor-1.sym
{
T 55900 42400 5 10 0 0 90 0 1
device=CAPACITOR
T 56100 42400 5 10 1 1 90 0 1
refdes=C2
T 55700 42400 5 10 0 0 90 0 1
symversion=0.1
T 56600 42200 5 10 1 1 0 0 1
value=47pF
}
C 56300 41900 1 0 0 gnd-1.sym
C 50300 52600 1 0 0 gnd-1.sym
N 56100 43100 56400 43100 4
{
T 56100 43100 5 10 1 1 0 0 1
netname=lsb
}
N 49600 53800 50400 53800 4
{
T 49600 53800 5 10 1 1 0 0 1
netname=ssb
}
N 34300 40200 34300 40500 4
{
T 34300 40200 5 10 1 1 0 0 1
netname=msb
}
C 33600 50100 1 0 0 inverter.sym
{
T 72995 118295 5 10 0 1 0 0 1
device=cmos_inverter
T 34195 51095 5 10 1 1 0 0 1
refdes=X10
T 33600 50100 5 10 0 0 0 0 1
slot=1
T 33600 50100 5 10 0 0 0 0 1
model-name=cmos_inverter
T 33600 50100 5 10 0 0 0 0 1
file=model/inverter.sch.cir
}
C 33600 48400 1 0 0 inverter.sym
{
T 72995 116595 5 10 0 1 0 0 1
device=cmos_inverter
T 34195 49395 5 10 1 1 0 0 1
refdes=X11
T 33600 48400 5 10 0 0 0 0 1
slot=1
T 33600 48400 5 10 0 0 0 0 1
model-name=cmos_inverter
T 33600 48400 5 10 0 0 0 0 1
file=model/inverter.sch.cir
}
C 33600 46800 1 0 0 inverter.sym
{
T 72995 114995 5 10 0 1 0 0 1
device=cmos_inverter
T 34195 47795 5 10 1 1 0 0 1
refdes=X12
T 33600 46800 5 10 0 0 0 0 1
slot=1
T 33600 46800 5 10 0 0 0 0 1
model-name=cmos_inverter
T 33600 46800 5 10 0 0 0 0 1
file=model/inverter.sch.cir
}
C 33600 45100 1 0 0 inverter.sym
{
T 72995 113295 5 10 0 1 0 0 1
device=cmos_inverter
T 34195 46095 5 10 1 1 0 0 1
refdes=X13
T 33600 45100 5 10 0 0 0 0 1
slot=1
T 33600 45100 5 10 0 0 0 0 1
model-name=cmos_inverter
T 33600 45100 5 10 0 0 0 0 1
file=model/inverter.sch.cir
}
C 33600 43300 1 0 0 inverter.sym
{
T 72995 111495 5 10 0 1 0 0 1
device=cmos_inverter
T 34195 44295 5 10 1 1 0 0 1
refdes=X14
T 33600 43300 5 10 0 0 0 0 1
slot=1
T 33600 43300 5 10 0 0 0 0 1
model-name=cmos_inverter
T 33600 43300 5 10 0 0 0 0 1
file=model/inverter.sch.cir
}
C 33600 51900 1 0 0 inverter.sym
{
T 72995 120095 5 10 0 1 0 0 1
device=cmos_inverter
T 34195 52895 5 10 1 1 0 0 1
refdes=X9
T 33600 51900 5 10 0 0 0 0 1
slot=1
T 33600 51900 5 10 0 0 0 0 1
model-name=cmos_inverter
T 33600 51900 5 10 0 0 0 0 1
file=model/inverter.sch.cir
}
C 34800 52400 1 0 0 io-1.sym
{
T 35700 52600 5 10 1 0 0 0 1
net=n6:1
T 35000 53000 5 10 0 0 0 0 1
device=none
T 35700 52500 5 10 0 1 0 1 1
value=IO
}
C 34800 50600 1 0 0 io-1.sym
{
T 35700 50800 5 10 1 0 0 0 1
net=n5:1
T 35000 51200 5 10 0 0 0 0 1
device=none
T 35700 50700 5 10 0 1 0 1 1
value=IO
}
C 34800 48900 1 0 0 io-1.sym
{
T 35700 49100 5 10 1 0 0 0 1
net=n4:1
T 35000 49500 5 10 0 0 0 0 1
device=none
T 35700 49000 5 10 0 1 0 1 1
value=IO
}
C 34800 47300 1 0 0 io-1.sym
{
T 35700 47500 5 10 1 0 0 0 1
net=n3:1
T 35000 47900 5 10 0 0 0 0 1
device=none
T 35700 47400 5 10 0 1 0 1 1
value=IO
}
C 34800 45600 1 0 0 io-1.sym
{
T 35700 45800 5 10 1 0 0 0 1
net=n2:1
T 35000 46200 5 10 0 0 0 0 1
device=none
T 35700 45700 5 10 0 1 0 1 1
value=IO
}
C 34800 43800 1 0 0 io-1.sym
{
T 35700 44000 5 10 1 0 0 0 1
net=n1:1
T 35000 44400 5 10 0 0 0 0 1
device=none
T 35700 43900 5 10 0 1 0 1 1
value=IO
}
C 33600 44000 1 180 0 io-1.sym
{
T 32700 43800 5 10 1 0 180 0 1
net=q1:1
T 33400 43400 5 10 0 0 180 0 1
device=none
T 32700 43900 5 10 0 1 180 1 1
value=IO
}
C 33600 45800 1 180 0 io-1.sym
{
T 32700 45600 5 10 1 0 180 0 1
net=q2:1
T 33400 45200 5 10 0 0 180 0 1
device=none
T 32700 45700 5 10 0 1 180 1 1
value=IO
}
C 33600 47500 1 180 0 io-1.sym
{
T 32700 47300 5 10 1 0 180 0 1
net=q3:1
T 33400 46900 5 10 0 0 180 0 1
device=none
T 32700 47400 5 10 0 1 180 1 1
value=IO
}
C 33600 49100 1 180 0 io-1.sym
{
T 32700 48900 5 10 1 0 180 0 1
net=q4:1
T 33400 48500 5 10 0 0 180 0 1
device=none
T 32700 49000 5 10 0 1 180 1 1
value=IO
}
C 33600 50800 1 180 0 io-1.sym
{
T 32700 50600 5 10 1 0 180 0 1
net=q5:1
T 33400 50200 5 10 0 0 180 0 1
device=none
T 32700 50700 5 10 0 1 180 1 1
value=IO
}
C 33600 52600 1 180 0 io-1.sym
{
T 32700 52400 5 10 1 0 180 0 1
net=q6:1
T 33400 52000 5 10 0 0 180 0 1
device=none
T 32700 52500 5 10 0 1 180 1 1
value=IO
}
C 33800 51600 1 0 0 gnd-1.sym
C 33800 49800 1 0 0 gnd-1.sym
C 33800 48100 1 0 0 gnd-1.sym
C 33800 46500 1 0 0 gnd-1.sym
C 33800 44800 1 0 0 gnd-1.sym
C 33800 43000 1 0 0 gnd-1.sym
C 33700 53100 1 0 0 vcc-2.sym
C 33900 44300 1 90 0 vcc-2.sym
C 33900 46100 1 90 0 vcc-2.sym
C 33900 47800 1 90 0 vcc-2.sym
C 33900 49400 1 90 0 vcc-2.sym
C 33900 51100 1 90 0 vcc-2.sym
