* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Jun 5 2019 04:46:10

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : uu2.N_404
T_5_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g0_4
T_5_5_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.N_409
T_5_5_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g2_3
T_4_5_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.mem0.w_data_1
T_4_4_wire_logic_cluster/lc_4/out
T_3_3_lc_trk_g3_4
T_3_3_wire_bram/ram/WDATA_2

End 

Net : uu2.bitmap_pmux
T_4_5_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g0_6
T_4_4_input_2_4
T_4_4_wire_logic_cluster/lc_4/in_2

T_4_5_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g0_6
T_4_4_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.w_addr_user_RNIMJ3O2Z0Z_2
T_8_3_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g3_2
T_8_3_wire_logic_cluster/lc_0/in_1

T_8_3_wire_logic_cluster/lc_2/out
T_9_0_span4_vert_45
T_6_4_sp4_h_l_1
T_8_4_lc_trk_g2_4
T_8_4_wire_logic_cluster/lc_5/s_r

T_8_3_wire_logic_cluster/lc_2/out
T_9_0_span4_vert_45
T_6_4_sp4_h_l_1
T_8_4_lc_trk_g2_4
T_8_4_wire_logic_cluster/lc_5/s_r

T_8_3_wire_logic_cluster/lc_2/out
T_9_0_span4_vert_45
T_6_4_sp4_h_l_1
T_8_4_lc_trk_g2_4
T_8_4_wire_logic_cluster/lc_5/s_r

T_8_3_wire_logic_cluster/lc_2/out
T_8_2_sp4_v_t_36
T_7_3_lc_trk_g2_4
T_7_3_wire_logic_cluster/lc_5/s_r

T_8_3_wire_logic_cluster/lc_2/out
T_8_2_sp4_v_t_36
T_7_3_lc_trk_g2_4
T_7_3_wire_logic_cluster/lc_5/s_r

T_8_3_wire_logic_cluster/lc_2/out
T_8_2_sp4_v_t_36
T_7_3_lc_trk_g2_4
T_7_3_wire_logic_cluster/lc_5/s_r

T_8_3_wire_logic_cluster/lc_2/out
T_9_0_span4_vert_45
T_9_3_lc_trk_g1_5
T_9_3_wire_logic_cluster/lc_5/s_r

T_8_3_wire_logic_cluster/lc_2/out
T_9_0_span4_vert_45
T_9_3_lc_trk_g1_5
T_9_3_wire_logic_cluster/lc_5/s_r

T_8_3_wire_logic_cluster/lc_2/out
T_9_0_span4_vert_45
T_9_3_lc_trk_g1_5
T_9_3_wire_logic_cluster/lc_5/s_r

End 

Net : uu2.w_addr_displayingZ0Z_2
T_6_6_wire_logic_cluster/lc_7/out
T_6_3_sp4_v_t_38
T_6_4_lc_trk_g3_6
T_6_4_wire_logic_cluster/lc_3/in_0

T_6_6_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g3_7
T_6_6_wire_logic_cluster/lc_6/in_0

T_6_6_wire_logic_cluster/lc_7/out
T_6_3_sp4_v_t_38
T_6_4_lc_trk_g3_6
T_6_4_wire_logic_cluster/lc_6/in_3

T_6_6_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_46
T_3_5_sp4_h_l_11
T_4_5_lc_trk_g3_3
T_4_5_wire_logic_cluster/lc_2/in_0

T_6_6_wire_logic_cluster/lc_7/out
T_6_3_sp4_v_t_38
T_6_4_lc_trk_g3_6
T_6_4_wire_logic_cluster/lc_0/in_3

T_6_6_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_46
T_3_5_sp4_h_l_11
T_4_5_lc_trk_g3_3
T_4_5_wire_logic_cluster/lc_0/in_0

T_6_6_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_46
T_3_5_sp4_h_l_11
T_4_5_lc_trk_g3_3
T_4_5_wire_logic_cluster/lc_3/in_1

T_6_6_wire_logic_cluster/lc_7/out
T_6_1_sp12_v_t_22
T_6_3_lc_trk_g3_5
T_6_3_wire_logic_cluster/lc_3/in_3

T_6_6_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g3_7
T_6_6_wire_logic_cluster/lc_7/in_1

T_6_6_wire_logic_cluster/lc_7/out
T_6_5_lc_trk_g0_7
T_6_5_wire_logic_cluster/lc_0/in_1

End 

Net : uu2.un28_w_addr_user_i_0
T_8_3_wire_logic_cluster/lc_0/out
T_8_3_sp4_h_l_5
T_7_0_span4_vert_34
T_7_3_lc_trk_g0_2
T_7_3_wire_logic_cluster/lc_2/cen

T_8_3_wire_logic_cluster/lc_0/out
T_8_3_sp4_h_l_5
T_7_0_span4_vert_34
T_7_3_lc_trk_g0_2
T_7_3_wire_logic_cluster/lc_2/cen

T_8_3_wire_logic_cluster/lc_0/out
T_8_3_sp4_h_l_5
T_7_0_span4_vert_34
T_7_3_lc_trk_g0_2
T_7_3_wire_logic_cluster/lc_2/cen

End 

Net : uu2.bitmap_RNIELSJ2Z0Z_111
T_6_4_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g1_2
T_5_5_wire_logic_cluster/lc_4/in_3

End 

Net : rst_g
T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_3_glb2local_1
T_8_3_lc_trk_g0_5
T_8_3_wire_logic_cluster/lc_2/in_1

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_3_glb2local_2
T_4_3_lc_trk_g0_6
T_4_3_wire_logic_cluster/lc_5/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_4_glb2local_0
T_7_4_lc_trk_g0_4
T_7_4_wire_logic_cluster/lc_7/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_glb2local_2
T_5_11_lc_trk_g0_6
T_5_11_wire_logic_cluster/lc_7/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_9_glb2local_2
T_5_9_lc_trk_g0_6
T_5_9_wire_logic_cluster/lc_5/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_9_glb2local_3
T_8_9_lc_trk_g0_7
T_8_9_wire_logic_cluster/lc_6/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_3_glb2local_2
T_4_3_lc_trk_g0_6
T_4_3_wire_logic_cluster/lc_6/in_0

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_3_glb2local_3
T_5_3_lc_trk_g0_7
T_5_3_wire_logic_cluster/lc_2/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_5_glb2local_0
T_8_5_lc_trk_g0_4
T_8_5_wire_logic_cluster/lc_0/in_0

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_5_glb2local_1
T_1_5_lc_trk_g0_5
T_1_5_input_2_3
T_1_5_wire_logic_cluster/lc_3/in_2

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_glb2local_0
T_9_10_lc_trk_g0_4
T_9_10_wire_logic_cluster/lc_1/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_glb2local_0
T_9_10_lc_trk_g0_4
T_9_10_wire_logic_cluster/lc_7/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_5_glb2local_0
T_8_5_lc_trk_g0_4
T_8_5_wire_logic_cluster/lc_1/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_1_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_1_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_1_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_1_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_1_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_1_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_1_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_1_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_1_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_1_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_1_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_1_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_1_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_1_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_1_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_1_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_1_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_1_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_1_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_1_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_2_wire_logic_cluster/lc_5/s_r

End 

Net : uu2.bitmap_pmux_sn_N_54_mux
T_6_4_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g0_3
T_6_4_wire_logic_cluster/lc_2/in_3

End 

Net : rst
T_4_9_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_45
T_0_11_span4_horz_1
T_0_7_span4_vert_t_12
T_0_8_lc_trk_g1_4
T_0_8_wire_gbuf/in

T_4_9_wire_logic_cluster/lc_0/out
T_4_6_sp4_v_t_40
T_0_10_span4_horz_5
T_2_10_lc_trk_g3_5
T_2_10_wire_logic_cluster/lc_3/in_3

T_4_9_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g2_0
T_5_10_wire_logic_cluster/lc_7/in_1

T_4_9_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_45
T_5_11_sp4_h_l_2
T_7_11_lc_trk_g3_7
T_7_11_wire_logic_cluster/lc_7/in_1

T_4_9_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_45
T_0_11_span4_horz_1
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_3/in_3

T_4_9_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_45
T_5_11_sp4_h_l_2
T_6_11_lc_trk_g3_2
T_6_11_wire_logic_cluster/lc_2/in_1

T_4_9_wire_logic_cluster/lc_0/out
T_5_9_sp4_h_l_0
T_8_9_sp4_v_t_40
T_7_12_lc_trk_g3_0
T_7_12_wire_logic_cluster/lc_7/in_0

T_4_9_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_45
T_5_11_sp4_h_l_2
T_6_11_lc_trk_g3_2
T_6_11_wire_logic_cluster/lc_3/in_0

T_4_9_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g2_0
T_5_10_wire_logic_cluster/lc_3/in_1

T_4_9_wire_logic_cluster/lc_0/out
T_5_9_sp4_h_l_0
T_8_9_sp4_v_t_40
T_7_12_lc_trk_g3_0
T_7_12_wire_logic_cluster/lc_2/in_1

T_4_9_wire_logic_cluster/lc_0/out
T_5_9_sp4_h_l_0
T_8_9_sp4_v_t_37
T_7_10_lc_trk_g2_5
T_7_10_wire_logic_cluster/lc_7/in_0

T_4_9_wire_logic_cluster/lc_0/out
T_5_9_sp4_h_l_0
T_8_9_sp4_v_t_40
T_7_12_lc_trk_g3_0
T_7_12_wire_logic_cluster/lc_4/in_1

T_4_9_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_45
T_5_11_sp4_h_l_2
T_7_11_lc_trk_g2_7
T_7_11_wire_logic_cluster/lc_4/in_3

T_4_9_wire_logic_cluster/lc_0/out
T_5_9_sp4_h_l_0
T_8_9_sp4_v_t_37
T_8_13_sp4_v_t_38
T_8_14_lc_trk_g3_6
T_8_14_wire_logic_cluster/lc_6/in_1

T_4_9_wire_logic_cluster/lc_0/out
T_5_9_sp4_h_l_0
T_8_9_sp4_v_t_37
T_8_13_sp4_v_t_38
T_8_14_lc_trk_g3_6
T_8_14_wire_logic_cluster/lc_4/in_1

T_4_9_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_45
T_0_11_span4_horz_1
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_6/in_0

T_4_9_wire_logic_cluster/lc_0/out
T_3_9_sp4_h_l_8
T_7_9_sp4_h_l_4
T_6_9_sp4_v_t_41
T_5_12_lc_trk_g3_1
T_5_12_wire_logic_cluster/lc_7/in_3

T_4_9_wire_logic_cluster/lc_0/out
T_3_9_sp4_h_l_8
T_7_9_sp4_h_l_4
T_10_9_sp4_v_t_41
T_9_12_lc_trk_g3_1
T_9_12_wire_logic_cluster/lc_7/in_3

T_4_9_wire_logic_cluster/lc_0/out
T_5_9_sp4_h_l_0
T_8_9_sp4_v_t_40
T_8_10_lc_trk_g3_0
T_8_10_wire_logic_cluster/lc_1/in_0

T_4_9_wire_logic_cluster/lc_0/out
T_5_9_sp4_h_l_0
T_8_9_sp4_v_t_37
T_8_13_lc_trk_g1_0
T_8_13_wire_logic_cluster/lc_4/in_1

T_4_9_wire_logic_cluster/lc_0/out
T_5_9_sp4_h_l_0
T_8_9_sp4_v_t_40
T_8_10_lc_trk_g3_0
T_8_10_wire_logic_cluster/lc_0/in_1

T_4_9_wire_logic_cluster/lc_0/out
T_4_6_sp4_v_t_40
T_5_10_sp4_h_l_11
T_6_10_lc_trk_g2_3
T_6_10_wire_logic_cluster/lc_4/in_1

T_4_9_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_45
T_0_11_span4_horz_1
T_2_11_lc_trk_g3_1
T_2_11_wire_logic_cluster/lc_4/in_0

T_4_9_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_45
T_0_11_span4_horz_1
T_2_11_lc_trk_g3_1
T_2_11_wire_logic_cluster/lc_3/in_1

T_4_9_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_45
T_0_11_span4_horz_1
T_2_11_lc_trk_g3_1
T_2_11_wire_logic_cluster/lc_5/in_1

T_4_9_wire_logic_cluster/lc_0/out
T_4_6_sp4_v_t_40
T_0_10_span4_horz_5
T_1_10_lc_trk_g0_0
T_1_10_wire_logic_cluster/lc_3/in_1

T_4_9_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_45
T_0_11_span4_horz_1
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_1/in_1

T_4_9_wire_logic_cluster/lc_0/out
T_5_9_sp4_h_l_0
T_8_9_sp4_v_t_40
T_8_10_lc_trk_g3_0
T_8_10_wire_logic_cluster/lc_2/in_3

T_4_9_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_45
T_0_11_span4_horz_1
T_2_11_lc_trk_g3_1
T_2_11_wire_logic_cluster/lc_7/in_3

T_4_9_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_45
T_4_8_lc_trk_g2_5
T_4_8_wire_logic_cluster/lc_1/in_0

T_4_9_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_45
T_4_8_lc_trk_g2_5
T_4_8_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.mem0.w_data_3
T_4_4_wire_logic_cluster/lc_3/out
T_3_3_lc_trk_g2_3
T_3_3_wire_bram/ram/WDATA_6

End 

Net : uu2.un1_w_user_lf_0
T_8_3_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g2_1
T_8_3_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.un28_w_addr_user_i
T_8_3_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g1_4
T_8_3_wire_logic_cluster/lc_0/in_3

T_8_3_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g1_4
T_8_4_wire_logic_cluster/lc_5/in_0

T_8_3_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g0_4
T_9_3_wire_logic_cluster/lc_0/in_0

T_8_3_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g0_4
T_9_3_wire_logic_cluster/lc_2/in_0

T_8_3_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g1_4
T_8_4_wire_logic_cluster/lc_4/in_3

T_8_3_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g0_4
T_9_3_wire_logic_cluster/lc_1/in_3

T_8_3_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g1_4
T_8_4_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.un1_w_user_lfZ0Z_4
T_8_4_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g0_1
T_8_3_wire_logic_cluster/lc_1/in_0

End 

Net : L3_tx_data_2
T_11_4_wire_logic_cluster/lc_6/out
T_9_4_sp4_h_l_9
T_8_4_lc_trk_g1_1
T_8_4_wire_logic_cluster/lc_1/in_1

T_11_4_wire_logic_cluster/lc_6/out
T_9_4_sp4_h_l_9
T_8_0_span4_vert_39
T_8_3_lc_trk_g0_7
T_8_3_input_2_5
T_8_3_wire_logic_cluster/lc_5/in_2

T_11_4_wire_logic_cluster/lc_6/out
T_9_4_sp4_h_l_9
T_8_4_lc_trk_g0_1
T_8_4_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.w_addr_displayingZ0Z_1
T_6_5_wire_logic_cluster/lc_1/out
T_6_4_lc_trk_g1_1
T_6_4_wire_logic_cluster/lc_3/in_3

T_6_5_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g0_1
T_6_6_wire_logic_cluster/lc_6/in_1

T_6_5_wire_logic_cluster/lc_1/out
T_6_4_lc_trk_g1_1
T_6_4_wire_logic_cluster/lc_5/in_3

T_6_5_wire_logic_cluster/lc_1/out
T_6_2_sp4_v_t_42
T_3_6_sp4_h_l_0
T_4_6_lc_trk_g3_0
T_4_6_wire_logic_cluster/lc_6/in_3

T_6_5_wire_logic_cluster/lc_1/out
T_6_2_sp4_v_t_42
T_3_6_sp4_h_l_0
T_4_6_lc_trk_g3_0
T_4_6_wire_logic_cluster/lc_7/in_0

T_6_5_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g1_1
T_6_6_wire_logic_cluster/lc_5/in_1

T_6_5_wire_logic_cluster/lc_1/out
T_6_4_lc_trk_g1_1
T_6_4_input_2_0
T_6_4_wire_logic_cluster/lc_0/in_2

T_6_5_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g3_1
T_7_4_wire_logic_cluster/lc_0/in_0

T_6_5_wire_logic_cluster/lc_1/out
T_5_5_sp4_h_l_10
T_4_5_lc_trk_g0_2
T_4_5_wire_logic_cluster/lc_3/in_3

T_6_5_wire_logic_cluster/lc_1/out
T_6_2_sp4_v_t_42
T_3_6_sp4_h_l_0
T_4_6_lc_trk_g3_0
T_4_6_wire_logic_cluster/lc_5/in_0

T_6_5_wire_logic_cluster/lc_1/out
T_6_4_lc_trk_g1_1
T_6_4_wire_logic_cluster/lc_7/in_3

T_6_5_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g3_1
T_6_5_wire_logic_cluster/lc_0/in_0

T_6_5_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g3_1
T_6_5_wire_logic_cluster/lc_1/in_3

T_6_5_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g1_1
T_6_6_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.w_addr_displayingZ0Z_3
T_6_5_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g0_0
T_6_4_wire_logic_cluster/lc_3/in_1

T_6_5_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g0_0
T_6_4_wire_logic_cluster/lc_1/in_1

T_6_5_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g3_0
T_5_5_wire_logic_cluster/lc_0/in_1

T_6_5_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g1_0
T_6_6_wire_logic_cluster/lc_6/in_3

T_6_5_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g3_0
T_5_5_wire_logic_cluster/lc_1/in_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g1_0
T_6_6_input_2_3
T_6_6_wire_logic_cluster/lc_3/in_2

T_6_5_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g0_0
T_6_4_wire_logic_cluster/lc_6/in_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g1_0
T_6_6_wire_logic_cluster/lc_4/in_1

T_6_5_wire_logic_cluster/lc_0/out
T_5_5_sp4_h_l_8
T_4_5_lc_trk_g1_0
T_4_5_wire_logic_cluster/lc_2/in_3

T_6_5_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g1_0
T_6_6_wire_logic_cluster/lc_5/in_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g0_0
T_6_4_wire_logic_cluster/lc_0/in_0

T_6_5_wire_logic_cluster/lc_0/out
T_5_5_sp4_h_l_8
T_4_5_lc_trk_g1_0
T_4_5_wire_logic_cluster/lc_0/in_3

T_6_5_wire_logic_cluster/lc_0/out
T_5_6_lc_trk_g0_0
T_5_6_wire_logic_cluster/lc_5/in_1

T_6_5_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g2_0
T_5_5_wire_logic_cluster/lc_2/in_0

T_6_5_wire_logic_cluster/lc_0/out
T_5_5_sp4_h_l_8
T_4_5_lc_trk_g1_0
T_4_5_wire_logic_cluster/lc_4/in_3

T_6_5_wire_logic_cluster/lc_0/out
T_7_2_sp4_v_t_41
T_7_3_lc_trk_g2_1
T_7_3_wire_logic_cluster/lc_4/in_3

T_6_5_wire_logic_cluster/lc_0/out
T_6_5_lc_trk_g1_0
T_6_5_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.bitmap_RNI1PH82Z0Z_34
T_5_5_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g2_1
T_5_5_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.w_addr_displayingZ0Z_8
T_7_4_wire_logic_cluster/lc_1/out
T_7_1_sp4_v_t_42
T_4_5_sp4_h_l_7
T_5_5_lc_trk_g2_7
T_5_5_wire_logic_cluster/lc_0/in_3

T_7_4_wire_logic_cluster/lc_1/out
T_7_5_lc_trk_g1_1
T_7_5_wire_logic_cluster/lc_7/in_1

T_7_4_wire_logic_cluster/lc_1/out
T_6_4_sp4_h_l_10
T_5_4_lc_trk_g0_2
T_5_4_wire_logic_cluster/lc_7/in_3

T_7_4_wire_logic_cluster/lc_1/out
T_6_4_sp4_h_l_10
T_5_4_sp4_v_t_41
T_4_5_lc_trk_g3_1
T_4_5_wire_logic_cluster/lc_7/in_3

T_7_4_wire_logic_cluster/lc_1/out
T_6_4_sp4_h_l_10
T_5_4_sp4_v_t_41
T_4_6_lc_trk_g0_4
T_4_6_wire_logic_cluster/lc_7/in_3

T_7_4_wire_logic_cluster/lc_1/out
T_7_1_sp4_v_t_42
T_4_5_sp4_h_l_7
T_5_5_lc_trk_g2_7
T_5_5_wire_logic_cluster/lc_2/in_1

T_7_4_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g2_1
T_7_4_wire_logic_cluster/lc_0/in_3

T_7_4_wire_logic_cluster/lc_1/out
T_6_4_sp4_h_l_10
T_5_4_sp4_v_t_41
T_4_5_lc_trk_g3_1
T_4_5_wire_logic_cluster/lc_5/in_3

T_7_4_wire_logic_cluster/lc_1/out
T_6_4_sp4_h_l_10
T_5_0_span4_vert_38
T_4_3_lc_trk_g2_6
T_4_3_wire_logic_cluster/lc_4/in_0

T_7_4_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g2_1
T_7_4_wire_logic_cluster/lc_6/in_3

T_7_4_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g1_1
T_7_4_wire_logic_cluster/lc_1/in_1

T_7_4_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g0_1
T_6_5_input_2_3
T_6_5_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.bitmap_pmux_26_bm_1_cascade_
T_5_5_wire_logic_cluster/lc_0/ltout
T_5_5_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.N_17_cascade_
T_6_4_wire_logic_cluster/lc_1/ltout
T_6_4_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.bitmapZ0Z_162
T_6_8_wire_logic_cluster/lc_7/out
T_6_3_sp12_v_t_22
T_6_4_lc_trk_g2_6
T_6_4_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.N_67_0
T_7_8_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g2_6
T_7_8_wire_logic_cluster/lc_0/in_0

T_7_8_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g2_6
T_7_8_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.Mten_at_1
T_7_9_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g0_3
T_7_8_wire_logic_cluster/lc_6/in_3

T_7_9_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g0_3
T_7_8_wire_logic_cluster/lc_4/in_3

T_7_9_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g0_3
T_7_8_wire_logic_cluster/lc_7/in_0

T_7_9_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g0_3
T_7_9_wire_logic_cluster/lc_0/in_3

T_7_9_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g0_3
T_7_8_wire_logic_cluster/lc_1/in_0

T_7_9_wire_logic_cluster/lc_3/out
T_6_8_lc_trk_g2_3
T_6_8_wire_logic_cluster/lc_2/in_3

T_7_9_wire_logic_cluster/lc_3/out
T_6_8_lc_trk_g2_3
T_6_8_wire_logic_cluster/lc_3/in_0

T_7_9_wire_logic_cluster/lc_3/out
T_6_8_lc_trk_g2_3
T_6_8_wire_logic_cluster/lc_0/in_3

T_7_9_wire_logic_cluster/lc_3/out
T_6_8_lc_trk_g2_3
T_6_8_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.L3_segment4_0_i_1_5
T_7_8_wire_logic_cluster/lc_0/out
T_7_6_sp4_v_t_45
T_4_6_sp4_h_l_2
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.dictrl.r_alarm_or_timeZ0
T_8_10_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g1_7
T_8_9_wire_logic_cluster/lc_1/in_3

T_8_10_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g1_7
T_8_10_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.alarm_or_time_0
T_8_9_wire_logic_cluster/lc_1/out
T_7_9_lc_trk_g3_1
T_7_9_wire_logic_cluster/lc_3/in_3

T_8_9_wire_logic_cluster/lc_1/out
T_7_9_sp4_h_l_10
T_6_5_sp4_v_t_47
T_5_8_lc_trk_g3_7
T_5_8_wire_logic_cluster/lc_4/in_0

T_8_9_wire_logic_cluster/lc_1/out
T_7_9_sp4_h_l_10
T_6_5_sp4_v_t_47
T_5_8_lc_trk_g3_7
T_5_8_wire_logic_cluster/lc_5/in_3

T_8_9_wire_logic_cluster/lc_1/out
T_7_9_sp4_h_l_10
T_6_5_sp4_v_t_47
T_5_8_lc_trk_g3_7
T_5_8_wire_logic_cluster/lc_3/in_3

T_8_9_wire_logic_cluster/lc_1/out
T_7_9_sp4_h_l_10
T_6_5_sp4_v_t_47
T_5_8_lc_trk_g3_7
T_5_8_wire_logic_cluster/lc_1/in_3

T_8_9_wire_logic_cluster/lc_1/out
T_8_6_sp4_v_t_42
T_8_7_lc_trk_g2_2
T_8_7_wire_logic_cluster/lc_7/in_3

T_8_9_wire_logic_cluster/lc_1/out
T_8_6_sp4_v_t_42
T_8_7_lc_trk_g2_2
T_8_7_wire_logic_cluster/lc_6/in_0

T_8_9_wire_logic_cluster/lc_1/out
T_8_6_sp4_v_t_42
T_8_7_lc_trk_g2_2
T_8_7_wire_logic_cluster/lc_3/in_3

T_8_9_wire_logic_cluster/lc_1/out
T_7_9_lc_trk_g3_1
T_7_9_wire_logic_cluster/lc_1/in_3

T_8_9_wire_logic_cluster/lc_1/out
T_8_6_sp4_v_t_42
T_8_7_lc_trk_g2_2
T_8_7_wire_logic_cluster/lc_5/in_3

T_8_9_wire_logic_cluster/lc_1/out
T_8_6_sp4_v_t_42
T_8_7_lc_trk_g2_2
T_8_7_wire_logic_cluster/lc_1/in_3

T_8_9_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g2_1
T_7_8_wire_logic_cluster/lc_2/in_3

T_8_9_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g2_1
T_7_8_wire_logic_cluster/lc_4/in_1

T_8_9_wire_logic_cluster/lc_1/out
T_8_6_sp4_v_t_42
T_8_7_lc_trk_g2_2
T_8_7_wire_logic_cluster/lc_4/in_0

T_8_9_wire_logic_cluster/lc_1/out
T_8_8_lc_trk_g1_1
T_8_8_wire_logic_cluster/lc_7/in_3

T_8_9_wire_logic_cluster/lc_1/out
T_8_8_lc_trk_g1_1
T_8_8_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.dictrl.un2_dicAlarmTrig
T_7_10_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g3_0
T_8_9_wire_logic_cluster/lc_1/in_0

T_7_10_wire_logic_cluster/lc_0/out
T_8_7_sp4_v_t_41
T_8_8_lc_trk_g3_1
T_8_8_wire_logic_cluster/lc_5/in_1

T_7_10_wire_logic_cluster/lc_0/out
T_6_9_lc_trk_g2_0
T_6_9_input_2_4
T_6_9_wire_logic_cluster/lc_4/in_2

T_7_10_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g3_0
T_8_9_wire_logic_cluster/lc_7/in_0

T_7_10_wire_logic_cluster/lc_0/out
T_6_9_lc_trk_g2_0
T_6_9_wire_logic_cluster/lc_3/in_1

T_7_10_wire_logic_cluster/lc_0/out
T_6_9_lc_trk_g2_0
T_6_9_input_2_6
T_6_9_wire_logic_cluster/lc_6/in_2

T_7_10_wire_logic_cluster/lc_0/out
T_8_7_sp4_v_t_41
T_9_11_sp4_h_l_4
T_9_11_lc_trk_g1_1
T_9_11_wire_logic_cluster/lc_5/in_3

End 

Net : L3_tx_data_4
T_9_4_wire_logic_cluster/lc_6/out
T_8_4_lc_trk_g3_6
T_8_4_wire_logic_cluster/lc_1/in_0

T_9_4_wire_logic_cluster/lc_6/out
T_8_4_lc_trk_g3_6
T_8_4_wire_logic_cluster/lc_0/in_1

T_9_4_wire_logic_cluster/lc_6/out
T_9_4_sp4_h_l_1
T_5_4_sp4_h_l_1
T_4_4_lc_trk_g0_1
T_4_4_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.dictrl.r_dicAlarmTrigZ0
T_9_10_wire_logic_cluster/lc_3/out
T_8_9_lc_trk_g3_3
T_8_9_wire_logic_cluster/lc_1/in_1

T_9_10_wire_logic_cluster/lc_3/out
T_9_9_sp4_v_t_38
T_6_9_sp4_h_l_9
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_4/in_0

T_9_10_wire_logic_cluster/lc_3/out
T_9_9_sp4_v_t_38
T_6_9_sp4_h_l_9
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_6/in_0

T_9_10_wire_logic_cluster/lc_3/out
T_9_6_sp4_v_t_43
T_8_8_lc_trk_g0_6
T_8_8_wire_logic_cluster/lc_5/in_3

T_9_10_wire_logic_cluster/lc_3/out
T_9_9_sp4_v_t_38
T_6_9_sp4_h_l_9
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_3/in_3

T_9_10_wire_logic_cluster/lc_3/out
T_8_9_lc_trk_g3_3
T_8_9_wire_logic_cluster/lc_7/in_3

T_9_10_wire_logic_cluster/lc_3/out
T_9_10_lc_trk_g1_3
T_9_10_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.bitmapZ0Z_168
T_5_7_wire_logic_cluster/lc_4/out
T_6_3_sp4_v_t_44
T_6_4_lc_trk_g3_4
T_6_4_wire_logic_cluster/lc_1/in_0

End 

Net : uu2.vram_rd_clk_det_RNI95711Z0Z_1
T_4_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_2
T_0_3_span4_horz_26
T_2_3_sp4_v_t_42
T_2_4_lc_trk_g2_2
T_2_4_wire_logic_cluster/lc_3/cen

T_4_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_2
T_0_3_span4_horz_26
T_2_3_sp4_v_t_42
T_2_4_lc_trk_g2_2
T_2_4_wire_logic_cluster/lc_3/cen

T_4_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_2
T_0_3_span4_horz_26
T_2_3_sp4_v_t_42
T_2_4_lc_trk_g2_2
T_2_4_wire_logic_cluster/lc_3/cen

T_4_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_2
T_0_3_span4_horz_26
T_2_3_sp4_v_t_42
T_2_4_lc_trk_g2_2
T_2_4_wire_logic_cluster/lc_3/cen

T_4_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_2
T_0_3_span4_horz_26
T_2_3_sp4_v_t_42
T_2_4_lc_trk_g2_2
T_2_4_wire_logic_cluster/lc_3/cen

T_4_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_2
T_0_3_span4_horz_26
T_2_3_sp4_v_t_42
T_2_4_lc_trk_g2_2
T_2_4_wire_logic_cluster/lc_3/cen

T_4_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_2
T_0_3_span4_horz_26
T_2_3_sp4_v_t_42
T_2_4_lc_trk_g2_2
T_2_4_wire_logic_cluster/lc_3/cen

T_4_3_wire_logic_cluster/lc_5/out
T_3_3_sp4_h_l_2
T_0_3_span4_horz_26
T_2_3_sp4_v_t_42
T_2_4_lc_trk_g2_2
T_2_4_wire_logic_cluster/lc_3/cen

End 

Net : L3_tx_data_1
T_9_4_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g3_4
T_8_4_input_2_1
T_8_4_wire_logic_cluster/lc_1/in_2

T_9_4_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g2_4
T_8_3_wire_logic_cluster/lc_5/in_3

T_9_4_wire_logic_cluster/lc_4/out
T_2_4_sp12_h_l_0
T_4_4_lc_trk_g0_7
T_4_4_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.segment_1_3
T_7_8_wire_logic_cluster/lc_3/out
T_7_5_sp4_v_t_46
T_4_5_sp4_h_l_5
T_5_5_lc_trk_g3_5
T_5_5_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.N_69_0
T_7_8_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g1_4
T_7_8_wire_logic_cluster/lc_3/in_0

T_7_8_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g1_4
T_7_8_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.un1_w_user_crZ0Z_4
T_8_4_wire_logic_cluster/lc_0/out
T_8_3_lc_trk_g0_0
T_8_3_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.un1_w_user_cr_0
T_8_3_wire_logic_cluster/lc_5/out
T_8_3_lc_trk_g2_5
T_8_3_wire_logic_cluster/lc_4/in_3

T_8_3_wire_logic_cluster/lc_5/out
T_8_3_lc_trk_g2_5
T_8_3_wire_logic_cluster/lc_2/in_3

T_8_3_wire_logic_cluster/lc_5/out
T_8_3_lc_trk_g2_5
T_8_3_wire_logic_cluster/lc_3/in_0

End 

Net : L3_tx_data_5
T_9_4_wire_logic_cluster/lc_7/out
T_8_4_lc_trk_g3_7
T_8_4_wire_logic_cluster/lc_0/in_0

T_9_4_wire_logic_cluster/lc_7/out
T_8_4_lc_trk_g3_7
T_8_4_wire_logic_cluster/lc_1/in_3

T_9_4_wire_logic_cluster/lc_7/out
T_0_4_span12_horz_5
T_4_4_lc_trk_g1_5
T_4_4_wire_logic_cluster/lc_1/in_3

End 

Net : L3_tx_data_6
T_9_4_wire_logic_cluster/lc_2/out
T_8_4_lc_trk_g2_2
T_8_4_input_2_0
T_8_4_wire_logic_cluster/lc_0/in_2

T_9_4_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g2_2
T_8_3_wire_logic_cluster/lc_1/in_1

T_9_4_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g2_2
T_8_3_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT_dictrl_decoder_de_cr_1_1
T_7_15_wire_logic_cluster/lc_1/out
T_7_12_sp4_v_t_42
T_6_13_lc_trk_g3_2
T_6_13_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_1/out
T_7_12_sp4_v_t_42
T_4_12_sp4_h_l_7
T_5_12_lc_trk_g2_7
T_5_12_wire_logic_cluster/lc_6/in_1

T_7_15_wire_logic_cluster/lc_1/out
T_7_12_sp4_v_t_42
T_6_13_lc_trk_g3_2
T_6_13_input_2_1
T_6_13_wire_logic_cluster/lc_1/in_2

T_7_15_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g2_1
T_7_15_wire_logic_cluster/lc_4/in_3

T_7_15_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g2_1
T_7_15_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.dictrl.N_30_0
T_2_9_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g1_3
T_2_10_wire_logic_cluster/lc_7/in_3

End 

Net : bu_rx_data_5
T_5_14_wire_logic_cluster/lc_7/out
T_4_14_sp4_h_l_6
T_7_14_sp4_v_t_43
T_7_15_lc_trk_g2_3
T_7_15_wire_logic_cluster/lc_1/in_0

T_5_14_wire_logic_cluster/lc_7/out
T_4_14_sp4_h_l_6
T_7_14_sp4_v_t_43
T_7_15_lc_trk_g2_3
T_7_15_wire_logic_cluster/lc_7/in_0

T_5_14_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_47
T_7_13_sp4_h_l_10
T_9_13_lc_trk_g2_7
T_9_13_wire_logic_cluster/lc_2/in_3

T_5_14_wire_logic_cluster/lc_7/out
T_4_14_sp4_h_l_6
T_8_14_sp4_h_l_9
T_8_14_lc_trk_g1_4
T_8_14_wire_logic_cluster/lc_5/in_0

T_5_14_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_47
T_7_13_sp4_h_l_10
T_9_13_lc_trk_g3_7
T_9_13_wire_logic_cluster/lc_4/in_0

T_5_14_wire_logic_cluster/lc_7/out
T_5_13_sp4_v_t_46
T_5_9_sp4_v_t_39
T_4_11_lc_trk_g1_2
T_4_11_wire_logic_cluster/lc_4/in_1

T_5_14_wire_logic_cluster/lc_7/out
T_5_13_sp4_v_t_46
T_5_15_lc_trk_g3_3
T_5_15_wire_logic_cluster/lc_4/in_0

T_5_14_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_47
T_7_13_sp4_h_l_10
T_9_13_lc_trk_g3_7
T_9_13_wire_logic_cluster/lc_0/in_0

T_5_14_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_47
T_7_13_sp4_h_l_10
T_8_13_lc_trk_g2_2
T_8_13_wire_logic_cluster/lc_3/in_1

T_5_14_wire_logic_cluster/lc_7/out
T_5_13_lc_trk_g0_7
T_5_13_wire_logic_cluster/lc_4/in_3

T_5_14_wire_logic_cluster/lc_7/out
T_4_14_lc_trk_g2_7
T_4_14_wire_logic_cluster/lc_5/in_0

T_5_14_wire_logic_cluster/lc_7/out
T_4_14_lc_trk_g2_7
T_4_14_wire_logic_cluster/lc_0/in_3

T_5_14_wire_logic_cluster/lc_7/out
T_5_14_lc_trk_g1_7
T_5_14_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.dictrl.de_cr
T_6_13_wire_logic_cluster/lc_5/out
T_7_9_sp4_v_t_46
T_4_9_sp4_h_l_5
T_0_9_span4_horz_16
T_2_9_lc_trk_g2_0
T_2_9_wire_logic_cluster/lc_3/in_3

T_6_13_wire_logic_cluster/lc_5/out
T_7_9_sp4_v_t_46
T_4_9_sp4_h_l_5
T_7_9_sp4_v_t_47
T_7_11_lc_trk_g2_2
T_7_11_wire_logic_cluster/lc_2/in_0

T_6_13_wire_logic_cluster/lc_5/out
T_6_13_lc_trk_g2_5
T_6_13_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.dictrl.currState_2_RNI0P25DZ0Z_1
T_2_10_wire_logic_cluster/lc_7/out
T_2_10_sp4_h_l_3
T_6_10_sp4_h_l_3
T_5_10_lc_trk_g1_3
T_5_10_wire_logic_cluster/lc_7/in_3

T_2_10_wire_logic_cluster/lc_7/out
T_2_10_sp4_h_l_3
T_6_10_sp4_h_l_3
T_5_10_lc_trk_g1_3
T_5_10_wire_logic_cluster/lc_0/in_0

T_2_10_wire_logic_cluster/lc_7/out
T_2_10_sp4_h_l_3
T_6_10_sp4_h_l_3
T_5_10_lc_trk_g1_3
T_5_10_wire_logic_cluster/lc_1/in_3

T_2_10_wire_logic_cluster/lc_7/out
T_2_11_lc_trk_g0_7
T_2_11_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.dictrl.N_8ctr
T_5_10_wire_logic_cluster/lc_7/out
T_6_8_sp4_v_t_42
T_3_12_sp4_h_l_0
T_2_12_lc_trk_g0_0
T_2_12_wire_logic_cluster/lc_4/in_0

T_5_10_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g2_7
T_6_11_wire_logic_cluster/lc_7/in_0

T_5_10_wire_logic_cluster/lc_7/out
T_6_9_sp4_v_t_47
T_6_12_lc_trk_g1_7
T_6_12_wire_logic_cluster/lc_5/in_1

T_5_10_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g1_7
T_5_10_wire_logic_cluster/lc_4/in_0

T_5_10_wire_logic_cluster/lc_7/out
T_6_8_sp4_v_t_42
T_7_12_sp4_h_l_7
T_7_12_lc_trk_g1_2
T_7_12_wire_logic_cluster/lc_6/in_1

T_5_10_wire_logic_cluster/lc_7/out
T_0_10_span12_horz_13
T_1_10_lc_trk_g0_6
T_1_10_wire_logic_cluster/lc_5/in_1

T_5_10_wire_logic_cluster/lc_7/out
T_0_10_span12_horz_13
T_1_10_lc_trk_g0_6
T_1_10_input_2_0
T_1_10_wire_logic_cluster/lc_0/in_2

T_5_10_wire_logic_cluster/lc_7/out
T_6_8_sp4_v_t_42
T_3_12_sp4_h_l_0
T_2_8_sp4_v_t_37
T_1_11_lc_trk_g2_5
T_1_11_wire_logic_cluster/lc_6/in_1

T_5_10_wire_logic_cluster/lc_7/out
T_6_8_sp4_v_t_42
T_3_12_sp4_h_l_0
T_2_12_lc_trk_g0_0
T_2_12_wire_logic_cluster/lc_2/in_0

T_5_10_wire_logic_cluster/lc_7/out
T_6_9_sp4_v_t_47
T_6_12_lc_trk_g1_7
T_6_12_wire_logic_cluster/lc_3/in_1

T_5_10_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g0_7
T_6_10_wire_logic_cluster/lc_5/in_0

T_5_10_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g0_7
T_6_10_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.dictrl.N_7_1_0
T_2_12_wire_logic_cluster/lc_4/out
T_3_12_sp12_h_l_0
T_6_12_lc_trk_g0_0
T_6_12_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.dictrl.currState_0_ret_29_RNIDFRSEEZ0
T_6_12_wire_logic_cluster/lc_6/out
T_6_12_sp4_h_l_1
T_5_8_sp4_v_t_43
T_5_11_lc_trk_g1_3
T_5_11_wire_logic_cluster/lc_1/cen

T_6_12_wire_logic_cluster/lc_6/out
T_6_12_sp4_h_l_1
T_5_8_sp4_v_t_43
T_5_11_lc_trk_g1_3
T_5_11_wire_logic_cluster/lc_1/cen

T_6_12_wire_logic_cluster/lc_6/out
T_6_6_sp12_v_t_23
T_6_13_lc_trk_g3_3
T_6_13_wire_logic_cluster/lc_0/cen

End 

Net : bu_rx_data_4
T_4_14_wire_logic_cluster/lc_5/out
T_5_14_sp4_h_l_10
T_8_14_sp4_v_t_38
T_7_15_lc_trk_g2_6
T_7_15_wire_logic_cluster/lc_1/in_1

T_4_14_wire_logic_cluster/lc_5/out
T_5_14_sp4_h_l_10
T_8_10_sp4_v_t_47
T_8_13_lc_trk_g0_7
T_8_13_wire_logic_cluster/lc_6/in_3

T_4_14_wire_logic_cluster/lc_5/out
T_5_15_lc_trk_g2_5
T_5_15_wire_logic_cluster/lc_6/in_1

T_4_14_wire_logic_cluster/lc_5/out
T_5_14_sp4_h_l_10
T_9_14_sp4_h_l_6
T_8_14_lc_trk_g0_6
T_8_14_wire_logic_cluster/lc_5/in_3

T_4_14_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g1_5
T_4_13_wire_logic_cluster/lc_5/in_1

T_4_14_wire_logic_cluster/lc_5/out
T_4_15_lc_trk_g1_5
T_4_15_wire_logic_cluster/lc_3/in_3

T_4_14_wire_logic_cluster/lc_5/out
T_3_14_sp4_h_l_2
T_7_14_sp4_h_l_10
T_10_14_sp4_v_t_47
T_9_15_lc_trk_g3_7
T_9_15_wire_logic_cluster/lc_1/in_3

T_4_14_wire_logic_cluster/lc_5/out
T_3_14_sp4_h_l_2
T_7_14_sp4_h_l_10
T_10_10_sp4_v_t_41
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_7/in_3

T_4_14_wire_logic_cluster/lc_5/out
T_3_14_sp4_h_l_2
T_7_14_sp4_h_l_10
T_10_10_sp4_v_t_41
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_5/in_3

T_4_14_wire_logic_cluster/lc_5/out
T_5_14_sp4_h_l_10
T_8_14_sp4_v_t_38
T_8_15_lc_trk_g3_6
T_8_15_wire_logic_cluster/lc_4/in_3

T_4_14_wire_logic_cluster/lc_5/out
T_5_14_sp4_h_l_10
T_8_14_sp4_v_t_38
T_8_15_lc_trk_g3_6
T_8_15_wire_logic_cluster/lc_6/in_3

T_4_14_wire_logic_cluster/lc_5/out
T_4_14_lc_trk_g2_5
T_4_14_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.N_158
T_7_5_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g0_7
T_6_6_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.w_addr_displaying_nesr_RNI1JET2Z0Z_7_cascade_
T_6_6_wire_logic_cluster/lc_4/ltout
T_6_6_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.bitmap_pmux_23_ns_1
T_6_6_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g2_5
T_5_5_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.N_400_cascade_
T_5_5_wire_logic_cluster/lc_2/ltout
T_5_5_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.bitmapZ0Z_52
T_7_5_wire_logic_cluster/lc_6/out
T_7_5_lc_trk_g1_6
T_7_5_wire_logic_cluster/lc_7/in_0

End 

Net : L3_tx_data_3
T_9_5_wire_logic_cluster/lc_7/out
T_8_4_lc_trk_g2_7
T_8_4_wire_logic_cluster/lc_0/in_3

T_9_5_wire_logic_cluster/lc_7/out
T_9_2_sp4_v_t_38
T_8_3_lc_trk_g2_6
T_8_3_wire_logic_cluster/lc_1/in_3

T_9_5_wire_logic_cluster/lc_7/out
T_9_2_sp4_v_t_38
T_6_6_sp4_h_l_3
T_5_2_sp4_v_t_38
T_4_4_lc_trk_g1_3
T_4_4_wire_logic_cluster/lc_3/in_1

End 

Net : bu_rx_data_1_rep1
T_4_14_wire_logic_cluster/lc_1/out
T_4_14_sp4_h_l_7
T_7_14_sp4_v_t_42
T_7_15_lc_trk_g2_2
T_7_15_wire_logic_cluster/lc_1/in_3

T_4_14_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g1_1
T_4_13_wire_logic_cluster/lc_2/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g1_1
T_4_13_wire_logic_cluster/lc_1/in_3

T_4_14_wire_logic_cluster/lc_1/out
T_5_15_lc_trk_g3_1
T_5_15_wire_logic_cluster/lc_6/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_0_14_span12_horz_2
T_8_14_lc_trk_g0_2
T_8_14_wire_logic_cluster/lc_7/in_3

T_4_14_wire_logic_cluster/lc_1/out
T_5_15_lc_trk_g3_1
T_5_15_wire_logic_cluster/lc_7/in_3

T_4_14_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g1_1
T_4_13_wire_logic_cluster/lc_0/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g1_1
T_4_13_wire_logic_cluster/lc_3/in_1

T_4_14_wire_logic_cluster/lc_1/out
T_0_14_span12_horz_2
T_8_14_lc_trk_g0_2
T_8_14_wire_logic_cluster/lc_2/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_4_14_sp4_h_l_7
T_3_10_sp4_v_t_42
T_2_13_lc_trk_g3_2
T_2_13_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.dictrl.g0_11
T_7_15_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_43
T_7_9_sp4_v_t_44
T_4_9_sp4_h_l_9
T_6_9_lc_trk_g2_4
T_6_9_wire_logic_cluster/lc_0/in_0

End 

Net : buart__rx_bitcount_0
T_6_15_wire_logic_cluster/lc_7/out
T_6_15_lc_trk_g1_7
T_6_15_wire_logic_cluster/lc_3/in_1

T_6_15_wire_logic_cluster/lc_7/out
T_6_12_sp4_v_t_38
T_5_13_lc_trk_g2_6
T_5_13_wire_logic_cluster/lc_2/in_0

T_6_15_wire_logic_cluster/lc_7/out
T_5_14_lc_trk_g2_7
T_5_14_input_2_3
T_5_14_wire_logic_cluster/lc_3/in_2

T_6_15_wire_logic_cluster/lc_7/out
T_6_15_lc_trk_g1_7
T_6_15_wire_logic_cluster/lc_4/in_0

T_6_15_wire_logic_cluster/lc_7/out
T_6_15_lc_trk_g1_7
T_6_15_wire_logic_cluster/lc_2/in_0

T_6_15_wire_logic_cluster/lc_7/out
T_6_16_lc_trk_g0_7
T_6_16_wire_logic_cluster/lc_0/in_1

T_6_15_wire_logic_cluster/lc_7/out
T_6_15_lc_trk_g1_7
T_6_15_wire_logic_cluster/lc_7/in_3

End 

Net : buart__rx_bitcount_1
T_6_14_wire_logic_cluster/lc_3/out
T_6_15_lc_trk_g1_3
T_6_15_wire_logic_cluster/lc_3/in_3

T_6_14_wire_logic_cluster/lc_3/out
T_5_13_lc_trk_g3_3
T_5_13_wire_logic_cluster/lc_1/in_3

T_6_14_wire_logic_cluster/lc_3/out
T_5_14_lc_trk_g3_3
T_5_14_wire_logic_cluster/lc_3/in_3

T_6_14_wire_logic_cluster/lc_3/out
T_6_15_lc_trk_g1_3
T_6_15_wire_logic_cluster/lc_5/in_3

T_6_14_wire_logic_cluster/lc_3/out
T_6_15_lc_trk_g0_3
T_6_15_input_2_1
T_6_15_wire_logic_cluster/lc_1/in_2

T_6_14_wire_logic_cluster/lc_3/out
T_6_13_sp4_v_t_38
T_6_16_lc_trk_g0_6
T_6_16_wire_logic_cluster/lc_1/in_1

T_6_14_wire_logic_cluster/lc_3/out
T_6_14_lc_trk_g1_3
T_6_14_wire_logic_cluster/lc_3/in_3

End 

Net : buart__rx_valid_2_0
T_6_15_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g1_3
T_7_15_wire_logic_cluster/lc_7/in_3

T_6_15_wire_logic_cluster/lc_3/out
T_6_12_sp4_v_t_46
T_6_13_lc_trk_g3_6
T_6_13_wire_logic_cluster/lc_4/in_1

T_6_15_wire_logic_cluster/lc_3/out
T_5_15_lc_trk_g2_3
T_5_15_wire_logic_cluster/lc_2/in_3

T_6_15_wire_logic_cluster/lc_3/out
T_7_12_sp4_v_t_47
T_7_13_lc_trk_g3_7
T_7_13_input_2_0
T_7_13_wire_logic_cluster/lc_0/in_2

T_6_15_wire_logic_cluster/lc_3/out
T_4_15_sp4_h_l_3
T_3_11_sp4_v_t_38
T_2_13_lc_trk_g1_3
T_2_13_wire_logic_cluster/lc_1/in_1

T_6_15_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g3_3
T_7_14_wire_logic_cluster/lc_3/in_1

T_6_15_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g1_3
T_7_15_wire_logic_cluster/lc_4/in_0

T_6_15_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g1_3
T_7_15_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.dictrl.N_1614_0
T_6_9_wire_logic_cluster/lc_0/out
T_6_6_sp4_v_t_40
T_3_10_sp4_h_l_5
T_2_10_lc_trk_g0_5
T_2_10_input_2_7
T_2_10_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.N_407
T_5_6_wire_logic_cluster/lc_6/out
T_4_5_lc_trk_g3_6
T_4_5_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.w_addr_displayingZ0Z_7
T_6_5_wire_logic_cluster/lc_2/out
T_6_4_sp4_v_t_36
T_6_7_lc_trk_g1_4
T_6_7_wire_logic_cluster/lc_6/in_3

T_6_5_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g0_2
T_6_6_input_2_6
T_6_6_wire_logic_cluster/lc_6/in_2

T_6_5_wire_logic_cluster/lc_2/out
T_7_6_lc_trk_g2_2
T_7_6_wire_logic_cluster/lc_7/in_3

T_6_5_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g2_2
T_5_4_wire_logic_cluster/lc_7/in_1

T_6_5_wire_logic_cluster/lc_2/out
T_6_2_sp4_v_t_44
T_3_6_sp4_h_l_2
T_4_6_lc_trk_g2_2
T_4_6_wire_logic_cluster/lc_3/in_3

T_6_5_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g0_2
T_6_6_wire_logic_cluster/lc_0/in_0

T_6_5_wire_logic_cluster/lc_2/out
T_7_4_lc_trk_g2_2
T_7_4_wire_logic_cluster/lc_5/in_3

T_6_5_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g0_2
T_6_6_wire_logic_cluster/lc_4/in_0

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_4_5_lc_trk_g0_4
T_4_5_wire_logic_cluster/lc_7/in_1

T_6_5_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g1_2
T_5_6_wire_logic_cluster/lc_0/in_3

T_6_5_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g1_2
T_5_6_wire_logic_cluster/lc_4/in_3

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_4_5_lc_trk_g0_4
T_4_5_wire_logic_cluster/lc_5/in_1

T_6_5_wire_logic_cluster/lc_2/out
T_6_2_sp4_v_t_44
T_3_6_sp4_h_l_2
T_4_6_lc_trk_g2_2
T_4_6_wire_logic_cluster/lc_4/in_0

T_6_5_wire_logic_cluster/lc_2/out
T_6_5_lc_trk_g2_2
T_6_5_wire_logic_cluster/lc_2/in_0

T_6_5_wire_logic_cluster/lc_2/out
T_6_5_lc_trk_g2_2
T_6_5_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.bitmap_pmux_27_ns_1_cascade_
T_5_6_wire_logic_cluster/lc_5/ltout
T_5_6_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.dictrl.g0_10
T_8_13_wire_logic_cluster/lc_7/out
T_8_13_sp4_h_l_3
T_7_9_sp4_v_t_45
T_4_9_sp4_h_l_8
T_6_9_lc_trk_g3_5
T_6_9_input_2_0
T_6_9_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT.dictrl.g0_7_cascade_
T_8_13_wire_logic_cluster/lc_6/ltout
T_8_13_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.bitmap_pmux_24_bm_1
T_6_7_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g2_6
T_5_7_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.bitmap_RNIOS152Z0Z_72
T_5_7_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g1_7
T_5_6_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.bitmap_pmux_sn_N_65
T_4_5_wire_logic_cluster/lc_2/out
T_4_5_lc_trk_g2_2
T_4_5_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.bitmap_pmux_sn_N_42
T_5_4_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g1_7
T_4_5_input_2_2
T_4_5_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.bitmap_pmux_sn_i7_mux_0
T_4_5_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g1_1
T_4_5_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.w_addr_displayingZ0Z_5
T_7_4_wire_logic_cluster/lc_3/out
T_5_4_sp4_h_l_3
T_5_4_lc_trk_g1_6
T_5_4_wire_logic_cluster/lc_7/in_0

T_7_4_wire_logic_cluster/lc_3/out
T_7_4_lc_trk_g0_3
T_7_4_wire_logic_cluster/lc_4/in_1

T_7_4_wire_logic_cluster/lc_3/out
T_5_4_sp4_h_l_3
T_4_4_sp4_v_t_44
T_4_5_lc_trk_g3_4
T_4_5_wire_logic_cluster/lc_7/in_0

T_7_4_wire_logic_cluster/lc_3/out
T_6_3_lc_trk_g2_3
T_6_3_wire_logic_cluster/lc_6/in_3

T_7_4_wire_logic_cluster/lc_3/out
T_7_4_lc_trk_g0_3
T_7_4_input_2_3
T_7_4_wire_logic_cluster/lc_3/in_2

End 

Net : bu_rx_data_7
T_4_15_wire_logic_cluster/lc_7/out
T_2_15_sp12_h_l_1
T_7_15_lc_trk_g1_5
T_7_15_wire_logic_cluster/lc_6/in_0

T_4_15_wire_logic_cluster/lc_7/out
T_5_13_sp4_v_t_42
T_6_13_sp4_h_l_0
T_6_13_lc_trk_g1_5
T_6_13_wire_logic_cluster/lc_5/in_1

T_4_15_wire_logic_cluster/lc_7/out
T_4_12_sp4_v_t_38
T_4_13_lc_trk_g3_6
T_4_13_wire_logic_cluster/lc_5/in_0

T_4_15_wire_logic_cluster/lc_7/out
T_4_15_lc_trk_g1_7
T_4_15_wire_logic_cluster/lc_2/in_0

T_4_15_wire_logic_cluster/lc_7/out
T_5_13_sp4_v_t_42
T_6_13_sp4_h_l_0
T_8_13_lc_trk_g3_5
T_8_13_wire_logic_cluster/lc_1/in_1

T_4_15_wire_logic_cluster/lc_7/out
T_5_13_sp4_v_t_42
T_6_13_sp4_h_l_0
T_6_13_lc_trk_g0_5
T_6_13_wire_logic_cluster/lc_1/in_0

T_4_15_wire_logic_cluster/lc_7/out
T_2_15_sp12_h_l_1
T_7_15_lc_trk_g1_5
T_7_15_wire_logic_cluster/lc_2/in_0

T_4_15_wire_logic_cluster/lc_7/out
T_2_15_sp12_h_l_1
T_9_15_lc_trk_g1_1
T_9_15_wire_logic_cluster/lc_1/in_1

T_4_15_wire_logic_cluster/lc_7/out
T_2_15_sp12_h_l_1
T_7_15_lc_trk_g1_5
T_7_15_wire_logic_cluster/lc_5/in_1

T_4_15_wire_logic_cluster/lc_7/out
T_5_13_sp4_v_t_42
T_6_13_sp4_h_l_0
T_8_13_lc_trk_g3_5
T_8_13_wire_logic_cluster/lc_3/in_3

T_4_15_wire_logic_cluster/lc_7/out
T_5_13_sp4_v_t_42
T_6_13_sp4_h_l_0
T_6_13_lc_trk_g0_5
T_6_13_wire_logic_cluster/lc_3/in_0

T_4_15_wire_logic_cluster/lc_7/out
T_5_13_sp4_v_t_42
T_6_13_sp4_h_l_0
T_10_13_sp4_h_l_3
T_9_13_lc_trk_g0_3
T_9_13_wire_logic_cluster/lc_6/in_1

T_4_15_wire_logic_cluster/lc_7/out
T_2_15_sp12_h_l_1
T_8_15_lc_trk_g0_6
T_8_15_wire_logic_cluster/lc_3/in_3

T_4_15_wire_logic_cluster/lc_7/out
T_4_15_lc_trk_g1_7
T_4_15_wire_logic_cluster/lc_4/in_0

T_4_15_wire_logic_cluster/lc_7/out
T_4_15_lc_trk_g1_7
T_4_15_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.bitmapZ0Z_308
T_7_5_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g2_2
T_7_5_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.dictrl.g0_8_cascade_
T_7_15_wire_logic_cluster/lc_6/ltout
T_7_15_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.didp.di_Mtens_1
T_11_11_wire_logic_cluster/lc_0/out
T_11_9_sp4_v_t_45
T_8_9_sp4_h_l_2
T_7_9_lc_trk_g1_2
T_7_9_wire_logic_cluster/lc_3/in_0

T_11_11_wire_logic_cluster/lc_0/out
T_11_8_sp4_v_t_40
T_11_9_lc_trk_g3_0
T_11_9_wire_logic_cluster/lc_2/in_3

T_11_11_wire_logic_cluster/lc_0/out
T_11_7_sp4_v_t_37
T_11_8_lc_trk_g2_5
T_11_8_input_2_7
T_11_8_wire_logic_cluster/lc_7/in_2

T_11_11_wire_logic_cluster/lc_0/out
T_11_11_lc_trk_g2_0
T_11_11_wire_logic_cluster/lc_1/in_3

T_11_11_wire_logic_cluster/lc_0/out
T_11_10_lc_trk_g0_0
T_11_10_input_2_6
T_11_10_wire_logic_cluster/lc_6/in_2

T_11_11_wire_logic_cluster/lc_0/out
T_11_8_sp4_v_t_40
T_11_9_lc_trk_g3_0
T_11_9_wire_logic_cluster/lc_0/in_3

T_11_11_wire_logic_cluster/lc_0/out
T_11_11_lc_trk_g1_0
T_11_11_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.dictrl.currState_i_5_3
T_4_12_wire_logic_cluster/lc_0/out
T_4_9_sp4_v_t_40
T_5_13_sp4_h_l_11
T_9_13_sp4_h_l_11
T_8_13_lc_trk_g1_3
T_8_13_wire_logic_cluster/lc_7/in_3

T_4_12_wire_logic_cluster/lc_0/out
T_4_9_sp4_v_t_40
T_5_13_sp4_h_l_11
T_0_13_span4_horz_11
T_2_13_lc_trk_g2_3
T_2_13_input_2_3
T_2_13_wire_logic_cluster/lc_3/in_2

T_4_12_wire_logic_cluster/lc_0/out
T_4_9_sp4_v_t_40
T_5_13_sp4_h_l_11
T_0_13_span4_horz_11
T_2_13_lc_trk_g3_3
T_2_13_input_2_0
T_2_13_wire_logic_cluster/lc_0/in_2

T_4_12_wire_logic_cluster/lc_0/out
T_4_9_sp4_v_t_40
T_0_9_span4_horz_5
T_2_9_lc_trk_g2_5
T_2_9_input_2_7
T_2_9_wire_logic_cluster/lc_7/in_2

T_4_12_wire_logic_cluster/lc_0/out
T_4_12_lc_trk_g0_0
T_4_12_wire_logic_cluster/lc_1/in_1

T_4_12_wire_logic_cluster/lc_0/out
T_3_12_sp4_h_l_8
T_2_8_sp4_v_t_45
T_2_11_lc_trk_g1_5
T_2_11_input_2_2
T_2_11_wire_logic_cluster/lc_2/in_2

T_4_12_wire_logic_cluster/lc_0/out
T_3_12_sp4_h_l_8
T_7_12_sp4_h_l_4
T_9_12_lc_trk_g2_1
T_9_12_wire_logic_cluster/lc_2/in_3

T_4_12_wire_logic_cluster/lc_0/out
T_4_9_sp4_v_t_40
T_0_9_span4_horz_5
T_2_9_lc_trk_g3_5
T_2_9_wire_logic_cluster/lc_0/in_0

T_4_12_wire_logic_cluster/lc_0/out
T_4_11_lc_trk_g0_0
T_4_11_wire_logic_cluster/lc_3/in_1

T_4_12_wire_logic_cluster/lc_0/out
T_5_11_lc_trk_g3_0
T_5_11_wire_logic_cluster/lc_3/in_0

T_4_12_wire_logic_cluster/lc_0/out
T_4_12_lc_trk_g0_0
T_4_12_wire_logic_cluster/lc_7/in_1

T_4_12_wire_logic_cluster/lc_0/out
T_4_11_lc_trk_g0_0
T_4_11_wire_logic_cluster/lc_7/in_1

T_4_12_wire_logic_cluster/lc_0/out
T_3_12_sp4_h_l_8
T_2_8_sp4_v_t_36
T_2_12_lc_trk_g1_1
T_2_12_wire_logic_cluster/lc_6/in_0

T_4_12_wire_logic_cluster/lc_0/out
T_5_8_sp4_v_t_36
T_5_10_lc_trk_g3_1
T_5_10_wire_logic_cluster/lc_6/in_0

T_4_12_wire_logic_cluster/lc_0/out
T_4_8_sp4_v_t_37
T_4_9_lc_trk_g2_5
T_4_9_wire_logic_cluster/lc_5/in_0

T_4_12_wire_logic_cluster/lc_0/out
T_3_12_sp4_h_l_8
T_2_8_sp4_v_t_36
T_2_12_lc_trk_g1_1
T_2_12_wire_logic_cluster/lc_7/in_3

T_4_12_wire_logic_cluster/lc_0/out
T_3_12_sp4_h_l_8
T_7_12_sp4_h_l_4
T_9_12_lc_trk_g2_1
T_9_12_wire_logic_cluster/lc_1/in_0

T_4_12_wire_logic_cluster/lc_0/out
T_3_12_sp4_h_l_8
T_2_8_sp4_v_t_45
T_2_11_lc_trk_g1_5
T_2_11_input_2_0
T_2_11_wire_logic_cluster/lc_0/in_2

T_4_12_wire_logic_cluster/lc_0/out
T_3_12_sp4_h_l_8
T_7_12_sp4_h_l_4
T_9_12_lc_trk_g2_1
T_9_12_wire_logic_cluster/lc_6/in_3

T_4_12_wire_logic_cluster/lc_0/out
T_4_9_sp4_v_t_40
T_5_13_sp4_h_l_11
T_6_13_lc_trk_g2_3
T_6_13_wire_logic_cluster/lc_0/in_3

T_4_12_wire_logic_cluster/lc_0/out
T_5_8_sp4_v_t_36
T_5_10_lc_trk_g3_1
T_5_10_wire_logic_cluster/lc_5/in_3

T_4_12_wire_logic_cluster/lc_0/out
T_5_11_lc_trk_g3_0
T_5_11_input_2_1
T_5_11_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.L3_segment3_0_i_1_3
T_6_7_wire_logic_cluster/lc_1/out
T_6_4_sp4_v_t_42
T_5_5_lc_trk_g3_2
T_5_5_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.dictrl.de_num_0
T_4_13_wire_logic_cluster/lc_1/out
T_4_12_lc_trk_g0_1
T_4_12_wire_logic_cluster/lc_4/in_1

T_4_13_wire_logic_cluster/lc_1/out
T_4_9_sp4_v_t_39
T_0_9_span4_horz_8
T_2_9_lc_trk_g3_0
T_2_9_wire_logic_cluster/lc_2/in_3

T_4_13_wire_logic_cluster/lc_1/out
T_4_9_sp4_v_t_39
T_4_11_lc_trk_g2_2
T_4_11_wire_logic_cluster/lc_5/in_3

T_4_13_wire_logic_cluster/lc_1/out
T_4_12_lc_trk_g0_1
T_4_12_input_2_3
T_4_12_wire_logic_cluster/lc_3/in_2

T_4_13_wire_logic_cluster/lc_1/out
T_4_12_lc_trk_g0_1
T_4_12_input_2_5
T_4_12_wire_logic_cluster/lc_5/in_2

T_4_13_wire_logic_cluster/lc_1/out
T_4_12_lc_trk_g0_1
T_4_12_wire_logic_cluster/lc_6/in_1

T_4_13_wire_logic_cluster/lc_1/out
T_4_12_lc_trk_g0_1
T_4_12_wire_logic_cluster/lc_1/in_0

T_4_13_wire_logic_cluster/lc_1/out
T_4_11_sp4_v_t_47
T_0_11_span4_horz_10
T_2_11_lc_trk_g3_2
T_2_11_wire_logic_cluster/lc_2/in_3

T_4_13_wire_logic_cluster/lc_1/out
T_4_9_sp4_v_t_39
T_0_9_span4_horz_8
T_2_9_lc_trk_g3_0
T_2_9_wire_logic_cluster/lc_0/in_3

T_4_13_wire_logic_cluster/lc_1/out
T_4_13_sp4_h_l_7
T_3_9_sp4_v_t_42
T_2_12_lc_trk_g3_2
T_2_12_wire_logic_cluster/lc_6/in_3

T_4_13_wire_logic_cluster/lc_1/out
T_4_13_sp4_h_l_7
T_0_13_span4_horz_18
T_3_9_sp4_v_t_36
T_2_10_lc_trk_g2_4
T_2_10_wire_logic_cluster/lc_0/in_0

T_4_13_wire_logic_cluster/lc_1/out
T_4_11_sp4_v_t_47
T_5_11_sp4_h_l_3
T_7_11_lc_trk_g3_6
T_7_11_wire_logic_cluster/lc_2/in_3

T_4_13_wire_logic_cluster/lc_1/out
T_4_11_sp4_v_t_47
T_4_7_sp4_v_t_43
T_4_9_lc_trk_g2_6
T_4_9_wire_logic_cluster/lc_5/in_3

T_4_13_wire_logic_cluster/lc_1/out
T_4_11_sp4_v_t_47
T_5_11_sp4_h_l_3
T_8_11_sp4_v_t_38
T_8_12_lc_trk_g3_6
T_8_12_wire_logic_cluster/lc_0/in_3

T_4_13_wire_logic_cluster/lc_1/out
T_4_11_sp4_v_t_47
T_5_11_sp4_h_l_3
T_7_11_lc_trk_g3_6
T_7_11_wire_logic_cluster/lc_5/in_0

T_4_13_wire_logic_cluster/lc_1/out
T_4_13_sp4_h_l_7
T_8_13_sp4_h_l_7
T_11_9_sp4_v_t_36
T_11_12_lc_trk_g0_4
T_11_12_wire_logic_cluster/lc_3/in_3

T_4_13_wire_logic_cluster/lc_1/out
T_4_11_sp4_v_t_47
T_5_11_sp4_h_l_3
T_8_11_sp4_v_t_38
T_8_12_lc_trk_g3_6
T_8_12_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.dictrl.N_5
T_4_12_wire_logic_cluster/lc_4/out
T_5_12_sp12_h_l_0
T_8_12_lc_trk_g1_0
T_8_12_wire_logic_cluster/lc_6/in_3

T_4_12_wire_logic_cluster/lc_4/out
T_5_12_lc_trk_g1_4
T_5_12_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.Mone_at_1
T_5_8_wire_logic_cluster/lc_4/out
T_6_7_lc_trk_g3_4
T_6_7_wire_logic_cluster/lc_1/in_0

T_5_8_wire_logic_cluster/lc_4/out
T_6_7_lc_trk_g3_4
T_6_7_wire_logic_cluster/lc_0/in_3

T_5_8_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g1_4
T_5_7_wire_logic_cluster/lc_2/in_3

T_5_8_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g1_4
T_5_7_input_2_5
T_5_7_wire_logic_cluster/lc_5/in_2

T_5_8_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g1_4
T_5_7_input_2_3
T_5_7_wire_logic_cluster/lc_3/in_2

T_5_8_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g1_4
T_5_7_wire_logic_cluster/lc_0/in_3

T_5_8_wire_logic_cluster/lc_4/out
T_6_7_lc_trk_g3_4
T_6_7_wire_logic_cluster/lc_2/in_3

T_5_8_wire_logic_cluster/lc_4/out
T_6_7_lc_trk_g3_4
T_6_7_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.dictrl.de_num_1_2
T_5_14_wire_logic_cluster/lc_0/out
T_4_13_lc_trk_g3_0
T_4_13_wire_logic_cluster/lc_1/in_0

T_5_14_wire_logic_cluster/lc_0/out
T_4_13_lc_trk_g3_0
T_4_13_wire_logic_cluster/lc_2/in_3

T_5_14_wire_logic_cluster/lc_0/out
T_4_15_lc_trk_g1_0
T_4_15_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.dictrl.N_6
T_8_12_wire_logic_cluster/lc_6/out
T_8_9_sp4_v_t_36
T_5_9_sp4_h_l_1
T_4_9_lc_trk_g1_1
T_4_9_wire_logic_cluster/lc_3/in_3

T_8_12_wire_logic_cluster/lc_6/out
T_6_12_sp4_h_l_9
T_5_12_lc_trk_g1_1
T_5_12_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.dictrl.N_19_0
T_4_9_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g1_3
T_4_10_wire_logic_cluster/lc_7/in_1

T_4_9_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g1_3
T_4_10_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.dictrl.N_6ctr
T_4_10_wire_logic_cluster/lc_7/out
T_4_8_sp4_v_t_43
T_0_12_span4_horz_6
T_2_12_lc_trk_g3_6
T_2_12_wire_logic_cluster/lc_4/in_1

T_4_10_wire_logic_cluster/lc_7/out
T_5_7_sp4_v_t_39
T_2_11_sp4_h_l_7
T_6_11_sp4_h_l_3
T_6_11_lc_trk_g0_6
T_6_11_wire_logic_cluster/lc_7/in_3

T_4_10_wire_logic_cluster/lc_7/out
T_4_8_sp4_v_t_43
T_5_12_sp4_h_l_0
T_6_12_lc_trk_g2_0
T_6_12_wire_logic_cluster/lc_5/in_3

T_4_10_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g0_7
T_5_10_wire_logic_cluster/lc_4/in_1

T_4_10_wire_logic_cluster/lc_7/out
T_2_10_sp12_h_l_1
T_1_10_lc_trk_g0_1
T_1_10_wire_logic_cluster/lc_0/in_1

T_4_10_wire_logic_cluster/lc_7/out
T_5_7_sp4_v_t_39
T_2_11_sp4_h_l_7
T_1_11_lc_trk_g1_7
T_1_11_wire_logic_cluster/lc_5/in_1

T_4_10_wire_logic_cluster/lc_7/out
T_4_8_sp4_v_t_43
T_5_12_sp4_h_l_0
T_6_12_lc_trk_g2_0
T_6_12_wire_logic_cluster/lc_3/in_3

T_4_10_wire_logic_cluster/lc_7/out
T_2_10_sp12_h_l_1
T_1_10_lc_trk_g0_1
T_1_10_wire_logic_cluster/lc_2/in_1

T_4_10_wire_logic_cluster/lc_7/out
T_2_10_sp12_h_l_1
T_6_10_lc_trk_g0_2
T_6_10_wire_logic_cluster/lc_6/in_0

T_4_10_wire_logic_cluster/lc_7/out
T_2_10_sp12_h_l_1
T_6_10_lc_trk_g0_2
T_6_10_wire_logic_cluster/lc_5/in_1

T_4_10_wire_logic_cluster/lc_7/out
T_4_8_sp4_v_t_43
T_0_12_span4_horz_6
T_2_12_lc_trk_g3_6
T_2_12_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.bitmap_pmux_sn_N_15
T_6_6_wire_logic_cluster/lc_6/out
T_6_4_sp4_v_t_41
T_5_5_lc_trk_g3_1
T_5_5_wire_logic_cluster/lc_4/in_0

End 

Net : bu_rx_data_fast_6
T_4_15_wire_logic_cluster/lc_6/out
T_5_14_lc_trk_g2_6
T_5_14_wire_logic_cluster/lc_0/in_0

T_4_15_wire_logic_cluster/lc_6/out
T_5_14_lc_trk_g2_6
T_5_14_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.un1_w_user_lf_0_cascade_
T_8_3_wire_logic_cluster/lc_1/ltout
T_8_3_wire_logic_cluster/lc_2/in_2

End 

Net : bu_rx_data_6
T_4_15_wire_logic_cluster/lc_4/out
T_5_15_sp4_h_l_8
T_7_15_lc_trk_g2_5
T_7_15_input_2_1
T_7_15_wire_logic_cluster/lc_1/in_2

T_4_15_wire_logic_cluster/lc_4/out
T_5_15_sp4_h_l_8
T_8_11_sp4_v_t_39
T_8_13_lc_trk_g3_2
T_8_13_wire_logic_cluster/lc_7/in_0

T_4_15_wire_logic_cluster/lc_4/out
T_5_13_sp4_v_t_36
T_6_13_sp4_h_l_6
T_10_13_sp4_h_l_6
T_9_13_lc_trk_g0_6
T_9_13_input_2_2
T_9_13_wire_logic_cluster/lc_2/in_2

T_4_15_wire_logic_cluster/lc_4/out
T_5_13_sp4_v_t_36
T_6_13_sp4_h_l_6
T_10_13_sp4_h_l_6
T_9_13_lc_trk_g0_6
T_9_13_input_2_4
T_9_13_wire_logic_cluster/lc_4/in_2

T_4_15_wire_logic_cluster/lc_4/out
T_5_14_sp4_v_t_41
T_6_14_sp4_h_l_4
T_8_14_lc_trk_g2_1
T_8_14_wire_logic_cluster/lc_2/in_3

T_4_15_wire_logic_cluster/lc_4/out
T_5_15_sp4_h_l_8
T_8_11_sp4_v_t_39
T_8_13_lc_trk_g3_2
T_8_13_wire_logic_cluster/lc_0/in_1

T_4_15_wire_logic_cluster/lc_4/out
T_4_15_lc_trk_g0_4
T_4_15_wire_logic_cluster/lc_3/in_1

T_4_15_wire_logic_cluster/lc_4/out
T_5_13_sp4_v_t_36
T_6_13_sp4_h_l_6
T_10_13_sp4_h_l_6
T_9_13_lc_trk_g0_6
T_9_13_input_2_0
T_9_13_wire_logic_cluster/lc_0/in_2

T_4_15_wire_logic_cluster/lc_4/out
T_5_15_sp4_h_l_8
T_8_11_sp4_v_t_39
T_8_13_lc_trk_g3_2
T_8_13_input_2_3
T_8_13_wire_logic_cluster/lc_3/in_2

T_4_15_wire_logic_cluster/lc_4/out
T_3_15_sp4_h_l_0
T_6_11_sp4_v_t_43
T_6_12_lc_trk_g3_3
T_6_12_wire_logic_cluster/lc_1/in_1

T_4_15_wire_logic_cluster/lc_4/out
T_5_15_sp4_h_l_8
T_8_11_sp4_v_t_39
T_8_15_lc_trk_g0_2
T_8_15_wire_logic_cluster/lc_5/in_3

T_4_15_wire_logic_cluster/lc_4/out
T_5_14_lc_trk_g2_4
T_5_14_wire_logic_cluster/lc_6/in_0

T_4_15_wire_logic_cluster/lc_4/out
T_5_14_lc_trk_g2_4
T_5_14_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT_dictrl_decoder_de_cr_1_cascade_
T_6_13_wire_logic_cluster/lc_4/ltout
T_6_13_wire_logic_cluster/lc_5/in_2

End 

Net : bu_rx_data_fast_5
T_5_14_wire_logic_cluster/lc_6/out
T_5_14_lc_trk_g3_6
T_5_14_wire_logic_cluster/lc_0/in_1

T_5_14_wire_logic_cluster/lc_6/out
T_5_14_lc_trk_g3_6
T_5_14_wire_logic_cluster/lc_4/in_3

End 

Net : bu_rx_data_fast_7
T_4_14_wire_logic_cluster/lc_3/out
T_5_14_lc_trk_g1_3
T_5_14_input_2_0
T_5_14_wire_logic_cluster/lc_0/in_2

T_4_14_wire_logic_cluster/lc_3/out
T_5_14_lc_trk_g1_3
T_5_14_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.bitmap_pmux_25_bm_1
T_7_6_wire_logic_cluster/lc_7/out
T_8_6_lc_trk_g1_7
T_8_6_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.bitmap_RNI1D952Z0Z_93
T_8_6_wire_logic_cluster/lc_7/out
T_6_6_sp4_h_l_11
T_5_6_lc_trk_g0_3
T_5_6_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.bitmapZ0Z_90
T_7_6_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g2_1
T_7_6_wire_logic_cluster/lc_7/in_0

End 

Net : bu_rx_data_fast_4
T_5_14_wire_logic_cluster/lc_5/out
T_5_14_lc_trk_g2_5
T_5_14_wire_logic_cluster/lc_0/in_3

T_5_14_wire_logic_cluster/lc_5/out
T_5_14_lc_trk_g2_5
T_5_14_wire_logic_cluster/lc_3/in_0

End 

Net : bu_rx_data_3
T_8_15_wire_logic_cluster/lc_4/out
T_9_11_sp4_v_t_44
T_8_13_lc_trk_g0_2
T_8_13_input_2_6
T_8_13_wire_logic_cluster/lc_6/in_2

T_8_15_wire_logic_cluster/lc_4/out
T_8_13_sp4_v_t_37
T_8_14_lc_trk_g2_5
T_8_14_input_2_5
T_8_14_wire_logic_cluster/lc_5/in_2

T_8_15_wire_logic_cluster/lc_4/out
T_9_11_sp4_v_t_44
T_6_11_sp4_h_l_9
T_2_11_sp4_h_l_9
T_4_11_lc_trk_g2_4
T_4_11_wire_logic_cluster/lc_4/in_0

T_8_15_wire_logic_cluster/lc_4/out
T_7_15_sp4_h_l_0
T_6_15_sp4_v_t_43
T_6_16_lc_trk_g3_3
T_6_16_wire_logic_cluster/lc_6/in_0

T_8_15_wire_logic_cluster/lc_4/out
T_8_13_sp4_v_t_37
T_7_15_lc_trk_g0_0
T_7_15_wire_logic_cluster/lc_3/in_1

T_8_15_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g1_4
T_9_15_input_2_1
T_9_15_wire_logic_cluster/lc_1/in_2

T_8_15_wire_logic_cluster/lc_4/out
T_7_15_sp4_h_l_0
T_10_11_sp4_v_t_37
T_9_13_lc_trk_g1_0
T_9_13_input_2_7
T_9_13_wire_logic_cluster/lc_7/in_2

T_8_15_wire_logic_cluster/lc_4/out
T_7_15_sp4_h_l_0
T_6_11_sp4_v_t_40
T_5_13_lc_trk_g0_5
T_5_13_wire_logic_cluster/lc_5/in_0

T_8_15_wire_logic_cluster/lc_4/out
T_7_15_sp4_h_l_0
T_6_11_sp4_v_t_40
T_5_13_lc_trk_g0_5
T_5_13_wire_logic_cluster/lc_4/in_1

T_8_15_wire_logic_cluster/lc_4/out
T_8_13_sp4_v_t_37
T_8_9_sp4_v_t_45
T_9_9_sp4_h_l_8
T_12_5_sp4_v_t_39
T_11_7_lc_trk_g0_2
T_11_7_wire_logic_cluster/lc_1/in_3

T_8_15_wire_logic_cluster/lc_4/out
T_9_11_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_3_sp4_v_t_44
T_9_6_lc_trk_g0_4
T_9_6_wire_logic_cluster/lc_4/in_0

T_8_15_wire_logic_cluster/lc_4/out
T_9_11_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_3_sp4_v_t_44
T_9_7_lc_trk_g1_1
T_9_7_wire_logic_cluster/lc_4/in_0

T_8_15_wire_logic_cluster/lc_4/out
T_9_11_sp4_v_t_44
T_6_11_sp4_h_l_9
T_5_11_sp4_v_t_38
T_4_14_lc_trk_g2_6
T_4_14_wire_logic_cluster/lc_6/in_0

T_8_15_wire_logic_cluster/lc_4/out
T_8_13_sp4_v_t_37
T_8_9_sp4_v_t_45
T_9_9_sp4_h_l_8
T_9_9_lc_trk_g0_5
T_9_9_input_2_1
T_9_9_wire_logic_cluster/lc_1/in_2

T_8_15_wire_logic_cluster/lc_4/out
T_9_11_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_3_sp4_v_t_44
T_9_7_lc_trk_g1_1
T_9_7_wire_logic_cluster/lc_1/in_3

T_8_15_wire_logic_cluster/lc_4/out
T_9_11_sp4_v_t_44
T_9_7_sp4_v_t_44
T_9_3_sp4_v_t_44
T_9_7_lc_trk_g1_1
T_9_7_wire_logic_cluster/lc_3/in_3

T_8_15_wire_logic_cluster/lc_4/out
T_8_13_sp4_v_t_37
T_8_9_sp4_v_t_45
T_9_9_sp4_h_l_8
T_11_9_lc_trk_g3_5
T_11_9_wire_logic_cluster/lc_7/in_3

T_8_15_wire_logic_cluster/lc_4/out
T_0_15_span12_horz_0
T_12_3_sp12_v_t_23
T_12_8_lc_trk_g3_7
T_12_8_wire_logic_cluster/lc_3/in_3

T_8_15_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g3_4
T_9_14_wire_logic_cluster/lc_6/in_3

T_8_15_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g3_4
T_7_14_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.bitmapZ0Z_40
T_5_5_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g2_6
T_5_5_wire_logic_cluster/lc_0/in_0

End 

Net : L3_tx_data_0
T_11_4_wire_logic_cluster/lc_3/out
T_11_3_sp4_v_t_38
T_8_3_sp4_h_l_3
T_8_3_lc_trk_g1_6
T_8_3_input_2_1
T_8_3_wire_logic_cluster/lc_1/in_2

T_11_4_wire_logic_cluster/lc_3/out
T_11_3_sp4_v_t_38
T_8_3_sp4_h_l_3
T_8_3_lc_trk_g1_6
T_8_3_wire_logic_cluster/lc_5/in_0

T_11_4_wire_logic_cluster/lc_3/out
T_5_4_sp12_h_l_1
T_4_4_lc_trk_g1_1
T_4_4_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.w_addr_displayingZ0Z_0
T_6_7_wire_logic_cluster/lc_7/out
T_7_6_lc_trk_g3_7
T_7_6_wire_logic_cluster/lc_7/in_1

T_6_7_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g1_7
T_6_7_input_2_6
T_6_7_wire_logic_cluster/lc_6/in_2

T_6_7_wire_logic_cluster/lc_7/out
T_6_6_sp4_v_t_46
T_3_6_sp4_h_l_5
T_4_6_lc_trk_g2_5
T_4_6_wire_logic_cluster/lc_6/in_1

T_6_7_wire_logic_cluster/lc_7/out
T_6_6_sp4_v_t_46
T_7_6_sp4_h_l_4
T_8_6_lc_trk_g2_4
T_8_6_wire_logic_cluster/lc_7/in_3

T_6_7_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_43
T_3_5_sp4_h_l_0
T_4_5_lc_trk_g3_0
T_4_5_wire_logic_cluster/lc_2/in_1

T_6_7_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g1_7
T_6_6_input_2_0
T_6_6_wire_logic_cluster/lc_0/in_2

T_6_7_wire_logic_cluster/lc_7/out
T_6_6_sp4_v_t_46
T_3_6_sp4_h_l_5
T_4_6_lc_trk_g2_5
T_4_6_input_2_7
T_4_6_wire_logic_cluster/lc_7/in_2

T_6_7_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g2_7
T_5_6_wire_logic_cluster/lc_0/in_1

T_6_7_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g3_7
T_5_7_wire_logic_cluster/lc_7/in_1

T_6_7_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g2_7
T_5_6_wire_logic_cluster/lc_1/in_0

T_6_7_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_43
T_3_5_sp4_h_l_0
T_4_5_lc_trk_g3_0
T_4_5_wire_logic_cluster/lc_4/in_1

T_6_7_wire_logic_cluster/lc_7/out
T_6_4_sp4_v_t_38
T_3_4_sp4_h_l_9
T_4_4_lc_trk_g2_1
T_4_4_wire_logic_cluster/lc_6/in_3

T_6_7_wire_logic_cluster/lc_7/out
T_6_4_sp4_v_t_38
T_7_4_sp4_h_l_3
T_8_4_lc_trk_g3_3
T_8_4_wire_logic_cluster/lc_3/in_3

T_6_7_wire_logic_cluster/lc_7/out
T_6_4_sp4_v_t_38
T_7_4_sp4_h_l_3
T_6_4_lc_trk_g1_3
T_6_4_wire_logic_cluster/lc_7/in_1

T_6_7_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_43
T_6_6_lc_trk_g2_3
T_6_6_wire_logic_cluster/lc_7/in_0

T_6_7_wire_logic_cluster/lc_7/out
T_6_4_sp4_v_t_38
T_6_5_lc_trk_g2_6
T_6_5_wire_logic_cluster/lc_1/in_1

T_6_7_wire_logic_cluster/lc_7/out
T_6_4_sp4_v_t_38
T_6_5_lc_trk_g2_6
T_6_5_input_2_0
T_6_5_wire_logic_cluster/lc_0/in_2

T_6_7_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g1_7
T_6_7_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.dictrl.de_num0to5_1
T_4_13_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g1_2
T_4_12_wire_logic_cluster/lc_4/in_3

T_4_13_wire_logic_cluster/lc_2/out
T_4_10_sp4_v_t_44
T_4_11_lc_trk_g3_4
T_4_11_wire_logic_cluster/lc_5/in_0

T_4_13_wire_logic_cluster/lc_2/out
T_4_9_sp4_v_t_41
T_5_9_sp4_h_l_4
T_5_9_lc_trk_g1_1
T_5_9_wire_logic_cluster/lc_7/in_3

T_4_13_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g1_2
T_4_12_wire_logic_cluster/lc_3/in_0

T_4_13_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g1_2
T_4_12_wire_logic_cluster/lc_5/in_0

T_4_13_wire_logic_cluster/lc_2/out
T_4_9_sp4_v_t_41
T_0_9_span4_horz_10
T_2_9_lc_trk_g3_2
T_2_9_wire_logic_cluster/lc_5/in_0

T_4_13_wire_logic_cluster/lc_2/out
T_4_10_sp4_v_t_44
T_4_11_lc_trk_g3_4
T_4_11_wire_logic_cluster/lc_2/in_3

T_4_13_wire_logic_cluster/lc_2/out
T_4_9_sp4_v_t_41
T_5_9_sp4_h_l_4
T_4_9_lc_trk_g1_4
T_4_9_wire_logic_cluster/lc_6/in_3

T_4_13_wire_logic_cluster/lc_2/out
T_4_10_sp4_v_t_44
T_4_11_lc_trk_g3_4
T_4_11_wire_logic_cluster/lc_6/in_3

T_4_13_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g1_2
T_4_12_wire_logic_cluster/lc_2/in_3

T_4_13_wire_logic_cluster/lc_2/out
T_4_9_sp4_v_t_41
T_0_9_span4_horz_10
T_2_9_lc_trk_g3_2
T_2_9_wire_logic_cluster/lc_6/in_1

T_4_13_wire_logic_cluster/lc_2/out
T_4_12_sp4_v_t_36
T_0_12_span4_horz_7
T_2_12_lc_trk_g3_7
T_2_12_wire_logic_cluster/lc_5/in_3

T_4_13_wire_logic_cluster/lc_2/out
T_4_10_sp4_v_t_44
T_5_10_sp4_h_l_9
T_6_10_lc_trk_g2_1
T_6_10_wire_logic_cluster/lc_2/in_3

T_4_13_wire_logic_cluster/lc_2/out
T_4_10_sp4_v_t_44
T_5_10_sp4_h_l_9
T_6_10_lc_trk_g2_1
T_6_10_wire_logic_cluster/lc_1/in_0

T_4_13_wire_logic_cluster/lc_2/out
T_4_9_sp4_v_t_41
T_5_9_sp4_h_l_4
T_4_9_lc_trk_g1_4
T_4_9_wire_logic_cluster/lc_4/in_3

T_4_13_wire_logic_cluster/lc_2/out
T_4_9_sp4_v_t_41
T_4_10_lc_trk_g2_1
T_4_10_wire_logic_cluster/lc_6/in_3

T_4_13_wire_logic_cluster/lc_2/out
T_4_10_sp4_v_t_44
T_5_10_sp4_h_l_9
T_8_6_sp4_v_t_44
T_8_8_lc_trk_g2_1
T_8_8_wire_logic_cluster/lc_4/in_3

T_4_13_wire_logic_cluster/lc_2/out
T_4_9_sp4_v_t_41
T_4_10_lc_trk_g2_1
T_4_10_wire_logic_cluster/lc_2/in_3

T_4_13_wire_logic_cluster/lc_2/out
T_4_12_sp4_v_t_36
T_5_12_sp4_h_l_6
T_6_12_lc_trk_g3_6
T_6_12_wire_logic_cluster/lc_0/in_3

T_4_13_wire_logic_cluster/lc_2/out
T_4_9_sp4_v_t_41
T_5_9_sp4_h_l_4
T_4_9_lc_trk_g1_4
T_4_9_wire_logic_cluster/lc_1/in_0

T_4_13_wire_logic_cluster/lc_2/out
T_4_10_sp4_v_t_44
T_5_10_sp4_h_l_9
T_9_10_sp4_h_l_9
T_11_10_lc_trk_g2_4
T_11_10_wire_logic_cluster/lc_3/in_3

T_4_13_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g3_2
T_4_13_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.Mone_at_2
T_5_8_wire_logic_cluster/lc_5/out
T_6_7_lc_trk_g3_5
T_6_7_wire_logic_cluster/lc_1/in_1

T_5_8_wire_logic_cluster/lc_5/out
T_6_7_lc_trk_g3_5
T_6_7_input_2_0
T_6_7_wire_logic_cluster/lc_0/in_2

T_5_8_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g1_5
T_5_7_wire_logic_cluster/lc_2/in_0

T_5_8_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g1_5
T_5_7_wire_logic_cluster/lc_0/in_0

T_5_8_wire_logic_cluster/lc_5/out
T_6_7_lc_trk_g3_5
T_6_7_input_2_2
T_6_7_wire_logic_cluster/lc_2/in_2

T_5_8_wire_logic_cluster/lc_5/out
T_6_7_lc_trk_g3_5
T_6_7_input_2_4
T_6_7_wire_logic_cluster/lc_4/in_2

T_5_8_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g1_5
T_5_7_wire_logic_cluster/lc_3/in_3

T_5_8_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g1_5
T_5_7_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.bitmapZ0Z_218
T_7_6_wire_logic_cluster/lc_6/out
T_7_6_lc_trk_g1_6
T_7_6_input_2_7
T_7_6_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.bitmapZ0Z_296
T_5_5_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g1_7
T_5_5_input_2_0
T_5_5_wire_logic_cluster/lc_0/in_2

End 

Net : bu_rx_data_rdy
T_5_13_wire_logic_cluster/lc_2/out
T_5_13_sp4_h_l_9
T_9_13_sp4_h_l_9
T_9_13_lc_trk_g0_4
T_9_13_wire_logic_cluster/lc_3/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g2_2
T_4_12_wire_logic_cluster/lc_4/in_0

T_5_13_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_41
T_2_9_sp4_h_l_10
T_2_9_lc_trk_g0_7
T_2_9_wire_logic_cluster/lc_2/in_1

T_5_13_wire_logic_cluster/lc_2/out
T_5_12_sp4_v_t_36
T_4_15_lc_trk_g2_4
T_4_15_wire_logic_cluster/lc_0/in_0

T_5_13_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_41
T_4_11_lc_trk_g1_4
T_4_11_input_2_5
T_4_11_wire_logic_cluster/lc_5/in_2

T_5_13_wire_logic_cluster/lc_2/out
T_5_12_sp4_v_t_36
T_5_8_sp4_v_t_44
T_5_9_lc_trk_g2_4
T_5_9_wire_logic_cluster/lc_7/in_1

T_5_13_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g2_2
T_4_12_wire_logic_cluster/lc_3/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g2_2
T_4_12_wire_logic_cluster/lc_6/in_0

T_5_13_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g2_2
T_4_12_wire_logic_cluster/lc_5/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_41
T_4_11_lc_trk_g1_4
T_4_11_wire_logic_cluster/lc_4/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_5_12_sp4_v_t_36
T_5_15_lc_trk_g0_4
T_5_15_wire_logic_cluster/lc_5/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_5_13_sp4_h_l_9
T_7_13_lc_trk_g2_4
T_7_13_wire_logic_cluster/lc_1/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_41
T_4_11_lc_trk_g1_4
T_4_11_wire_logic_cluster/lc_6/in_1

T_5_13_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g2_2
T_4_12_wire_logic_cluster/lc_2/in_0

T_5_13_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_41
T_2_9_sp4_h_l_10
T_4_9_lc_trk_g3_7
T_4_9_wire_logic_cluster/lc_7/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_41
T_2_9_sp4_h_l_10
T_2_9_lc_trk_g0_7
T_2_9_wire_logic_cluster/lc_0/in_1

T_5_13_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g0_2
T_5_12_wire_logic_cluster/lc_4/in_0

T_5_13_wire_logic_cluster/lc_2/out
T_5_10_sp4_v_t_44
T_2_10_sp4_h_l_9
T_2_10_lc_trk_g1_4
T_2_10_wire_logic_cluster/lc_0/in_1

T_5_13_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g0_2
T_5_12_wire_logic_cluster/lc_0/in_0

T_5_13_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_40
T_6_10_lc_trk_g3_0
T_6_10_wire_logic_cluster/lc_2/in_1

T_5_13_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_41
T_4_10_lc_trk_g3_1
T_4_10_wire_logic_cluster/lc_3/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_40
T_6_10_lc_trk_g3_0
T_6_10_input_2_1
T_6_10_wire_logic_cluster/lc_1/in_2

T_5_13_wire_logic_cluster/lc_2/out
T_5_13_sp4_h_l_9
T_8_9_sp4_v_t_44
T_7_11_lc_trk_g2_1
T_7_11_wire_logic_cluster/lc_2/in_1

T_5_13_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_41
T_4_10_lc_trk_g3_1
T_4_10_wire_logic_cluster/lc_6/in_0

T_5_13_wire_logic_cluster/lc_2/out
T_5_12_sp4_v_t_36
T_2_12_sp4_h_l_1
T_2_12_lc_trk_g0_4
T_2_12_wire_logic_cluster/lc_1/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_5_12_sp4_v_t_36
T_5_8_sp4_v_t_44
T_6_8_sp4_h_l_9
T_8_8_lc_trk_g3_4
T_8_8_wire_logic_cluster/lc_4/in_1

T_5_13_wire_logic_cluster/lc_2/out
T_5_12_sp4_v_t_36
T_5_8_sp4_v_t_44
T_5_9_lc_trk_g2_4
T_5_9_wire_logic_cluster/lc_2/in_0

T_5_13_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_41
T_4_10_lc_trk_g3_1
T_4_10_wire_logic_cluster/lc_2/in_0

T_5_13_wire_logic_cluster/lc_2/out
T_5_13_sp4_h_l_9
T_9_13_sp4_h_l_9
T_9_13_lc_trk_g0_4
T_9_13_wire_logic_cluster/lc_1/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_5_13_sp4_h_l_9
T_8_9_sp4_v_t_44
T_7_11_lc_trk_g2_1
T_7_11_input_2_5
T_7_11_wire_logic_cluster/lc_5/in_2

T_5_13_wire_logic_cluster/lc_2/out
T_5_13_sp4_h_l_9
T_8_9_sp4_v_t_44
T_8_12_lc_trk_g1_4
T_8_12_wire_logic_cluster/lc_0/in_1

T_5_13_wire_logic_cluster/lc_2/out
T_5_13_sp4_h_l_9
T_9_13_sp4_h_l_9
T_12_9_sp4_v_t_38
T_11_12_lc_trk_g2_6
T_11_12_wire_logic_cluster/lc_3/in_1

T_5_13_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_41
T_2_9_sp4_h_l_10
T_4_9_lc_trk_g3_7
T_4_9_wire_logic_cluster/lc_1/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_5_13_sp4_h_l_9
T_8_9_sp4_v_t_44
T_8_12_lc_trk_g1_4
T_8_12_wire_logic_cluster/lc_5/in_0

T_5_13_wire_logic_cluster/lc_2/out
T_5_13_sp4_h_l_9
T_9_13_sp4_h_l_9
T_12_9_sp4_v_t_38
T_11_10_lc_trk_g2_6
T_11_10_wire_logic_cluster/lc_3/in_1

T_5_13_wire_logic_cluster/lc_2/out
T_5_13_sp4_h_l_9
T_8_9_sp4_v_t_44
T_8_12_lc_trk_g1_4
T_8_12_wire_logic_cluster/lc_2/in_1

T_5_13_wire_logic_cluster/lc_2/out
T_5_13_sp4_h_l_9
T_9_13_sp4_h_l_9
T_9_13_lc_trk_g0_4
T_9_13_wire_logic_cluster/lc_6/in_0

T_5_13_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g3_2
T_5_13_wire_logic_cluster/lc_6/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_6_12_lc_trk_g3_2
T_6_12_wire_logic_cluster/lc_0/in_1

T_5_13_wire_logic_cluster/lc_2/out
T_5_13_sp4_h_l_9
T_4_13_lc_trk_g0_1
T_4_13_wire_logic_cluster/lc_6/in_1

T_5_13_wire_logic_cluster/lc_2/out
T_6_12_sp4_v_t_37
T_6_15_lc_trk_g0_5
T_6_15_wire_logic_cluster/lc_6/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_5_12_sp4_v_t_36
T_5_16_lc_trk_g1_1
T_5_16_wire_logic_cluster/lc_7/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_6_12_lc_trk_g3_2
T_6_12_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.dictrl.de_littleL
T_9_13_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g2_3
T_8_12_wire_logic_cluster/lc_6/in_1

T_9_13_wire_logic_cluster/lc_3/out
T_10_10_sp4_v_t_47
T_7_10_sp4_h_l_4
T_6_10_lc_trk_g0_4
T_6_10_wire_logic_cluster/lc_7/in_1

T_9_13_wire_logic_cluster/lc_3/out
T_3_13_sp12_h_l_1
T_2_13_lc_trk_g0_1
T_2_13_wire_logic_cluster/lc_2/in_1

T_9_13_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g2_3
T_8_13_wire_logic_cluster/lc_2/in_1

End 

Net : buart.Z_rx.bitcount_fast_es_RNIAJ1GZ0Z_3_cascade_
T_5_13_wire_logic_cluster/lc_1/ltout
T_5_13_wire_logic_cluster/lc_2/in_2

End 

Net : buart__rx_bitcount_fast_3
T_6_14_wire_logic_cluster/lc_7/out
T_6_11_sp4_v_t_38
T_5_13_lc_trk_g0_3
T_5_13_wire_logic_cluster/lc_1/in_0

T_6_14_wire_logic_cluster/lc_7/out
T_5_13_lc_trk_g3_7
T_5_13_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.Mone_at_3
T_5_8_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g2_3
T_6_7_input_2_1
T_6_7_wire_logic_cluster/lc_1/in_2

T_5_8_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g2_3
T_6_7_wire_logic_cluster/lc_0/in_1

T_5_8_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g0_3
T_5_8_wire_logic_cluster/lc_2/in_3

T_5_8_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g1_3
T_5_7_input_2_2
T_5_7_wire_logic_cluster/lc_2/in_2

T_5_8_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g1_3
T_5_7_wire_logic_cluster/lc_3/in_1

T_5_8_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g1_3
T_5_7_wire_logic_cluster/lc_5/in_1

T_5_8_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g2_3
T_6_7_wire_logic_cluster/lc_2/in_1

T_5_8_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g2_3
T_6_7_wire_logic_cluster/lc_4/in_1

T_5_8_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g1_3
T_5_7_input_2_0
T_5_7_wire_logic_cluster/lc_0/in_2

End 

Net : uu2.bitmapZ0Z_203
T_6_7_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g1_3
T_6_7_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.dictrl.de_cr_1_0
T_5_13_wire_logic_cluster/lc_0/out
T_6_13_lc_trk_g1_0
T_6_13_wire_logic_cluster/lc_4/in_3

T_5_13_wire_logic_cluster/lc_0/out
T_5_14_lc_trk_g1_0
T_5_14_wire_logic_cluster/lc_2/in_3

T_5_13_wire_logic_cluster/lc_0/out
T_5_13_sp4_h_l_5
T_8_13_sp4_v_t_47
T_7_14_lc_trk_g3_7
T_7_14_wire_logic_cluster/lc_3/in_3

T_5_13_wire_logic_cluster/lc_0/out
T_5_13_sp4_h_l_5
T_7_13_lc_trk_g3_0
T_7_13_wire_logic_cluster/lc_0/in_3

T_5_13_wire_logic_cluster/lc_0/out
T_5_13_sp4_h_l_5
T_0_13_span4_horz_1
T_2_13_lc_trk_g3_1
T_2_13_wire_logic_cluster/lc_1/in_3

End 

Net : bu_rx_data_fast_0
T_5_13_wire_logic_cluster/lc_7/out
T_5_13_lc_trk_g2_7
T_5_13_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.bitmapZ0Z_34
T_6_8_wire_logic_cluster/lc_5/out
T_6_4_sp4_v_t_47
T_5_5_lc_trk_g3_7
T_5_5_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.un4_w_user_data_rdyZ0Z_0
T_8_3_wire_logic_cluster/lc_6/out
T_7_4_lc_trk_g1_6
T_7_4_wire_logic_cluster/lc_6/in_1

T_8_3_wire_logic_cluster/lc_6/out
T_8_2_sp4_v_t_44
T_5_6_sp4_h_l_2
T_4_6_lc_trk_g0_2
T_4_6_wire_logic_cluster/lc_5/in_3

T_8_3_wire_logic_cluster/lc_6/out
T_8_2_sp4_v_t_44
T_5_6_sp4_h_l_2
T_4_6_lc_trk_g1_2
T_4_6_wire_logic_cluster/lc_4/in_3

T_8_3_wire_logic_cluster/lc_6/out
T_8_2_sp4_v_t_44
T_5_6_sp4_h_l_2
T_4_2_sp4_v_t_42
T_4_4_lc_trk_g2_7
T_4_4_wire_logic_cluster/lc_1/in_0

T_8_3_wire_logic_cluster/lc_6/out
T_8_2_sp4_v_t_44
T_5_6_sp4_h_l_2
T_4_2_sp4_v_t_42
T_4_4_lc_trk_g2_7
T_4_4_wire_logic_cluster/lc_7/in_0

T_8_3_wire_logic_cluster/lc_6/out
T_8_2_sp4_v_t_44
T_5_6_sp4_h_l_2
T_4_2_sp4_v_t_42
T_4_4_lc_trk_g2_7
T_4_4_wire_logic_cluster/lc_3/in_0

T_8_3_wire_logic_cluster/lc_6/out
T_7_3_sp4_h_l_4
T_6_3_lc_trk_g0_4
T_6_3_wire_logic_cluster/lc_4/in_0

T_8_3_wire_logic_cluster/lc_6/out
T_8_2_sp4_v_t_44
T_5_6_sp4_h_l_2
T_4_2_sp4_v_t_42
T_4_4_lc_trk_g2_7
T_4_4_wire_logic_cluster/lc_0/in_3

T_8_3_wire_logic_cluster/lc_6/out
T_7_3_sp4_h_l_4
T_6_3_lc_trk_g0_4
T_6_3_wire_logic_cluster/lc_7/in_3

T_8_3_wire_logic_cluster/lc_6/out
T_8_4_lc_trk_g0_6
T_8_4_wire_logic_cluster/lc_2/in_0

T_8_3_wire_logic_cluster/lc_6/out
T_8_2_sp4_v_t_44
T_5_6_sp4_h_l_2
T_4_2_sp4_v_t_42
T_4_4_lc_trk_g2_7
T_4_4_wire_logic_cluster/lc_4/in_3

T_8_3_wire_logic_cluster/lc_6/out
T_8_4_lc_trk_g0_6
T_8_4_wire_logic_cluster/lc_3/in_1

T_8_3_wire_logic_cluster/lc_6/out
T_7_3_sp4_h_l_4
T_6_3_lc_trk_g0_4
T_6_3_wire_logic_cluster/lc_6/in_0

T_8_3_wire_logic_cluster/lc_6/out
T_7_3_sp4_h_l_4
T_6_3_lc_trk_g0_4
T_6_3_wire_logic_cluster/lc_3/in_1

T_8_3_wire_logic_cluster/lc_6/out
T_0_3_span12_horz_4
T_4_3_lc_trk_g1_4
T_4_3_wire_logic_cluster/lc_4/in_3

T_8_3_wire_logic_cluster/lc_6/out
T_7_3_lc_trk_g3_6
T_7_3_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.w_addr_displaying_RNIFCPV4Z0Z_8_cascade_
T_7_4_wire_logic_cluster/lc_6/ltout
T_7_4_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.N_36_0
T_7_4_wire_logic_cluster/lc_7/out
T_7_2_sp4_v_t_43
T_6_5_lc_trk_g3_3
T_6_5_wire_logic_cluster/lc_7/cen

T_7_4_wire_logic_cluster/lc_7/out
T_7_2_sp4_v_t_43
T_6_5_lc_trk_g3_3
T_6_5_wire_logic_cluster/lc_7/cen

T_7_4_wire_logic_cluster/lc_7/out
T_7_2_sp4_v_t_43
T_6_5_lc_trk_g3_3
T_6_5_wire_logic_cluster/lc_7/cen

T_7_4_wire_logic_cluster/lc_7/out
T_7_2_sp4_v_t_43
T_6_5_lc_trk_g3_3
T_6_5_wire_logic_cluster/lc_7/cen

End 

Net : uu2.un1_w_user_cr_0_cascade_
T_8_3_wire_logic_cluster/lc_5/ltout
T_8_3_wire_logic_cluster/lc_6/in_2

End 

Net : buart__rx_bitcount_4
T_6_14_wire_logic_cluster/lc_4/out
T_7_15_lc_trk_g3_4
T_7_15_wire_logic_cluster/lc_6/in_1

T_6_14_wire_logic_cluster/lc_4/out
T_6_15_lc_trk_g0_4
T_6_15_input_2_0
T_6_15_wire_logic_cluster/lc_0/in_2

T_6_14_wire_logic_cluster/lc_4/out
T_7_15_lc_trk_g3_4
T_7_15_wire_logic_cluster/lc_2/in_1

T_6_14_wire_logic_cluster/lc_4/out
T_7_15_lc_trk_g3_4
T_7_15_input_2_5
T_7_15_wire_logic_cluster/lc_5/in_2

T_6_14_wire_logic_cluster/lc_4/out
T_6_15_lc_trk_g0_4
T_6_15_input_2_4
T_6_15_wire_logic_cluster/lc_4/in_2

T_6_14_wire_logic_cluster/lc_4/out
T_6_15_lc_trk_g0_4
T_6_15_wire_logic_cluster/lc_1/in_3

T_6_14_wire_logic_cluster/lc_4/out
T_6_14_lc_trk_g1_4
T_6_14_wire_logic_cluster/lc_5/in_0

T_6_14_wire_logic_cluster/lc_4/out
T_6_14_lc_trk_g1_4
T_6_14_wire_logic_cluster/lc_4/in_3

End 

Net : buart__rx_bitcount_fast_4
T_6_14_wire_logic_cluster/lc_5/out
T_5_13_lc_trk_g2_5
T_5_13_wire_logic_cluster/lc_0/in_1

T_6_14_wire_logic_cluster/lc_5/out
T_5_13_lc_trk_g2_5
T_5_13_input_2_1
T_5_13_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.bitmapZ0Z_75
T_6_7_wire_logic_cluster/lc_5/out
T_6_7_lc_trk_g2_5
T_6_7_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.Mone_at_0
T_5_8_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g3_1
T_6_7_wire_logic_cluster/lc_1/in_3

T_5_8_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g3_1
T_6_7_wire_logic_cluster/lc_0/in_0

T_5_8_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g0_1
T_5_7_wire_logic_cluster/lc_2/in_1

T_5_8_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g0_1
T_5_7_wire_logic_cluster/lc_5/in_0

T_5_8_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g3_1
T_6_7_wire_logic_cluster/lc_2/in_0

T_5_8_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g3_1
T_6_7_wire_logic_cluster/lc_4/in_0

T_5_8_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g0_1
T_5_7_wire_logic_cluster/lc_3/in_0

T_5_8_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g0_1
T_5_7_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.di_Mtens_2
T_11_9_wire_logic_cluster/lc_1/out
T_7_9_sp12_h_l_1
T_8_9_lc_trk_g0_5
T_8_9_wire_logic_cluster/lc_2/in_3

T_11_9_wire_logic_cluster/lc_1/out
T_12_9_sp4_h_l_2
T_8_9_sp4_h_l_5
T_7_5_sp4_v_t_40
T_7_8_lc_trk_g0_0
T_7_8_input_2_4
T_7_8_wire_logic_cluster/lc_4/in_2

T_11_9_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g0_1
T_11_9_wire_logic_cluster/lc_2/in_1

T_11_9_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g0_1
T_11_9_wire_logic_cluster/lc_6/in_1

T_11_9_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g0_1
T_11_9_wire_logic_cluster/lc_0/in_1

T_11_9_wire_logic_cluster/lc_1/out
T_7_9_sp12_h_l_1
T_7_9_sp4_h_l_0
T_6_5_sp4_v_t_40
T_5_8_lc_trk_g3_0
T_5_8_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.Mten_at_2
T_8_9_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g3_2
T_7_8_wire_logic_cluster/lc_6/in_1

T_8_9_wire_logic_cluster/lc_2/out
T_7_9_lc_trk_g3_2
T_7_9_wire_logic_cluster/lc_0/in_1

T_8_9_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g2_2
T_7_8_wire_logic_cluster/lc_7/in_3

T_8_9_wire_logic_cluster/lc_2/out
T_8_8_sp4_v_t_36
T_5_8_sp4_h_l_1
T_6_8_lc_trk_g2_1
T_6_8_wire_logic_cluster/lc_2/in_1

T_8_9_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g2_2
T_7_8_wire_logic_cluster/lc_1/in_3

T_8_9_wire_logic_cluster/lc_2/out
T_8_8_sp4_v_t_36
T_5_8_sp4_h_l_1
T_6_8_lc_trk_g2_1
T_6_8_wire_logic_cluster/lc_0/in_1

T_8_9_wire_logic_cluster/lc_2/out
T_8_8_sp4_v_t_36
T_5_8_sp4_h_l_1
T_6_8_lc_trk_g2_1
T_6_8_wire_logic_cluster/lc_6/in_1

T_8_9_wire_logic_cluster/lc_2/out
T_8_8_sp4_v_t_36
T_5_8_sp4_h_l_1
T_6_8_lc_trk_g2_1
T_6_8_input_2_3
T_6_8_wire_logic_cluster/lc_3/in_2

End 

Net : bu_rx_data_0
T_8_15_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g2_0
T_7_15_input_2_6
T_7_15_wire_logic_cluster/lc_6/in_2

T_8_15_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_37
T_5_11_sp4_h_l_0
T_4_11_lc_trk_g1_0
T_4_11_wire_logic_cluster/lc_2/in_1

T_8_15_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g2_0
T_7_15_input_2_2
T_7_15_wire_logic_cluster/lc_2/in_2

T_8_15_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g2_0
T_7_15_wire_logic_cluster/lc_5/in_3

T_8_15_wire_logic_cluster/lc_0/out
T_9_12_sp4_v_t_41
T_9_13_lc_trk_g2_1
T_9_13_wire_logic_cluster/lc_0/in_1

T_8_15_wire_logic_cluster/lc_0/out
T_9_12_sp4_v_t_41
T_9_13_lc_trk_g2_1
T_9_13_wire_logic_cluster/lc_7/in_0

T_8_15_wire_logic_cluster/lc_0/out
T_9_12_sp4_v_t_41
T_9_13_lc_trk_g2_1
T_9_13_wire_logic_cluster/lc_5/in_0

T_8_15_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_37
T_9_11_sp4_h_l_0
T_12_7_sp4_v_t_43
T_13_7_span4_horz_11
T_12_7_lc_trk_g1_3
T_12_7_wire_logic_cluster/lc_5/in_3

T_8_15_wire_logic_cluster/lc_0/out
T_9_12_sp4_v_t_41
T_9_8_sp4_v_t_42
T_9_4_sp4_v_t_42
T_9_6_lc_trk_g3_7
T_9_6_wire_logic_cluster/lc_1/in_3

T_8_15_wire_logic_cluster/lc_0/out
T_9_12_sp4_v_t_41
T_9_8_sp4_v_t_42
T_9_4_sp4_v_t_42
T_9_6_lc_trk_g3_7
T_9_6_wire_logic_cluster/lc_5/in_3

T_8_15_wire_logic_cluster/lc_0/out
T_9_12_sp4_v_t_41
T_9_8_sp4_v_t_42
T_9_4_sp4_v_t_42
T_9_7_lc_trk_g0_2
T_9_7_wire_logic_cluster/lc_5/in_3

T_8_15_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_37
T_9_11_sp4_h_l_0
T_12_7_sp4_v_t_43
T_11_9_lc_trk_g1_6
T_11_9_wire_logic_cluster/lc_4/in_3

T_8_15_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_37
T_9_11_sp4_h_l_0
T_12_7_sp4_v_t_43
T_12_8_lc_trk_g2_3
T_12_8_wire_logic_cluster/lc_2/in_3

T_8_15_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_37
T_9_11_sp4_h_l_0
T_8_7_sp4_v_t_40
T_7_9_lc_trk_g0_5
T_7_9_wire_logic_cluster/lc_4/in_3

T_8_15_wire_logic_cluster/lc_0/out
T_9_12_sp4_v_t_41
T_9_8_sp4_v_t_42
T_9_9_lc_trk_g2_2
T_9_9_input_2_0
T_9_9_wire_logic_cluster/lc_0/in_2

End 

Net : bu_rx_data_1
T_9_14_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g3_3
T_8_13_wire_logic_cluster/lc_6/in_0

T_9_14_wire_logic_cluster/lc_3/out
T_9_14_sp4_h_l_11
T_5_14_sp4_h_l_2
T_4_14_sp4_v_t_39
T_4_15_lc_trk_g2_7
T_4_15_wire_logic_cluster/lc_3/in_0

T_9_14_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g3_3
T_8_14_wire_logic_cluster/lc_5/in_1

T_9_14_wire_logic_cluster/lc_3/out
T_9_15_lc_trk_g0_3
T_9_15_wire_logic_cluster/lc_1/in_0

T_9_14_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g1_3
T_9_13_wire_logic_cluster/lc_7/in_1

T_9_14_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g1_3
T_9_13_wire_logic_cluster/lc_5/in_1

T_9_14_wire_logic_cluster/lc_3/out
T_9_14_sp4_h_l_11
T_12_10_sp4_v_t_46
T_12_6_sp4_v_t_39
T_11_8_lc_trk_g1_2
T_11_8_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_3/out
T_9_14_sp4_h_l_11
T_8_10_sp4_v_t_41
T_8_6_sp4_v_t_37
T_7_9_lc_trk_g2_5
T_7_9_wire_logic_cluster/lc_5/in_0

T_9_14_wire_logic_cluster/lc_3/out
T_9_14_sp4_h_l_11
T_12_10_sp4_v_t_46
T_12_6_sp4_v_t_39
T_12_8_lc_trk_g3_2
T_12_8_wire_logic_cluster/lc_4/in_3

T_9_14_wire_logic_cluster/lc_3/out
T_9_14_sp4_h_l_11
T_12_10_sp4_v_t_46
T_12_6_sp4_v_t_39
T_12_7_lc_trk_g3_7
T_12_7_wire_logic_cluster/lc_3/in_3

T_9_14_wire_logic_cluster/lc_3/out
T_9_13_sp12_v_t_22
T_0_13_span12_horz_6
T_5_13_lc_trk_g0_1
T_5_13_wire_logic_cluster/lc_7/in_0

T_9_14_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_43
T_9_6_sp4_v_t_39
T_9_7_lc_trk_g3_7
T_9_7_wire_logic_cluster/lc_6/in_0

T_9_14_wire_logic_cluster/lc_3/out
T_9_5_sp12_v_t_22
T_9_6_lc_trk_g2_6
T_9_6_wire_logic_cluster/lc_2/in_0

T_9_14_wire_logic_cluster/lc_3/out
T_9_5_sp12_v_t_22
T_9_6_lc_trk_g2_6
T_9_6_wire_logic_cluster/lc_6/in_0

T_9_14_wire_logic_cluster/lc_3/out
T_10_11_sp4_v_t_47
T_11_11_sp4_h_l_3
T_11_11_lc_trk_g0_6
T_11_11_input_2_0
T_11_11_wire_logic_cluster/lc_0/in_2

T_9_14_wire_logic_cluster/lc_3/out
T_8_15_lc_trk_g0_3
T_8_15_wire_logic_cluster/lc_0/in_3

T_9_14_wire_logic_cluster/lc_3/out
T_8_15_lc_trk_g0_3
T_8_15_wire_logic_cluster/lc_2/in_3

End 

Net : bu_rx_data_2
T_9_14_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g3_6
T_8_13_wire_logic_cluster/lc_6/in_1

T_9_14_wire_logic_cluster/lc_6/out
T_9_14_sp4_h_l_1
T_5_14_sp4_h_l_9
T_4_14_sp4_v_t_44
T_4_15_lc_trk_g3_4
T_4_15_wire_logic_cluster/lc_2/in_1

T_9_14_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g3_6
T_8_13_wire_logic_cluster/lc_0/in_3

T_9_14_wire_logic_cluster/lc_6/out
T_8_14_sp4_h_l_4
T_7_14_sp4_v_t_41
T_6_16_lc_trk_g1_4
T_6_16_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_6/out
T_9_14_sp4_h_l_1
T_8_14_sp4_v_t_42
T_7_15_lc_trk_g3_2
T_7_15_wire_logic_cluster/lc_3/in_0

T_9_14_wire_logic_cluster/lc_6/out
T_9_13_sp4_v_t_44
T_6_13_sp4_h_l_9
T_5_13_lc_trk_g1_1
T_5_13_wire_logic_cluster/lc_5/in_1

T_9_14_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g1_6
T_9_13_wire_logic_cluster/lc_0/in_3

T_9_14_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g3_6
T_8_13_wire_logic_cluster/lc_3/in_0

T_9_14_wire_logic_cluster/lc_6/out
T_8_14_sp4_h_l_4
T_7_10_sp4_v_t_41
T_6_12_lc_trk_g0_4
T_6_12_wire_logic_cluster/lc_1/in_3

T_9_14_wire_logic_cluster/lc_6/out
T_8_14_sp4_h_l_4
T_11_10_sp4_v_t_41
T_11_6_sp4_v_t_41
T_11_7_lc_trk_g3_1
T_11_7_wire_logic_cluster/lc_2/in_0

T_9_14_wire_logic_cluster/lc_6/out
T_9_14_sp4_h_l_1
T_12_10_sp4_v_t_42
T_12_6_sp4_v_t_47
T_11_9_lc_trk_g3_7
T_11_9_wire_logic_cluster/lc_1/in_3

T_9_14_wire_logic_cluster/lc_6/out
T_9_8_sp12_v_t_23
T_9_0_span12_vert_15
T_9_7_lc_trk_g2_3
T_9_7_wire_logic_cluster/lc_0/in_1

T_9_14_wire_logic_cluster/lc_6/out
T_9_8_sp12_v_t_23
T_9_0_span12_vert_15
T_9_7_lc_trk_g2_3
T_9_7_wire_logic_cluster/lc_2/in_1

T_9_14_wire_logic_cluster/lc_6/out
T_9_8_sp12_v_t_23
T_9_0_span12_vert_15
T_9_6_lc_trk_g2_4
T_9_6_wire_logic_cluster/lc_3/in_3

T_9_14_wire_logic_cluster/lc_6/out
T_9_8_sp12_v_t_23
T_9_0_span12_vert_15
T_9_6_lc_trk_g2_4
T_9_6_wire_logic_cluster/lc_7/in_3

T_9_14_wire_logic_cluster/lc_6/out
T_9_8_sp12_v_t_23
T_10_8_sp12_h_l_0
T_12_8_lc_trk_g0_7
T_12_8_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_6/out
T_9_14_sp4_h_l_1
T_5_14_sp4_h_l_9
T_4_14_lc_trk_g1_1
T_4_14_wire_logic_cluster/lc_1/in_3

T_9_14_wire_logic_cluster/lc_6/out
T_9_8_sp12_v_t_23
T_9_9_lc_trk_g3_7
T_9_9_input_2_2
T_9_9_wire_logic_cluster/lc_2/in_2

T_9_14_wire_logic_cluster/lc_6/out
T_8_14_sp4_h_l_4
T_7_14_lc_trk_g1_4
T_7_14_wire_logic_cluster/lc_7/in_0

T_9_14_wire_logic_cluster/lc_6/out
T_9_14_sp4_h_l_1
T_9_14_lc_trk_g0_4
T_9_14_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.bitmap_pmux_sn_N_33
T_6_4_wire_logic_cluster/lc_5/out
T_5_4_sp4_h_l_2
T_4_4_sp4_v_t_39
T_4_5_lc_trk_g3_7
T_4_5_input_2_0
T_4_5_wire_logic_cluster/lc_0/in_2

T_6_4_wire_logic_cluster/lc_5/out
T_5_4_sp4_h_l_2
T_4_4_sp4_v_t_39
T_4_5_lc_trk_g3_7
T_4_5_wire_logic_cluster/lc_1/in_3

T_6_4_wire_logic_cluster/lc_5/out
T_5_4_sp4_h_l_2
T_4_4_sp4_v_t_39
T_4_5_lc_trk_g3_7
T_4_5_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.bitmap_pmux_sn_m15_0_ns_1_cascade_
T_4_5_wire_logic_cluster/lc_0/ltout
T_4_5_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.dictrl.N_20_0_cascade_
T_2_9_wire_logic_cluster/lc_2/ltout
T_2_9_wire_logic_cluster/lc_3/in_2

End 

Net : buart__rx_bitcount_3
T_6_14_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g3_6
T_7_15_wire_logic_cluster/lc_6/in_3

T_6_14_wire_logic_cluster/lc_6/out
T_6_15_lc_trk_g0_6
T_6_15_wire_logic_cluster/lc_0/in_0

T_6_14_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g3_6
T_7_15_wire_logic_cluster/lc_2/in_3

T_6_14_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g3_6
T_7_15_wire_logic_cluster/lc_5/in_0

T_6_14_wire_logic_cluster/lc_6/out
T_6_15_lc_trk_g0_6
T_6_15_wire_logic_cluster/lc_5/in_1

T_6_14_wire_logic_cluster/lc_6/out
T_6_15_lc_trk_g0_6
T_6_15_wire_logic_cluster/lc_1/in_1

T_6_14_wire_logic_cluster/lc_6/out
T_6_13_sp4_v_t_44
T_6_16_lc_trk_g0_4
T_6_16_wire_logic_cluster/lc_3/in_1

T_6_14_wire_logic_cluster/lc_6/out
T_6_14_lc_trk_g3_6
T_6_14_wire_logic_cluster/lc_7/in_0

T_6_14_wire_logic_cluster/lc_6/out
T_6_14_lc_trk_g3_6
T_6_14_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.L3_segment2_1_1
T_7_5_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g0_0
T_6_6_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.Sten_at_3
T_8_7_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_43
T_5_5_sp4_h_l_6
T_7_5_lc_trk_g3_3
T_7_5_input_2_0
T_7_5_wire_logic_cluster/lc_0/in_2

T_8_7_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_43
T_5_5_sp4_h_l_6
T_7_5_lc_trk_g3_3
T_7_5_wire_logic_cluster/lc_3/in_1

T_8_7_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_43
T_5_5_sp4_h_l_6
T_7_5_lc_trk_g3_3
T_7_5_wire_logic_cluster/lc_5/in_1

T_8_7_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_43
T_5_5_sp4_h_l_6
T_7_5_lc_trk_g3_3
T_7_5_wire_logic_cluster/lc_1/in_1

T_8_7_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g3_7
T_7_7_wire_logic_cluster/lc_5/in_1

T_8_7_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g1_7
T_8_8_wire_logic_cluster/lc_1/in_1

T_8_7_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g2_7
T_7_7_wire_logic_cluster/lc_0/in_1

T_8_7_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g2_7
T_7_7_input_2_3
T_7_7_wire_logic_cluster/lc_3/in_2

T_8_7_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g2_7
T_7_7_input_2_1
T_7_7_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.L3_segment3_0_i_1_0
T_6_7_wire_logic_cluster/lc_0/out
T_6_3_sp4_v_t_37
T_5_5_lc_trk_g1_0
T_5_5_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.dictrl.N_18_0
T_6_11_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g1_7
T_6_11_wire_logic_cluster/lc_5/in_1

End 

Net : Lab_UT.dictrl.g0_i_o4_5
T_6_11_wire_logic_cluster/lc_5/out
T_0_11_span12_horz_6
T_1_11_lc_trk_g1_1
T_1_11_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.w_addr_displayingZ0Z_4
T_7_4_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g2_2
T_6_4_wire_logic_cluster/lc_5/in_1

T_7_4_wire_logic_cluster/lc_2/out
T_7_4_lc_trk_g3_2
T_7_4_wire_logic_cluster/lc_4/in_3

T_7_4_wire_logic_cluster/lc_2/out
T_7_1_sp4_v_t_44
T_4_5_sp4_h_l_2
T_4_5_lc_trk_g0_7
T_4_5_wire_logic_cluster/lc_0/in_1

T_7_4_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g3_2
T_6_4_wire_logic_cluster/lc_0/in_1

T_7_4_wire_logic_cluster/lc_2/out
T_7_1_sp4_v_t_44
T_4_5_sp4_h_l_2
T_4_5_lc_trk_g0_7
T_4_5_wire_logic_cluster/lc_3/in_0

T_7_4_wire_logic_cluster/lc_2/out
T_6_3_lc_trk_g3_2
T_6_3_wire_logic_cluster/lc_4/in_3

T_7_4_wire_logic_cluster/lc_2/out
T_7_4_lc_trk_g0_2
T_7_4_wire_logic_cluster/lc_3/in_1

T_7_4_wire_logic_cluster/lc_2/out
T_7_4_lc_trk_g3_2
T_7_4_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.di_AMtens_2
T_9_7_wire_logic_cluster/lc_0/out
T_9_5_sp4_v_t_45
T_8_9_lc_trk_g2_0
T_8_9_wire_logic_cluster/lc_2/in_0

T_9_7_wire_logic_cluster/lc_0/out
T_9_4_sp4_v_t_40
T_6_8_sp4_h_l_5
T_7_8_lc_trk_g3_5
T_7_8_wire_logic_cluster/lc_4/in_0

T_9_7_wire_logic_cluster/lc_0/out
T_9_5_sp4_v_t_45
T_10_5_sp4_h_l_1
T_11_5_lc_trk_g3_1
T_11_5_wire_logic_cluster/lc_7/in_3

T_9_7_wire_logic_cluster/lc_0/out
T_9_7_lc_trk_g1_0
T_9_7_wire_logic_cluster/lc_0/in_3

End 

Net : buart__rx_bitcount_2_rep1
T_6_14_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g2_2
T_5_13_wire_logic_cluster/lc_1/in_1

T_6_14_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g1_2
T_7_14_wire_logic_cluster/lc_0/in_3

T_6_14_wire_logic_cluster/lc_2/out
T_7_13_lc_trk_g3_2
T_7_13_wire_logic_cluster/lc_4/in_3

T_6_14_wire_logic_cluster/lc_2/out
T_5_15_lc_trk_g0_2
T_5_15_wire_logic_cluster/lc_1/in_3

T_6_14_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g1_2
T_7_14_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.alarm_or_time_0_cascade_
T_8_9_wire_logic_cluster/lc_1/ltout
T_8_9_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.N_31_i
T_4_6_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g1_6
T_5_6_wire_logic_cluster/lc_5/in_0

T_4_6_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g0_6
T_5_6_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.w_addr_displayingZ0Z_6
T_6_5_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g2_3
T_5_4_input_2_7
T_5_4_wire_logic_cluster/lc_7/in_2

T_6_5_wire_logic_cluster/lc_3/out
T_7_4_lc_trk_g3_3
T_7_4_wire_logic_cluster/lc_5/in_1

T_6_5_wire_logic_cluster/lc_3/out
T_4_5_sp4_h_l_3
T_4_5_lc_trk_g1_6
T_4_5_input_2_7
T_4_5_wire_logic_cluster/lc_7/in_2

T_6_5_wire_logic_cluster/lc_3/out
T_6_2_sp4_v_t_46
T_6_3_lc_trk_g2_6
T_6_3_wire_logic_cluster/lc_7/in_1

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g0_3
T_6_5_wire_logic_cluster/lc_3/in_0

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g0_3
T_6_5_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT_dictrl_r_Sone_init17
T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_3_9_sp4_h_l_7
T_5_9_lc_trk_g3_2
T_5_9_wire_logic_cluster/lc_4/in_3

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_3_9_sp4_h_l_7
T_7_9_sp4_h_l_3
T_6_9_lc_trk_g0_3
T_6_9_wire_logic_cluster/lc_0/in_3

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g2_3
T_2_9_wire_logic_cluster/lc_4/in_3

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_3_13_sp4_h_l_8
T_7_13_sp4_h_l_4
T_7_13_lc_trk_g0_1
T_7_13_wire_logic_cluster/lc_6/in_1

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_3_13_sp4_h_l_8
T_2_13_lc_trk_g0_0
T_2_13_wire_logic_cluster/lc_6/in_0

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_3_9_sp4_h_l_7
T_6_9_sp4_v_t_42
T_5_11_lc_trk_g1_7
T_5_11_wire_logic_cluster/lc_7/in_1

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_3_13_sp4_h_l_8
T_7_13_sp4_h_l_4
T_7_13_lc_trk_g0_1
T_7_13_input_2_3
T_7_13_wire_logic_cluster/lc_3/in_2

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_3_9_sp4_h_l_7
T_5_9_lc_trk_g3_2
T_5_9_wire_logic_cluster/lc_5/in_0

T_1_10_wire_logic_cluster/lc_3/out
T_2_10_sp4_h_l_6
T_5_10_sp4_v_t_43
T_4_12_lc_trk_g0_6
T_4_12_wire_logic_cluster/lc_7/in_3

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_3_13_sp4_h_l_8
T_7_13_sp4_h_l_4
T_7_13_lc_trk_g0_1
T_7_13_wire_logic_cluster/lc_7/in_0

T_1_10_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g0_3
T_2_10_wire_logic_cluster/lc_6/in_3

T_1_10_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g0_3
T_2_10_wire_logic_cluster/lc_7/in_0

T_1_10_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g3_3
T_2_11_wire_logic_cluster/lc_6/in_0

T_1_10_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g0_3
T_2_10_wire_logic_cluster/lc_5/in_0

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g2_3
T_2_9_wire_logic_cluster/lc_6/in_3

T_1_10_wire_logic_cluster/lc_3/out
T_2_10_sp4_h_l_6
T_4_10_lc_trk_g2_3
T_4_10_wire_logic_cluster/lc_3/in_0

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_3_9_sp4_h_l_7
T_7_9_sp4_h_l_3
T_8_9_lc_trk_g2_3
T_8_9_wire_logic_cluster/lc_6/in_1

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_3_13_sp4_h_l_8
T_6_9_sp4_v_t_39
T_6_11_lc_trk_g2_2
T_6_11_wire_logic_cluster/lc_0/in_0

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_3_9_sp4_h_l_2
T_4_9_lc_trk_g3_2
T_4_9_wire_logic_cluster/lc_4/in_1

T_1_10_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g0_3
T_2_10_wire_logic_cluster/lc_0/in_3

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_3_9_sp4_h_l_7
T_6_9_sp4_v_t_42
T_5_11_lc_trk_g1_7
T_5_11_wire_logic_cluster/lc_6/in_0

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_1_11_lc_trk_g1_2
T_1_11_wire_logic_cluster/lc_2/in_1

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_3_9_sp4_h_l_7
T_6_9_sp4_v_t_42
T_5_10_lc_trk_g3_2
T_5_10_wire_logic_cluster/lc_3/in_0

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_3_13_sp4_h_l_8
T_6_9_sp4_v_t_39
T_6_11_lc_trk_g2_2
T_6_11_wire_logic_cluster/lc_2/in_0

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_3_13_sp4_h_l_8
T_6_9_sp4_v_t_39
T_6_11_lc_trk_g2_2
T_6_11_wire_logic_cluster/lc_3/in_1

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_0/in_0

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_3_9_sp4_h_l_7
T_6_9_sp4_v_t_42
T_5_11_lc_trk_g1_7
T_5_11_wire_logic_cluster/lc_5/in_3

T_1_10_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g3_3
T_1_10_wire_logic_cluster/lc_4/in_0

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_4/in_0

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_3_9_sp4_h_l_7
T_7_9_sp4_h_l_3
T_6_9_lc_trk_g0_3
T_6_9_wire_logic_cluster/lc_5/in_0

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_3_9_sp4_h_l_7
T_7_9_sp4_h_l_3
T_6_9_lc_trk_g0_3
T_6_9_wire_logic_cluster/lc_7/in_0

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_3_9_sp4_h_l_7
T_7_9_sp4_h_l_3
T_8_9_lc_trk_g2_3
T_8_9_wire_logic_cluster/lc_5/in_0

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_3_9_sp4_h_l_7
T_7_9_sp4_h_l_3
T_6_9_lc_trk_g1_3
T_6_9_input_2_2
T_6_9_wire_logic_cluster/lc_2/in_2

T_1_10_wire_logic_cluster/lc_3/out
T_2_10_sp4_h_l_6
T_6_10_sp4_h_l_6
T_10_10_sp4_h_l_2
T_9_10_lc_trk_g1_2
T_9_10_wire_logic_cluster/lc_0/in_3

T_1_10_wire_logic_cluster/lc_3/out
T_2_10_sp4_h_l_6
T_6_10_sp4_h_l_2
T_8_10_lc_trk_g3_7
T_8_10_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.dictrl.currState_2_RNI2P2AZ0Z_2
T_5_9_wire_logic_cluster/lc_4/out
T_4_9_sp4_h_l_0
T_7_9_sp4_v_t_40
T_7_13_lc_trk_g1_5
T_7_13_wire_logic_cluster/lc_5/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_4_9_sp4_h_l_0
T_3_9_sp4_v_t_37
T_2_13_lc_trk_g1_0
T_2_13_wire_logic_cluster/lc_5/in_0

T_5_9_wire_logic_cluster/lc_4/out
T_4_9_sp4_h_l_0
T_3_9_sp4_v_t_37
T_2_13_lc_trk_g1_0
T_2_13_wire_logic_cluster/lc_3/in_0

T_5_9_wire_logic_cluster/lc_4/out
T_4_9_sp4_h_l_0
T_7_9_sp4_v_t_40
T_7_13_lc_trk_g0_5
T_7_13_wire_logic_cluster/lc_2/in_3

T_5_9_wire_logic_cluster/lc_4/out
T_5_8_sp4_v_t_40
T_4_11_lc_trk_g3_0
T_4_11_wire_logic_cluster/lc_3/in_0

T_5_9_wire_logic_cluster/lc_4/out
T_5_8_sp4_v_t_40
T_5_11_lc_trk_g0_0
T_5_11_wire_logic_cluster/lc_3/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_4_9_sp4_h_l_0
T_7_9_sp4_v_t_40
T_7_13_lc_trk_g1_5
T_7_13_wire_logic_cluster/lc_7/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_4_9_sp4_h_l_0
T_3_9_sp4_v_t_37
T_2_12_lc_trk_g2_5
T_2_12_wire_logic_cluster/lc_5/in_0

T_5_9_wire_logic_cluster/lc_4/out
T_5_8_sp4_v_t_40
T_6_12_sp4_h_l_11
T_5_12_lc_trk_g0_3
T_5_12_wire_logic_cluster/lc_1/in_0

T_5_9_wire_logic_cluster/lc_4/out
T_4_9_sp4_h_l_0
T_3_9_sp4_v_t_37
T_2_12_lc_trk_g2_5
T_2_12_wire_logic_cluster/lc_6/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_4_9_sp4_h_l_0
T_3_9_sp4_v_t_37
T_2_12_lc_trk_g2_5
T_2_12_wire_logic_cluster/lc_0/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_4_10_lc_trk_g1_4
T_4_10_wire_logic_cluster/lc_4/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g3_4
T_5_9_wire_logic_cluster/lc_1/in_0

T_5_9_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g1_4
T_5_10_wire_logic_cluster/lc_7/in_0

T_5_9_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g1_4
T_6_9_wire_logic_cluster/lc_1/in_0

T_5_9_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g2_4
T_4_9_wire_logic_cluster/lc_5/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_3_9_sp4_h_l_5
T_2_9_sp4_v_t_40
T_1_10_lc_trk_g3_0
T_1_10_wire_logic_cluster/lc_6/in_3

T_5_9_wire_logic_cluster/lc_4/out
T_3_9_sp4_h_l_5
T_2_9_sp4_v_t_40
T_1_10_lc_trk_g3_0
T_1_10_wire_logic_cluster/lc_7/in_0

T_5_9_wire_logic_cluster/lc_4/out
T_4_9_sp4_h_l_0
T_3_9_sp4_v_t_37
T_2_11_lc_trk_g1_0
T_2_11_wire_logic_cluster/lc_4/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_5_8_sp4_v_t_40
T_4_12_lc_trk_g1_5
T_4_12_wire_logic_cluster/lc_0/in_0

T_5_9_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g1_4
T_5_10_wire_logic_cluster/lc_0/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g1_4
T_5_10_input_2_1
T_5_10_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.dictrl.currState_2_RNIEPCJZ0Z_1
T_7_13_wire_logic_cluster/lc_5/out
T_6_13_sp4_h_l_2
T_2_13_sp4_h_l_2
T_5_9_sp4_v_t_45
T_4_10_lc_trk_g3_5
T_4_10_wire_logic_cluster/lc_5/in_3

T_7_13_wire_logic_cluster/lc_5/out
T_7_11_sp4_v_t_39
T_4_11_sp4_h_l_8
T_4_11_lc_trk_g0_5
T_4_11_wire_logic_cluster/lc_1/in_0

End 

Net : Lab_UT.dictrl.G_28_0_a5_1
T_4_10_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g0_5
T_4_10_wire_logic_cluster/lc_7/in_0

T_4_10_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g0_5
T_4_10_wire_logic_cluster/lc_1/in_0

End 

Net : Lab_UT.dictrl.N_33
T_6_10_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g2_7
T_5_10_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.dictrl.N_34_cascade_
T_5_10_wire_logic_cluster/lc_6/ltout
T_5_10_wire_logic_cluster/lc_7/in_2

End 

Net : buart__rx_bitcount_2
T_6_14_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g3_1
T_7_15_wire_logic_cluster/lc_7/in_1

T_6_14_wire_logic_cluster/lc_1/out
T_6_13_lc_trk_g1_1
T_6_13_wire_logic_cluster/lc_4/in_0

T_6_14_wire_logic_cluster/lc_1/out
T_6_12_sp4_v_t_47
T_6_16_lc_trk_g1_2
T_6_16_wire_logic_cluster/lc_6/in_1

T_6_14_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g3_1
T_7_15_wire_logic_cluster/lc_3/in_3

T_6_14_wire_logic_cluster/lc_1/out
T_6_15_lc_trk_g0_1
T_6_15_wire_logic_cluster/lc_5/in_0

T_6_14_wire_logic_cluster/lc_1/out
T_6_15_lc_trk_g0_1
T_6_15_wire_logic_cluster/lc_1/in_0

T_6_14_wire_logic_cluster/lc_1/out
T_6_12_sp4_v_t_47
T_6_16_lc_trk_g1_2
T_6_16_wire_logic_cluster/lc_2/in_1

T_6_14_wire_logic_cluster/lc_1/out
T_6_14_lc_trk_g2_1
T_6_14_wire_logic_cluster/lc_1/in_0

T_6_14_wire_logic_cluster/lc_1/out
T_6_14_lc_trk_g2_1
T_6_14_wire_logic_cluster/lc_2/in_3

T_6_14_wire_logic_cluster/lc_1/out
T_6_14_lc_trk_g2_1
T_6_14_wire_logic_cluster/lc_0/in_3

End 

Net : bu_rx_data_fast_2
T_7_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g0_4
T_7_14_wire_logic_cluster/lc_1/in_3

T_7_14_wire_logic_cluster/lc_4/out
T_6_14_sp4_h_l_0
T_5_14_lc_trk_g0_0
T_5_14_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT_dictrl_decoder_de_cr_2
T_7_14_wire_logic_cluster/lc_1/out
T_7_14_sp4_h_l_7
T_10_10_sp4_v_t_42
T_9_13_lc_trk_g3_2
T_9_13_wire_logic_cluster/lc_3/in_0

T_7_14_wire_logic_cluster/lc_1/out
T_6_13_lc_trk_g3_1
T_6_13_wire_logic_cluster/lc_5/in_3

T_7_14_wire_logic_cluster/lc_1/out
T_7_14_sp4_h_l_7
T_10_10_sp4_v_t_42
T_9_13_lc_trk_g3_2
T_9_13_wire_logic_cluster/lc_4/in_3

T_7_14_wire_logic_cluster/lc_1/out
T_7_14_sp4_h_l_7
T_6_10_sp4_v_t_37
T_5_12_lc_trk_g1_0
T_5_12_wire_logic_cluster/lc_6/in_3

T_7_14_wire_logic_cluster/lc_1/out
T_6_13_lc_trk_g3_1
T_6_13_wire_logic_cluster/lc_1/in_3

T_7_14_wire_logic_cluster/lc_1/out
T_7_14_sp4_h_l_7
T_10_10_sp4_v_t_42
T_9_13_lc_trk_g3_2
T_9_13_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.dictrl.nextStateZ0Z_0
T_6_11_wire_logic_cluster/lc_0/out
T_6_8_sp4_v_t_40
T_3_12_sp4_h_l_10
T_2_12_lc_trk_g1_2
T_2_12_wire_logic_cluster/lc_4/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g3_0
T_7_10_wire_logic_cluster/lc_3/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g1_0
T_6_11_wire_logic_cluster/lc_1/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g1_0
T_6_11_wire_logic_cluster/lc_6/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g3_0
T_7_10_wire_logic_cluster/lc_4/in_1

T_6_11_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g3_0
T_7_10_wire_logic_cluster/lc_5/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g2_0
T_7_12_wire_logic_cluster/lc_7/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g3_0
T_5_10_wire_logic_cluster/lc_4/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g3_0
T_7_10_wire_logic_cluster/lc_6/in_1

T_6_11_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g2_0
T_7_12_wire_logic_cluster/lc_3/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g2_0
T_7_12_wire_logic_cluster/lc_5/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_6_8_sp4_v_t_40
T_3_12_sp4_h_l_10
T_2_8_sp4_v_t_47
T_1_10_lc_trk_g2_2
T_1_10_wire_logic_cluster/lc_1/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_6_8_sp4_v_t_40
T_3_12_sp4_h_l_10
T_2_8_sp4_v_t_47
T_1_11_lc_trk_g3_7
T_1_11_wire_logic_cluster/lc_5/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g3_0
T_7_10_wire_logic_cluster/lc_2/in_1

T_6_11_wire_logic_cluster/lc_0/out
T_6_8_sp4_v_t_40
T_3_12_sp4_h_l_10
T_2_8_sp4_v_t_47
T_1_10_lc_trk_g2_2
T_1_10_wire_logic_cluster/lc_2/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_6_11_sp4_h_l_5
T_9_11_sp4_v_t_40
T_8_13_lc_trk_g0_5
T_8_13_wire_logic_cluster/lc_4/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_6_11_sp4_h_l_5
T_5_7_sp4_v_t_40
T_4_8_lc_trk_g3_0
T_4_8_wire_logic_cluster/lc_2/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_6_11_sp4_h_l_5
T_2_11_sp4_h_l_1
T_2_11_lc_trk_g0_4
T_2_11_wire_logic_cluster/lc_5/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_6_11_sp4_h_l_5
T_8_11_lc_trk_g3_0
T_8_11_wire_logic_cluster/lc_7/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_6_11_sp4_h_l_5
T_8_11_lc_trk_g3_0
T_8_11_wire_logic_cluster/lc_1/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_6_11_sp4_h_l_5
T_8_11_lc_trk_g3_0
T_8_11_wire_logic_cluster/lc_3/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_6_11_sp4_h_l_5
T_8_11_lc_trk_g3_0
T_8_11_wire_logic_cluster/lc_5/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_6_11_sp4_h_l_5
T_8_11_lc_trk_g3_0
T_8_11_wire_logic_cluster/lc_6/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_6_11_sp4_h_l_5
T_8_11_lc_trk_g3_0
T_8_11_wire_logic_cluster/lc_0/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_6_11_sp4_h_l_5
T_8_11_lc_trk_g3_0
T_8_11_wire_logic_cluster/lc_2/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_6_11_sp4_h_l_5
T_8_11_lc_trk_g3_0
T_8_11_wire_logic_cluster/lc_4/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g3_0
T_5_10_wire_logic_cluster/lc_1/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g2_0
T_7_12_wire_logic_cluster/lc_0/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g3_0
T_7_10_wire_logic_cluster/lc_1/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_12_lc_trk_g0_0
T_5_12_wire_logic_cluster/lc_7/in_1

T_6_11_wire_logic_cluster/lc_0/out
T_6_10_lc_trk_g1_0
T_6_10_wire_logic_cluster/lc_4/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g3_0
T_5_10_wire_logic_cluster/lc_0/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g3_0
T_7_10_wire_logic_cluster/lc_0/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g2_0
T_7_12_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.dictrl.N_1607_0_0
T_5_12_wire_logic_cluster/lc_1/out
T_6_11_lc_trk_g2_1
T_6_11_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.dictrl.N_13_0_0
T_4_12_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g1_2
T_5_12_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.dictrl.N_14_0_0_0_cascade_
T_5_12_wire_logic_cluster/lc_0/ltout
T_5_12_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.dictrl.de_cr_0_0
T_5_14_wire_logic_cluster/lc_2/out
T_5_11_sp4_v_t_44
T_4_12_lc_trk_g3_4
T_4_12_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.dictrl.decoder.g0_6_0
T_5_14_wire_logic_cluster/lc_3/out
T_6_11_sp4_v_t_47
T_5_14_lc_trk_g3_7
T_5_14_wire_logic_cluster/lc_2/in_0

End 

Net : bu_rx_data_fast_1
T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_5_14_lc_trk_g0_6
T_5_14_wire_logic_cluster/lc_3/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_8_14_lc_trk_g0_7
T_8_14_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.bitmapZ0Z_111
T_6_4_wire_logic_cluster/lc_4/out
T_6_4_lc_trk_g1_4
T_6_4_wire_logic_cluster/lc_2/in_1

End 

Net : bu_rx_data_fast_3
T_8_15_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g2_6
T_7_14_wire_logic_cluster/lc_1/in_1

T_8_15_wire_logic_cluster/lc_6/out
T_8_14_sp4_v_t_44
T_5_14_sp4_h_l_3
T_5_14_lc_trk_g1_6
T_5_14_wire_logic_cluster/lc_1/in_0

End 

Net : Lab_UT.dictrl.currState_0_rep2
T_8_13_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_7/in_1

T_8_13_wire_logic_cluster/lc_4/out
T_6_13_sp4_h_l_5
T_2_13_sp4_h_l_8
T_1_9_sp4_v_t_45
T_2_9_sp4_h_l_1
T_2_9_lc_trk_g0_4
T_2_9_wire_logic_cluster/lc_2/in_0

T_8_13_wire_logic_cluster/lc_4/out
T_9_11_sp4_v_t_36
T_6_11_sp4_h_l_1
T_2_11_sp4_h_l_4
T_4_11_lc_trk_g3_1
T_4_11_wire_logic_cluster/lc_5/in_1

T_8_13_wire_logic_cluster/lc_4/out
T_9_11_sp4_v_t_36
T_6_11_sp4_h_l_1
T_5_7_sp4_v_t_43
T_5_9_lc_trk_g3_6
T_5_9_wire_logic_cluster/lc_7/in_0

T_8_13_wire_logic_cluster/lc_4/out
T_6_13_sp4_h_l_5
T_2_13_sp4_h_l_8
T_2_13_lc_trk_g0_5
T_2_13_input_2_5
T_2_13_wire_logic_cluster/lc_5/in_2

T_8_13_wire_logic_cluster/lc_4/out
T_9_11_sp4_v_t_36
T_6_11_sp4_h_l_1
T_2_11_sp4_h_l_4
T_4_11_lc_trk_g3_1
T_4_11_wire_logic_cluster/lc_2/in_0

T_8_13_wire_logic_cluster/lc_4/out
T_9_11_sp4_v_t_36
T_6_11_sp4_h_l_1
T_2_11_sp4_h_l_4
T_4_11_lc_trk_g3_1
T_4_11_wire_logic_cluster/lc_6/in_0

T_8_13_wire_logic_cluster/lc_4/out
T_8_12_sp4_v_t_40
T_5_12_sp4_h_l_11
T_5_12_lc_trk_g0_6
T_5_12_input_2_6
T_5_12_wire_logic_cluster/lc_6/in_2

T_8_13_wire_logic_cluster/lc_4/out
T_6_13_sp4_h_l_5
T_2_13_sp4_h_l_8
T_1_9_sp4_v_t_45
T_2_9_sp4_h_l_1
T_2_9_lc_trk_g0_4
T_2_9_input_2_0
T_2_9_wire_logic_cluster/lc_0/in_2

T_8_13_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g3_4
T_7_13_wire_logic_cluster/lc_1/in_0

End 

Net : Lab_UT.dictrl.nextStateZ0Z_2
T_7_11_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g0_3
T_7_10_input_2_3
T_7_10_wire_logic_cluster/lc_3/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g3_3
T_6_11_wire_logic_cluster/lc_1/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g3_3
T_6_11_input_2_6
T_6_11_wire_logic_cluster/lc_6/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g0_3
T_7_10_input_2_5
T_7_10_wire_logic_cluster/lc_5/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g0_3
T_7_10_wire_logic_cluster/lc_4/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g3_3
T_6_11_wire_logic_cluster/lc_7/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g0_3
T_7_10_wire_logic_cluster/lc_6/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g0_3
T_7_12_wire_logic_cluster/lc_5/in_0

T_7_11_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g0_3
T_7_10_wire_logic_cluster/lc_2/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g0_3
T_7_12_wire_logic_cluster/lc_4/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_7_10_sp12_v_t_22
T_0_10_span12_horz_10
T_1_10_lc_trk_g0_5
T_1_10_wire_logic_cluster/lc_1/in_0

T_7_11_wire_logic_cluster/lc_3/out
T_7_8_sp4_v_t_46
T_4_8_sp4_h_l_5
T_4_8_lc_trk_g0_0
T_4_8_wire_logic_cluster/lc_1/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_7_8_sp4_v_t_46
T_7_10_lc_trk_g3_3
T_7_10_input_2_0
T_7_10_wire_logic_cluster/lc_0/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g3_3
T_8_10_wire_logic_cluster/lc_1/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g1_3
T_8_11_input_2_6
T_8_11_wire_logic_cluster/lc_6/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g1_3
T_8_11_input_2_0
T_8_11_wire_logic_cluster/lc_0/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g0_3
T_8_11_input_2_7
T_8_11_wire_logic_cluster/lc_7/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g0_3
T_8_11_input_2_1
T_8_11_wire_logic_cluster/lc_1/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g1_3
T_8_11_input_2_2
T_8_11_wire_logic_cluster/lc_2/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g0_3
T_8_11_input_2_3
T_8_11_wire_logic_cluster/lc_3/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g0_3
T_7_10_input_2_1
T_7_10_wire_logic_cluster/lc_1/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g1_3
T_8_11_input_2_4
T_8_11_wire_logic_cluster/lc_4/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g0_3
T_8_11_input_2_5
T_8_11_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.dictrl.g0_0_3
T_6_11_wire_logic_cluster/lc_2/out
T_6_12_lc_trk_g1_2
T_6_12_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.dictrl.G_19_0_2
T_2_13_wire_logic_cluster/lc_2/out
T_2_11_sp12_v_t_23
T_3_11_sp12_h_l_0
T_7_11_lc_trk_g1_3
T_7_11_wire_logic_cluster/lc_3/in_3

T_2_13_wire_logic_cluster/lc_2/out
T_2_11_sp12_v_t_23
T_3_11_sp12_h_l_0
T_4_11_sp4_h_l_3
T_7_7_sp4_v_t_44
T_7_9_lc_trk_g2_1
T_7_9_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.dictrl.g0_1
T_7_10_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g0_3
T_6_11_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.mem0.w_data_4
T_4_4_wire_logic_cluster/lc_0/out
T_3_4_lc_trk_g3_0
T_3_4_wire_bram/ram/WDATA_8

End 

Net : uu2.N_39
T_6_4_wire_logic_cluster/lc_6/out
T_7_4_lc_trk_g0_6
T_7_4_input_2_0
T_7_4_wire_logic_cluster/lc_0/in_2

T_6_4_wire_logic_cluster/lc_6/out
T_5_4_sp4_h_l_4
T_4_4_lc_trk_g0_4
T_4_4_wire_logic_cluster/lc_5/in_1

T_6_4_wire_logic_cluster/lc_6/out
T_5_4_sp4_h_l_4
T_4_4_lc_trk_g0_4
T_4_4_input_2_2
T_4_4_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.N_71
T_7_4_wire_logic_cluster/lc_0/out
T_4_4_sp12_h_l_0
T_4_4_lc_trk_g0_3
T_4_4_wire_logic_cluster/lc_6/in_1

T_7_4_wire_logic_cluster/lc_0/out
T_4_4_sp12_h_l_0
T_4_4_lc_trk_g0_3
T_4_4_wire_logic_cluster/lc_2/in_3

T_7_4_wire_logic_cluster/lc_0/out
T_8_3_lc_trk_g2_0
T_8_3_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.N_34
T_4_4_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g2_6
T_4_4_wire_logic_cluster/lc_0/in_0

T_4_4_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g2_6
T_4_4_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.w_addr_displaying_RNIFCPV4Z0Z_8
T_7_4_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_44
T_6_7_lc_trk_g2_1
T_6_7_wire_logic_cluster/lc_7/in_0

T_7_4_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_44
T_6_6_lc_trk_g3_4
T_6_6_input_2_7
T_6_6_wire_logic_cluster/lc_7/in_2

T_7_4_wire_logic_cluster/lc_6/out
T_7_4_lc_trk_g3_6
T_7_4_wire_logic_cluster/lc_3/in_0

T_7_4_wire_logic_cluster/lc_6/out
T_7_4_lc_trk_g3_6
T_7_4_wire_logic_cluster/lc_1/in_0

T_7_4_wire_logic_cluster/lc_6/out
T_7_4_lc_trk_g3_6
T_7_4_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.Sten_at_0
T_8_7_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_36
T_7_5_lc_trk_g2_4
T_7_5_wire_logic_cluster/lc_0/in_0

T_8_7_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g1_6
T_8_8_wire_logic_cluster/lc_1/in_0

T_8_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g2_6
T_7_7_wire_logic_cluster/lc_5/in_3

T_8_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g2_6
T_7_7_wire_logic_cluster/lc_0/in_0

T_8_7_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_36
T_7_5_lc_trk_g2_4
T_7_5_wire_logic_cluster/lc_3/in_3

T_8_7_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_36
T_7_5_lc_trk_g2_4
T_7_5_wire_logic_cluster/lc_5/in_3

T_8_7_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_36
T_7_5_lc_trk_g2_4
T_7_5_wire_logic_cluster/lc_1/in_3

T_8_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g2_6
T_7_7_wire_logic_cluster/lc_1/in_3

T_8_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g2_6
T_7_7_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.N_43
T_7_4_wire_logic_cluster/lc_5/out
T_7_4_lc_trk_g2_5
T_7_4_wire_logic_cluster/lc_0/in_1

T_7_4_wire_logic_cluster/lc_5/out
T_5_4_sp4_h_l_7
T_4_4_lc_trk_g1_7
T_4_4_wire_logic_cluster/lc_5/in_3

T_7_4_wire_logic_cluster/lc_5/out
T_5_4_sp4_h_l_7
T_4_4_lc_trk_g1_7
T_4_4_wire_logic_cluster/lc_2/in_0

T_7_4_wire_logic_cluster/lc_5/out
T_7_4_lc_trk_g2_5
T_7_4_input_2_1
T_7_4_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.N_41_cascade_
T_7_4_wire_logic_cluster/lc_4/ltout
T_7_4_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.bitmapZ0Z_290
T_5_5_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g1_5
T_5_5_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.dictrl.nextStateZ0Z_3
T_6_10_wire_logic_cluster/lc_3/out
T_4_10_sp4_h_l_3
T_3_10_sp4_v_t_44
T_2_12_lc_trk_g0_2
T_2_12_wire_logic_cluster/lc_3/in_1

T_6_10_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g3_3
T_7_11_wire_logic_cluster/lc_7/in_3

T_6_10_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g1_3
T_7_10_wire_logic_cluster/lc_3/in_1

T_6_10_wire_logic_cluster/lc_3/out
T_7_9_sp4_v_t_39
T_6_11_lc_trk_g1_2
T_6_11_input_2_1
T_6_11_wire_logic_cluster/lc_1/in_2

T_6_10_wire_logic_cluster/lc_3/out
T_7_9_sp4_v_t_39
T_6_11_lc_trk_g1_2
T_6_11_wire_logic_cluster/lc_6/in_1

T_6_10_wire_logic_cluster/lc_3/out
T_7_9_sp4_v_t_39
T_6_11_lc_trk_g1_2
T_6_11_input_2_7
T_6_11_wire_logic_cluster/lc_7/in_2

T_6_10_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g1_3
T_7_10_wire_logic_cluster/lc_4/in_0

T_6_10_wire_logic_cluster/lc_3/out
T_5_10_lc_trk_g3_3
T_5_10_wire_logic_cluster/lc_3/in_3

T_6_10_wire_logic_cluster/lc_3/out
T_7_9_sp4_v_t_39
T_7_12_lc_trk_g1_7
T_7_12_wire_logic_cluster/lc_7/in_1

T_6_10_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g1_3
T_7_10_wire_logic_cluster/lc_5/in_1

T_6_10_wire_logic_cluster/lc_3/out
T_7_9_sp4_v_t_39
T_7_12_lc_trk_g1_7
T_7_12_wire_logic_cluster/lc_5/in_1

T_6_10_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g1_3
T_7_10_wire_logic_cluster/lc_6/in_0

T_6_10_wire_logic_cluster/lc_3/out
T_7_9_sp4_v_t_39
T_7_12_lc_trk_g1_7
T_7_12_wire_logic_cluster/lc_4/in_0

T_6_10_wire_logic_cluster/lc_3/out
T_0_10_span12_horz_2
T_1_10_lc_trk_g1_5
T_1_10_wire_logic_cluster/lc_5/in_3

T_6_10_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g1_3
T_7_10_wire_logic_cluster/lc_2/in_0

T_6_10_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g3_3
T_7_11_wire_logic_cluster/lc_4/in_0

T_6_10_wire_logic_cluster/lc_3/out
T_0_10_span12_horz_2
T_1_10_lc_trk_g1_5
T_1_10_wire_logic_cluster/lc_0/in_0

T_6_10_wire_logic_cluster/lc_3/out
T_0_10_span12_horz_2
T_1_10_lc_trk_g1_5
T_1_10_wire_logic_cluster/lc_1/in_1

T_6_10_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_46
T_3_11_sp4_h_l_4
T_0_11_span4_horz_31
T_1_11_lc_trk_g3_2
T_1_11_wire_logic_cluster/lc_6/in_3

T_6_10_wire_logic_cluster/lc_3/out
T_4_10_sp4_h_l_3
T_3_10_sp4_v_t_44
T_2_11_lc_trk_g3_4
T_2_11_wire_logic_cluster/lc_7/in_0

T_6_10_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_46
T_7_11_sp4_h_l_11
T_8_11_lc_trk_g3_3
T_8_11_wire_logic_cluster/lc_6/in_0

T_6_10_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_46
T_7_11_sp4_h_l_11
T_8_11_lc_trk_g3_3
T_8_11_wire_logic_cluster/lc_0/in_0

T_6_10_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_46
T_7_11_sp4_h_l_11
T_8_11_lc_trk_g3_3
T_8_11_wire_logic_cluster/lc_2/in_0

T_6_10_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_46
T_7_11_sp4_h_l_11
T_8_11_lc_trk_g3_3
T_8_11_wire_logic_cluster/lc_4/in_0

T_6_10_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_46
T_7_11_sp4_h_l_11
T_8_11_lc_trk_g3_3
T_8_11_wire_logic_cluster/lc_7/in_1

T_6_10_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_46
T_7_11_sp4_h_l_11
T_8_11_lc_trk_g3_3
T_8_11_wire_logic_cluster/lc_1/in_1

T_6_10_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_46
T_7_11_sp4_h_l_11
T_8_11_lc_trk_g3_3
T_8_11_wire_logic_cluster/lc_3/in_1

T_6_10_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_46
T_7_11_sp4_h_l_11
T_8_11_lc_trk_g3_3
T_8_11_wire_logic_cluster/lc_5/in_1

T_6_10_wire_logic_cluster/lc_3/out
T_6_10_sp4_h_l_11
T_9_10_sp4_v_t_46
T_8_14_lc_trk_g2_3
T_8_14_wire_logic_cluster/lc_6/in_3

T_6_10_wire_logic_cluster/lc_3/out
T_6_10_sp4_h_l_11
T_9_10_sp4_v_t_46
T_8_14_lc_trk_g2_3
T_8_14_wire_logic_cluster/lc_4/in_3

T_6_10_wire_logic_cluster/lc_3/out
T_6_10_sp4_h_l_11
T_5_6_sp4_v_t_41
T_4_8_lc_trk_g0_4
T_4_8_wire_logic_cluster/lc_1/in_3

T_6_10_wire_logic_cluster/lc_3/out
T_6_10_sp4_h_l_11
T_8_10_lc_trk_g2_6
T_8_10_wire_logic_cluster/lc_1/in_3

T_6_10_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g1_3
T_7_10_wire_logic_cluster/lc_0/in_0

T_6_10_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g1_3
T_7_10_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.dictrl.g0_4_0_cascade_
T_2_12_wire_logic_cluster/lc_3/ltout
T_2_12_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.dictrl.g0_4_2
T_9_13_wire_logic_cluster/lc_4/out
T_8_13_sp4_h_l_0
T_7_13_lc_trk_g0_0
T_7_13_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.dictrl.N_37_0_cascade_
T_7_13_wire_logic_cluster/lc_1/ltout
T_7_13_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.dictrl.g0_15_rn_1
T_7_13_wire_logic_cluster/lc_2/out
T_7_9_sp4_v_t_41
T_6_10_lc_trk_g3_1
T_6_10_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.dictrl.N_21_0
T_8_13_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_44
T_5_10_sp4_h_l_3
T_0_10_span4_horz_11
T_2_10_lc_trk_g2_3
T_2_10_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.N_69_0_cascade_
T_7_8_wire_logic_cluster/lc_4/ltout
T_7_8_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.dictrl.nextStateZ0Z_1
T_2_10_wire_logic_cluster/lc_2/out
T_0_10_span12_horz_8
T_7_10_lc_trk_g1_7
T_7_10_wire_logic_cluster/lc_3/in_3

T_2_10_wire_logic_cluster/lc_2/out
T_0_10_span12_horz_8
T_7_10_lc_trk_g1_7
T_7_10_input_2_4
T_7_10_wire_logic_cluster/lc_4/in_2

T_2_10_wire_logic_cluster/lc_2/out
T_0_10_span12_horz_8
T_7_10_lc_trk_g1_7
T_7_10_wire_logic_cluster/lc_5/in_3

T_2_10_wire_logic_cluster/lc_2/out
T_3_7_sp4_v_t_45
T_4_11_sp4_h_l_2
T_6_11_lc_trk_g3_7
T_6_11_wire_logic_cluster/lc_3/in_3

T_2_10_wire_logic_cluster/lc_2/out
T_0_10_span12_horz_8
T_7_10_lc_trk_g1_7
T_7_10_input_2_6
T_7_10_wire_logic_cluster/lc_6/in_2

T_2_10_wire_logic_cluster/lc_2/out
T_0_10_span12_horz_8
T_7_10_lc_trk_g1_7
T_7_10_input_2_2
T_7_10_wire_logic_cluster/lc_2/in_2

T_2_10_wire_logic_cluster/lc_2/out
T_0_10_span12_horz_8
T_8_10_sp12_v_t_23
T_8_11_lc_trk_g2_7
T_8_11_wire_logic_cluster/lc_6/in_1

T_2_10_wire_logic_cluster/lc_2/out
T_0_10_span12_horz_8
T_8_10_sp12_v_t_23
T_8_11_lc_trk_g2_7
T_8_11_wire_logic_cluster/lc_0/in_1

T_2_10_wire_logic_cluster/lc_2/out
T_0_10_span12_horz_8
T_8_10_sp12_v_t_23
T_8_11_lc_trk_g2_7
T_8_11_wire_logic_cluster/lc_2/in_1

T_2_10_wire_logic_cluster/lc_2/out
T_0_10_span12_horz_8
T_8_10_sp12_v_t_23
T_8_11_lc_trk_g2_7
T_8_11_wire_logic_cluster/lc_4/in_1

T_2_10_wire_logic_cluster/lc_2/out
T_0_10_span12_horz_8
T_8_10_sp12_v_t_23
T_8_11_lc_trk_g3_7
T_8_11_wire_logic_cluster/lc_7/in_3

T_2_10_wire_logic_cluster/lc_2/out
T_0_10_span12_horz_8
T_8_10_sp12_v_t_23
T_8_11_lc_trk_g3_7
T_8_11_wire_logic_cluster/lc_1/in_3

T_2_10_wire_logic_cluster/lc_2/out
T_0_10_span12_horz_8
T_8_10_sp12_v_t_23
T_8_11_lc_trk_g3_7
T_8_11_wire_logic_cluster/lc_3/in_3

T_2_10_wire_logic_cluster/lc_2/out
T_0_10_span12_horz_8
T_8_10_sp12_v_t_23
T_8_11_lc_trk_g3_7
T_8_11_wire_logic_cluster/lc_5/in_3

T_2_10_wire_logic_cluster/lc_2/out
T_0_10_span12_horz_8
T_7_10_lc_trk_g0_7
T_7_10_wire_logic_cluster/lc_0/in_1

T_2_10_wire_logic_cluster/lc_2/out
T_0_10_span12_horz_8
T_7_10_lc_trk_g1_7
T_7_10_wire_logic_cluster/lc_1/in_3

T_2_10_wire_logic_cluster/lc_2/out
T_2_11_lc_trk_g0_2
T_2_11_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.N_92
T_7_8_wire_logic_cluster/lc_5/out
T_8_6_sp4_v_t_38
T_5_6_sp4_h_l_9
T_5_6_lc_trk_g1_4
T_5_6_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.N_77_2
T_8_7_wire_logic_cluster/lc_2/out
T_8_4_sp4_v_t_44
T_7_6_lc_trk_g0_2
T_7_6_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.dictrl.N_8
T_4_15_wire_logic_cluster/lc_0/out
T_5_11_sp4_v_t_36
T_5_7_sp4_v_t_44
T_4_9_lc_trk_g2_1
T_4_9_wire_logic_cluster/lc_2/in_1

T_4_15_wire_logic_cluster/lc_0/out
T_5_11_sp4_v_t_36
T_5_12_lc_trk_g3_4
T_5_12_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.Sone_at_3
T_8_7_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g0_3
T_8_7_wire_logic_cluster/lc_2/in_3

T_8_7_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g1_3
T_8_6_wire_logic_cluster/lc_1/in_1

T_8_7_wire_logic_cluster/lc_3/out
T_7_6_lc_trk_g2_3
T_7_6_wire_logic_cluster/lc_2/in_1

T_8_7_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g1_3
T_8_6_input_2_4
T_8_6_wire_logic_cluster/lc_4/in_2

T_8_7_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g1_3
T_8_6_wire_logic_cluster/lc_5/in_1

T_8_7_wire_logic_cluster/lc_3/out
T_7_6_lc_trk_g2_3
T_7_6_wire_logic_cluster/lc_0/in_1

T_8_7_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g1_3
T_8_6_input_2_2
T_8_6_wire_logic_cluster/lc_2/in_2

T_8_7_wire_logic_cluster/lc_3/out
T_7_6_lc_trk_g2_3
T_7_6_input_2_3
T_7_6_wire_logic_cluster/lc_3/in_2

T_8_7_wire_logic_cluster/lc_3/out
T_7_6_lc_trk_g2_3
T_7_6_input_2_5
T_7_6_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.dictrl.N_9_cascade_
T_4_9_wire_logic_cluster/lc_2/ltout
T_4_9_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.N_161
T_4_6_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g3_3
T_5_5_input_2_2
T_5_5_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.N_386_cascade_
T_6_6_wire_logic_cluster/lc_3/ltout
T_6_6_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.bitmapZ0Z_180
T_7_7_wire_logic_cluster/lc_4/out
T_6_6_lc_trk_g2_4
T_6_6_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.bitmapZ0Z_314
T_6_6_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g2_2
T_6_6_wire_logic_cluster/lc_3/in_3

T_6_6_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g2_2
T_6_6_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.dictrl.N_23_0_0
T_5_11_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_38
T_4_10_lc_trk_g0_3
T_4_10_wire_logic_cluster/lc_5/in_0

T_5_11_wire_logic_cluster/lc_7/out
T_4_11_lc_trk_g3_7
T_4_11_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.bitmap_pmux_sn_N_36
T_4_5_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g2_7
T_4_5_wire_logic_cluster/lc_1/in_0

End 

Net : bu_rx_data_4_rep1
T_4_14_wire_logic_cluster/lc_0/out
T_0_14_span12_horz_0
T_8_14_lc_trk_g0_0
T_8_14_wire_logic_cluster/lc_0/in_0

T_4_14_wire_logic_cluster/lc_0/out
T_0_14_span12_horz_0
T_8_14_lc_trk_g1_0
T_8_14_wire_logic_cluster/lc_7/in_0

T_4_14_wire_logic_cluster/lc_0/out
T_0_14_span12_horz_0
T_8_14_lc_trk_g0_0
T_8_14_wire_logic_cluster/lc_1/in_1

T_4_14_wire_logic_cluster/lc_0/out
T_4_13_lc_trk_g1_0
T_4_13_wire_logic_cluster/lc_0/in_1

T_4_14_wire_logic_cluster/lc_0/out
T_0_14_span12_horz_0
T_2_14_lc_trk_g1_4
T_2_14_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.dictrl.de_littleL_4
T_8_14_wire_logic_cluster/lc_0/out
T_9_13_lc_trk_g2_0
T_9_13_wire_logic_cluster/lc_3/in_1

T_8_14_wire_logic_cluster/lc_0/out
T_9_13_lc_trk_g3_0
T_9_13_wire_logic_cluster/lc_4/in_1

T_8_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_8
T_6_14_sp4_v_t_39
T_5_15_lc_trk_g2_7
T_5_15_wire_logic_cluster/lc_4/in_3

T_8_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_8
T_6_10_sp4_v_t_45
T_5_13_lc_trk_g3_5
T_5_13_wire_logic_cluster/lc_5/in_3

T_8_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_8
T_6_10_sp4_v_t_45
T_5_13_lc_trk_g3_5
T_5_13_wire_logic_cluster/lc_4/in_0

End 

Net : Lab_UT.dictrl.N_7_0
T_4_11_wire_logic_cluster/lc_5/out
T_5_11_lc_trk_g1_5
T_5_11_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.dictrl.G_28_0_0
T_4_11_wire_logic_cluster/lc_1/out
T_4_10_lc_trk_g1_1
T_4_10_wire_logic_cluster/lc_7/in_3

T_4_11_wire_logic_cluster/lc_1/out
T_4_10_lc_trk_g1_1
T_4_10_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.dictrl.N_1609_1
T_5_11_wire_logic_cluster/lc_3/out
T_4_11_lc_trk_g3_3
T_4_11_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.dictrl.currStateZ0Z_2
T_7_9_wire_logic_cluster/lc_6/out
T_6_9_sp4_h_l_4
T_5_9_lc_trk_g1_4
T_5_9_wire_logic_cluster/lc_4/in_1

T_7_9_wire_logic_cluster/lc_6/out
T_6_9_sp4_h_l_4
T_5_9_sp4_v_t_47
T_5_11_lc_trk_g3_2
T_5_11_wire_logic_cluster/lc_7/in_0

T_7_9_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_45
T_8_12_sp4_v_t_41
T_7_13_lc_trk_g3_1
T_7_13_wire_logic_cluster/lc_3/in_1

T_7_9_wire_logic_cluster/lc_6/out
T_6_9_sp4_h_l_4
T_5_9_lc_trk_g1_4
T_5_9_input_2_5
T_5_9_wire_logic_cluster/lc_5/in_2

T_7_9_wire_logic_cluster/lc_6/out
T_6_9_sp4_h_l_4
T_2_9_sp4_h_l_7
T_2_9_lc_trk_g1_2
T_2_9_wire_logic_cluster/lc_7/in_0

T_7_9_wire_logic_cluster/lc_6/out
T_6_9_sp4_h_l_4
T_5_9_sp4_v_t_47
T_4_11_lc_trk_g0_1
T_4_11_wire_logic_cluster/lc_7/in_0

T_7_9_wire_logic_cluster/lc_6/out
T_7_7_sp4_v_t_41
T_4_11_sp4_h_l_9
T_0_11_span4_horz_16
T_2_11_lc_trk_g2_0
T_2_11_wire_logic_cluster/lc_2/in_0

T_7_9_wire_logic_cluster/lc_6/out
T_7_7_sp4_v_t_41
T_4_11_sp4_h_l_9
T_0_11_span4_horz_16
T_2_11_lc_trk_g2_0
T_2_11_input_2_6
T_2_11_wire_logic_cluster/lc_6/in_2

T_7_9_wire_logic_cluster/lc_6/out
T_6_9_sp4_h_l_4
T_2_9_sp4_h_l_7
T_2_9_lc_trk_g1_2
T_2_9_wire_logic_cluster/lc_1/in_0

T_7_9_wire_logic_cluster/lc_6/out
T_6_9_sp4_h_l_4
T_9_9_sp4_v_t_44
T_9_12_lc_trk_g0_4
T_9_12_wire_logic_cluster/lc_3/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_6_9_sp4_h_l_4
T_5_9_sp4_v_t_47
T_4_10_lc_trk_g3_7
T_4_10_input_2_0
T_4_10_wire_logic_cluster/lc_0/in_2

T_7_9_wire_logic_cluster/lc_6/out
T_6_9_sp4_h_l_4
T_9_9_sp4_v_t_44
T_9_12_lc_trk_g0_4
T_9_12_wire_logic_cluster/lc_5/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_0_9_span12_horz_7
T_4_9_lc_trk_g1_7
T_4_9_wire_logic_cluster/lc_4/in_0

T_7_9_wire_logic_cluster/lc_6/out
T_7_7_sp4_v_t_41
T_4_11_sp4_h_l_4
T_6_11_lc_trk_g3_1
T_6_11_input_2_0
T_6_11_wire_logic_cluster/lc_0/in_2

T_7_9_wire_logic_cluster/lc_6/out
T_6_9_sp4_h_l_4
T_9_9_sp4_v_t_44
T_9_12_lc_trk_g0_4
T_9_12_wire_logic_cluster/lc_1/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_7_7_sp4_v_t_41
T_4_11_sp4_h_l_9
T_0_11_span4_horz_16
T_2_11_lc_trk_g2_0
T_2_11_wire_logic_cluster/lc_0/in_0

T_7_9_wire_logic_cluster/lc_6/out
T_6_9_sp4_h_l_4
T_9_9_sp4_v_t_44
T_9_12_lc_trk_g0_4
T_9_12_wire_logic_cluster/lc_6/in_0

T_7_9_wire_logic_cluster/lc_6/out
T_6_9_sp4_h_l_4
T_5_9_sp4_v_t_47
T_6_13_sp4_h_l_10
T_6_13_lc_trk_g1_7
T_6_13_wire_logic_cluster/lc_7/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_7_7_sp4_v_t_41
T_4_11_sp4_h_l_9
T_5_11_lc_trk_g3_1
T_5_11_input_2_4
T_5_11_wire_logic_cluster/lc_4/in_2

T_7_9_wire_logic_cluster/lc_6/out
T_6_9_sp4_h_l_4
T_5_9_sp4_v_t_47
T_5_11_lc_trk_g3_2
T_5_11_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.dictrl.nextStateZ0Z_1_cascade_
T_2_10_wire_logic_cluster/lc_2/ltout
T_2_10_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.dictrl.N_10ctr
T_2_10_wire_logic_cluster/lc_3/out
T_3_10_sp4_h_l_6
T_6_10_sp4_v_t_43
T_6_12_lc_trk_g2_6
T_6_12_wire_logic_cluster/lc_7/in_3

T_2_10_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g2_3
T_1_10_wire_logic_cluster/lc_0/in_3

T_2_10_wire_logic_cluster/lc_3/out
T_3_10_sp4_h_l_6
T_7_10_sp4_h_l_9
T_6_10_lc_trk_g1_1
T_6_10_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.dictrl.G_28_0_a5_2_1
T_5_9_wire_logic_cluster/lc_5/out
T_4_9_sp4_h_l_2
T_4_9_lc_trk_g0_7
T_4_9_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.dictrl.r_dicLdMtens22_4_0
T_6_12_wire_logic_cluster/lc_7/out
T_6_12_lc_trk_g2_7
T_6_12_wire_logic_cluster/lc_6/in_1

T_6_12_wire_logic_cluster/lc_7/out
T_6_12_lc_trk_g2_7
T_6_12_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.N_83
T_7_9_wire_logic_cluster/lc_0/out
T_8_5_sp4_v_t_36
T_5_5_sp4_h_l_7
T_5_5_lc_trk_g0_2
T_5_5_wire_logic_cluster/lc_5/in_1

End 

Net : Lab_UT.Sten_at_2
T_8_7_wire_logic_cluster/lc_5/out
T_8_3_sp4_v_t_47
T_7_5_lc_trk_g0_1
T_7_5_wire_logic_cluster/lc_0/in_1

T_8_7_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g3_5
T_7_7_input_2_0
T_7_7_wire_logic_cluster/lc_0/in_2

T_8_7_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g1_5
T_8_8_wire_logic_cluster/lc_1/in_3

T_8_7_wire_logic_cluster/lc_5/out
T_8_3_sp4_v_t_47
T_7_5_lc_trk_g0_1
T_7_5_input_2_3
T_7_5_wire_logic_cluster/lc_3/in_2

T_8_7_wire_logic_cluster/lc_5/out
T_8_3_sp4_v_t_47
T_7_5_lc_trk_g0_1
T_7_5_input_2_5
T_7_5_wire_logic_cluster/lc_5/in_2

T_8_7_wire_logic_cluster/lc_5/out
T_8_3_sp4_v_t_47
T_7_5_lc_trk_g0_1
T_7_5_input_2_1
T_7_5_wire_logic_cluster/lc_1/in_2

T_8_7_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g3_5
T_7_7_wire_logic_cluster/lc_3/in_1

T_8_7_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g3_5
T_7_7_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.Mten_at_0
T_7_9_wire_logic_cluster/lc_1/out
T_7_9_lc_trk_g1_1
T_7_9_wire_logic_cluster/lc_0/in_0

T_7_9_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g1_1
T_7_8_wire_logic_cluster/lc_7/in_1

T_7_9_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g1_1
T_7_8_wire_logic_cluster/lc_5/in_3

T_7_9_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g1_1
T_7_8_wire_logic_cluster/lc_3/in_1

T_7_9_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g1_1
T_7_8_input_2_0
T_7_8_wire_logic_cluster/lc_0/in_2

T_7_9_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g1_1
T_7_8_wire_logic_cluster/lc_1/in_1

T_7_9_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g3_1
T_6_8_wire_logic_cluster/lc_2/in_0

T_7_9_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g3_1
T_6_8_wire_logic_cluster/lc_0/in_0

T_7_9_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g3_1
T_6_8_wire_logic_cluster/lc_6/in_0

T_7_9_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g3_1
T_6_8_wire_logic_cluster/lc_3/in_3

End 

Net : bu_rx_data_3_rep1
T_4_14_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g0_2
T_4_13_wire_logic_cluster/lc_1/in_1

T_4_14_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g0_2
T_4_13_input_2_2
T_4_13_wire_logic_cluster/lc_2/in_2

T_4_14_wire_logic_cluster/lc_2/out
T_4_13_sp4_v_t_36
T_5_13_sp4_h_l_6
T_7_13_lc_trk_g3_3
T_7_13_input_2_4
T_7_13_wire_logic_cluster/lc_4/in_2

T_4_14_wire_logic_cluster/lc_2/out
T_5_15_lc_trk_g3_2
T_5_15_wire_logic_cluster/lc_7/in_0

T_4_14_wire_logic_cluster/lc_2/out
T_5_10_sp4_v_t_40
T_6_14_sp4_h_l_5
T_8_14_lc_trk_g3_0
T_8_14_input_2_1
T_8_14_wire_logic_cluster/lc_1/in_2

T_4_14_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g0_2
T_4_13_input_2_0
T_4_13_wire_logic_cluster/lc_0/in_2

T_4_14_wire_logic_cluster/lc_2/out
T_5_15_lc_trk_g3_2
T_5_15_wire_logic_cluster/lc_1/in_0

T_4_14_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g0_2
T_4_13_wire_logic_cluster/lc_4/in_0

T_4_14_wire_logic_cluster/lc_2/out
T_5_15_lc_trk_g3_2
T_5_15_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.mem0.w_data_5
T_4_4_wire_logic_cluster/lc_1/out
T_3_4_lc_trk_g2_1
T_3_4_wire_bram/ram/WDATA_10

End 

Net : Lab_UT.dictrl.r_dicLdMtens22_2_reti_cascade_
T_6_12_wire_logic_cluster/lc_5/ltout
T_6_12_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.N_37
T_4_4_wire_logic_cluster/lc_2/out
T_4_4_lc_trk_g2_2
T_4_4_wire_logic_cluster/lc_1/in_1

End 

Net : bu_rx_data_2_rep1
T_4_14_wire_logic_cluster/lc_6/out
T_4_13_lc_trk_g1_6
T_4_13_input_2_1
T_4_13_wire_logic_cluster/lc_1/in_2

T_4_14_wire_logic_cluster/lc_6/out
T_4_13_lc_trk_g1_6
T_4_13_wire_logic_cluster/lc_2/in_1

T_4_14_wire_logic_cluster/lc_6/out
T_3_14_sp12_h_l_0
T_8_14_lc_trk_g0_4
T_8_14_wire_logic_cluster/lc_3/in_1

T_4_14_wire_logic_cluster/lc_6/out
T_5_13_sp4_v_t_45
T_6_13_sp4_h_l_8
T_7_13_lc_trk_g2_0
T_7_13_wire_logic_cluster/lc_4/in_0

T_4_14_wire_logic_cluster/lc_6/out
T_5_15_lc_trk_g3_6
T_5_15_wire_logic_cluster/lc_6/in_3

T_4_14_wire_logic_cluster/lc_6/out
T_5_15_lc_trk_g2_6
T_5_15_wire_logic_cluster/lc_7/in_1

T_4_14_wire_logic_cluster/lc_6/out
T_4_13_lc_trk_g1_6
T_4_13_wire_logic_cluster/lc_0/in_3

T_4_14_wire_logic_cluster/lc_6/out
T_4_13_lc_trk_g1_6
T_4_13_wire_logic_cluster/lc_4/in_1

T_4_14_wire_logic_cluster/lc_6/out
T_5_15_lc_trk_g2_6
T_5_15_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.N_91
T_7_8_wire_logic_cluster/lc_7/out
T_7_6_sp4_v_t_43
T_4_6_sp4_h_l_6
T_5_6_lc_trk_g2_6
T_5_6_input_2_2
T_5_6_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.dictrl.G_19_0_a7_3_2
T_2_13_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g1_5
T_2_13_wire_logic_cluster/lc_2/in_0

End 

Net : Lab_UT.dictrl.N_18
T_5_9_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g3_7
T_6_10_wire_logic_cluster/lc_7/in_3

T_5_9_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g2_7
T_5_9_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.bitmap_pmux_24_am_1
T_6_6_wire_logic_cluster/lc_0/out
T_5_6_lc_trk_g3_0
T_5_6_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.bitmap_RNI2JA82Z0Z_212_cascade_
T_5_6_wire_logic_cluster/lc_4/ltout
T_5_6_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.dictrl.N_6_0
T_5_12_wire_logic_cluster/lc_4/out
T_5_12_lc_trk_g0_4
T_5_12_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.dictrl.N_10_0_0
T_5_12_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g2_3
T_6_11_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.dictrl.g1_7_1
T_8_14_wire_logic_cluster/lc_2/out
T_6_14_sp4_h_l_1
T_5_10_sp4_v_t_36
T_5_12_lc_trk_g2_1
T_5_12_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.dictrl.g1_4_1
T_8_14_wire_logic_cluster/lc_3/out
T_8_14_sp4_h_l_11
T_8_14_lc_trk_g1_6
T_8_14_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.L3_segment1_1_0_3
T_8_6_wire_logic_cluster/lc_1/out
T_7_6_sp4_h_l_10
T_6_6_lc_trk_g1_2
T_6_6_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.Sone_at_0
T_8_7_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g0_1
T_8_6_wire_logic_cluster/lc_1/in_0

T_8_7_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g3_1
T_7_6_wire_logic_cluster/lc_2/in_0

T_8_7_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g0_1
T_8_6_wire_logic_cluster/lc_4/in_1

T_8_7_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g0_1
T_8_6_wire_logic_cluster/lc_5/in_0

T_8_7_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g3_1
T_7_6_wire_logic_cluster/lc_0/in_0

T_8_7_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g0_1
T_8_6_wire_logic_cluster/lc_2/in_1

T_8_7_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g3_1
T_7_6_wire_logic_cluster/lc_5/in_3

T_8_7_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g3_1
T_7_6_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.segment_1_0_6
T_5_7_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g3_2
T_5_7_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.dictrl.N_7_1
T_4_12_wire_logic_cluster/lc_3/out
T_4_11_lc_trk_g1_3
T_4_11_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.dictrl.N_1609_0_0
T_4_11_wire_logic_cluster/lc_3/out
T_5_12_lc_trk_g3_3
T_5_12_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.bitmapZ0Z_58
T_8_6_wire_logic_cluster/lc_3/out
T_2_6_sp12_h_l_1
T_4_6_lc_trk_g0_6
T_4_6_wire_logic_cluster/lc_3/in_1

End 

Net : N_6_cascade_
T_8_13_wire_logic_cluster/lc_1/ltout
T_8_13_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT_dictrl_decoder_de_cr_1
T_6_13_wire_logic_cluster/lc_4/out
T_7_13_sp4_h_l_8
T_8_13_lc_trk_g2_0
T_8_13_wire_logic_cluster/lc_1/in_3

T_6_13_wire_logic_cluster/lc_4/out
T_5_12_lc_trk_g2_4
T_5_12_wire_logic_cluster/lc_6/in_0

T_6_13_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g0_4
T_6_13_wire_logic_cluster/lc_1/in_1

T_6_13_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g0_4
T_6_13_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.dictrl.nextState_RNO_3Z0Z_1
T_5_10_wire_logic_cluster/lc_4/out
T_6_11_lc_trk_g2_4
T_6_11_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.Mten_at_3
T_7_8_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g1_2
T_7_8_input_2_7
T_7_8_wire_logic_cluster/lc_7/in_2

T_7_8_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g1_2
T_7_8_wire_logic_cluster/lc_5/in_0

T_7_8_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g1_2
T_7_8_wire_logic_cluster/lc_0/in_1

T_7_8_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g1_2
T_7_8_input_2_1
T_7_8_wire_logic_cluster/lc_1/in_2

T_7_8_wire_logic_cluster/lc_2/out
T_7_9_lc_trk_g0_2
T_7_9_wire_logic_cluster/lc_2/in_0

T_7_8_wire_logic_cluster/lc_2/out
T_6_8_lc_trk_g2_2
T_6_8_input_2_2
T_6_8_wire_logic_cluster/lc_2/in_2

T_7_8_wire_logic_cluster/lc_2/out
T_6_8_lc_trk_g2_2
T_6_8_wire_logic_cluster/lc_3/in_1

T_7_8_wire_logic_cluster/lc_2/out
T_6_8_lc_trk_g2_2
T_6_8_input_2_0
T_6_8_wire_logic_cluster/lc_0/in_2

T_7_8_wire_logic_cluster/lc_2/out
T_6_8_lc_trk_g2_2
T_6_8_input_2_6
T_6_8_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.dictrl.G_19_0_0
T_2_13_wire_logic_cluster/lc_3/out
T_2_13_lc_trk_g0_3
T_2_13_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.di_AMtens_1
T_7_9_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g1_5
T_7_9_wire_logic_cluster/lc_3/in_1

T_7_9_wire_logic_cluster/lc_5/out
T_8_9_sp4_h_l_10
T_11_5_sp4_v_t_47
T_11_6_lc_trk_g2_7
T_11_6_input_2_7
T_11_6_wire_logic_cluster/lc_7/in_2

T_7_9_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g1_5
T_7_9_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.dictrl.de_littleA_2_cascade_
T_9_13_wire_logic_cluster/lc_2/ltout
T_9_13_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.bitmapZ0Z_87
T_6_6_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g2_1
T_6_6_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.N_77_0
T_5_8_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g1_2
T_5_7_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.dictrl.N_7
T_4_12_wire_logic_cluster/lc_5/out
T_4_8_sp4_v_t_47
T_4_9_lc_trk_g2_7
T_4_9_wire_logic_cluster/lc_2/in_3

T_4_12_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g0_5
T_5_12_wire_logic_cluster/lc_2/in_3

T_4_12_wire_logic_cluster/lc_5/out
T_5_11_lc_trk_g3_5
T_5_11_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.Sone_at_2
T_8_7_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g0_4
T_8_6_wire_logic_cluster/lc_1/in_3

T_8_7_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g0_4
T_8_6_wire_logic_cluster/lc_4/in_0

T_8_7_wire_logic_cluster/lc_4/out
T_7_6_lc_trk_g3_4
T_7_6_wire_logic_cluster/lc_2/in_3

T_8_7_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g0_4
T_8_6_wire_logic_cluster/lc_2/in_0

T_8_7_wire_logic_cluster/lc_4/out
T_7_6_lc_trk_g3_4
T_7_6_wire_logic_cluster/lc_3/in_0

T_8_7_wire_logic_cluster/lc_4/out
T_7_6_lc_trk_g3_4
T_7_6_wire_logic_cluster/lc_5/in_0

T_8_7_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g0_4
T_8_6_wire_logic_cluster/lc_5/in_3

T_8_7_wire_logic_cluster/lc_4/out
T_7_6_lc_trk_g3_4
T_7_6_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.bitmap_pmux_25_am_1_cascade_
T_5_6_wire_logic_cluster/lc_0/ltout
T_5_6_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.bitmap_RNIM7D32Z0Z_69
T_5_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g0_1
T_5_6_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.bitmapZ0Z_194
T_6_8_wire_logic_cluster/lc_1/out
T_6_4_sp4_v_t_39
T_5_6_lc_trk_g0_2
T_5_6_input_2_0
T_5_6_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT.Sone_at_1
T_8_8_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_38
T_8_6_lc_trk_g3_6
T_8_6_input_2_1
T_8_6_wire_logic_cluster/lc_1/in_2

T_8_8_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_38
T_7_6_lc_trk_g2_6
T_7_6_input_2_2
T_7_6_wire_logic_cluster/lc_2/in_2

T_8_8_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_38
T_8_6_lc_trk_g3_6
T_8_6_wire_logic_cluster/lc_4/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_38
T_7_6_lc_trk_g2_6
T_7_6_wire_logic_cluster/lc_5/in_1

T_8_8_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_38
T_7_6_lc_trk_g2_6
T_7_6_wire_logic_cluster/lc_3/in_1

T_8_8_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_38
T_8_6_lc_trk_g3_6
T_8_6_input_2_5
T_8_6_wire_logic_cluster/lc_5/in_2

T_8_8_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_38
T_7_6_lc_trk_g2_6
T_7_6_input_2_0
T_7_6_wire_logic_cluster/lc_0/in_2

T_8_8_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_38
T_8_6_lc_trk_g3_6
T_8_6_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.dictrl.G_19_0_a7_2_0
T_2_9_wire_logic_cluster/lc_4/out
T_2_1_sp12_v_t_23
T_2_13_lc_trk_g2_0
T_2_13_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.dictrl.nextState_0_2
T_6_13_wire_logic_cluster/lc_7/out
T_4_13_sp4_h_l_11
T_3_9_sp4_v_t_41
T_0_9_span4_horz_23
T_2_9_lc_trk_g2_7
T_2_9_wire_logic_cluster/lc_4/in_1

T_6_13_wire_logic_cluster/lc_7/out
T_6_8_sp12_v_t_22
T_6_9_lc_trk_g3_6
T_6_9_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.dictrl.N_9_0_cascade_
T_5_12_wire_logic_cluster/lc_2/ltout
T_5_12_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.dictrl.currState_i_5_0
T_4_10_wire_logic_cluster/lc_1/out
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_42
T_5_15_lc_trk_g1_2
T_5_15_input_2_7
T_5_15_wire_logic_cluster/lc_7/in_2

T_4_10_wire_logic_cluster/lc_1/out
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_42
T_4_15_lc_trk_g3_2
T_4_15_wire_logic_cluster/lc_0/in_1

T_4_10_wire_logic_cluster/lc_1/out
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_42
T_5_15_lc_trk_g1_2
T_5_15_wire_logic_cluster/lc_5/in_0

T_4_10_wire_logic_cluster/lc_1/out
T_3_10_sp4_h_l_10
T_2_6_sp4_v_t_47
T_2_9_lc_trk_g1_7
T_2_9_wire_logic_cluster/lc_5/in_3

T_4_10_wire_logic_cluster/lc_1/out
T_5_10_sp4_h_l_2
T_8_10_sp4_v_t_42
T_8_13_lc_trk_g1_2
T_8_13_wire_logic_cluster/lc_2/in_3

T_4_10_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g0_1
T_4_9_wire_logic_cluster/lc_7/in_0

T_4_10_wire_logic_cluster/lc_1/out
T_3_10_sp4_h_l_10
T_2_10_sp4_v_t_41
T_2_12_lc_trk_g3_4
T_2_12_wire_logic_cluster/lc_0/in_3

T_4_10_wire_logic_cluster/lc_1/out
T_3_10_sp4_h_l_10
T_6_6_sp4_v_t_41
T_6_9_lc_trk_g1_1
T_6_9_wire_logic_cluster/lc_1/in_3

T_4_10_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g2_1
T_5_9_wire_logic_cluster/lc_0/in_1

T_4_10_wire_logic_cluster/lc_1/out
T_3_10_sp4_h_l_10
T_7_10_sp4_h_l_10
T_10_10_sp4_v_t_38
T_9_12_lc_trk_g0_3
T_9_12_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.dictrl.m7_sx
T_5_15_wire_logic_cluster/lc_7/out
T_4_15_lc_trk_g3_7
T_4_15_input_2_0
T_4_15_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT.dictrl.N_5ctr
T_7_11_wire_logic_cluster/lc_7/out
T_6_12_lc_trk_g0_7
T_6_12_wire_logic_cluster/lc_7/in_0

T_7_11_wire_logic_cluster/lc_7/out
T_6_12_lc_trk_g0_7
T_6_12_wire_logic_cluster/lc_3/in_0

T_7_11_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g2_7
T_6_10_wire_logic_cluster/lc_6/in_1

T_7_11_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g2_7
T_6_10_input_2_5
T_6_10_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.dictrl.g2_cascade_
T_6_11_wire_logic_cluster/lc_1/ltout
T_6_11_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.bitmapZ0Z_186
T_7_6_wire_logic_cluster/lc_4/out
T_5_6_sp4_h_l_5
T_4_6_lc_trk_g0_5
T_4_6_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.dictrl.N_20
T_4_12_wire_logic_cluster/lc_6/out
T_4_11_lc_trk_g0_6
T_4_11_wire_logic_cluster/lc_7/in_3

T_4_12_wire_logic_cluster/lc_6/out
T_4_9_sp4_v_t_36
T_5_13_sp4_h_l_7
T_6_13_lc_trk_g3_7
T_6_13_input_2_2
T_6_13_wire_logic_cluster/lc_2/in_2

T_4_12_wire_logic_cluster/lc_6/out
T_4_11_sp4_v_t_44
T_0_11_span4_horz_3
T_2_11_lc_trk_g2_3
T_2_11_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.dictrl.i8_mux
T_4_10_wire_logic_cluster/lc_0/out
T_0_10_span12_horz_0
T_6_10_lc_trk_g1_4
T_6_10_wire_logic_cluster/lc_0/in_3

T_4_10_wire_logic_cluster/lc_0/out
T_4_8_sp4_v_t_45
T_0_12_span4_horz_8
T_2_12_lc_trk_g2_0
T_2_12_wire_logic_cluster/lc_3/in_3

T_4_10_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_40
T_0_11_span4_horz_5
T_1_11_lc_trk_g1_0
T_1_11_wire_logic_cluster/lc_3/in_0

T_4_10_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g2_0
T_5_9_wire_logic_cluster/lc_3/in_3

T_4_10_wire_logic_cluster/lc_0/out
T_4_8_sp4_v_t_45
T_5_12_sp4_h_l_8
T_7_12_lc_trk_g3_5
T_7_12_wire_logic_cluster/lc_3/in_1

T_4_10_wire_logic_cluster/lc_0/out
T_4_8_sp4_v_t_45
T_5_12_sp4_h_l_8
T_7_12_lc_trk_g3_5
T_7_12_wire_logic_cluster/lc_2/in_0

T_4_10_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_40
T_0_11_span4_horz_5
T_1_11_lc_trk_g1_0
T_1_11_wire_logic_cluster/lc_0/in_3

T_4_10_wire_logic_cluster/lc_0/out
T_0_10_span12_horz_0
T_1_10_lc_trk_g0_3
T_1_10_wire_logic_cluster/lc_4/in_3

T_4_10_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_40
T_0_11_span4_horz_5
T_2_11_lc_trk_g3_5
T_2_11_wire_logic_cluster/lc_1/in_3

T_4_10_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_40
T_0_11_span4_horz_5
T_1_11_lc_trk_g1_0
T_1_11_wire_logic_cluster/lc_4/in_3

T_4_10_wire_logic_cluster/lc_0/out
T_4_7_sp4_v_t_40
T_0_11_span4_horz_5
T_1_11_lc_trk_g1_0
T_1_11_wire_logic_cluster/lc_1/in_0

T_4_10_wire_logic_cluster/lc_0/out
T_4_8_sp4_v_t_45
T_5_12_sp4_h_l_8
T_7_12_lc_trk_g3_5
T_7_12_wire_logic_cluster/lc_1/in_1

T_4_10_wire_logic_cluster/lc_0/out
T_4_8_sp4_v_t_45
T_5_12_sp4_h_l_8
T_7_12_lc_trk_g2_5
T_7_12_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.dictrl.m21_rn_0
T_4_11_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g1_7
T_4_10_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.dictrl.g1
T_6_10_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g0_0
T_6_11_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.dictrl.N_20_1
T_5_12_wire_logic_cluster/lc_6/out
T_4_11_lc_trk_g3_6
T_4_11_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.dictrl.currState_2_0_rep2_RNIBGCIZ0Z9_cascade_
T_4_11_wire_logic_cluster/lc_0/ltout
T_4_11_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.dictrl.N_17_0_0
T_5_15_wire_logic_cluster/lc_5/out
T_5_13_sp4_v_t_39
T_5_9_sp4_v_t_40
T_4_10_lc_trk_g3_0
T_4_10_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.dictrl.g1_4_cascade_
T_5_15_wire_logic_cluster/lc_4/ltout
T_5_15_wire_logic_cluster/lc_5/in_2

End 

Net : bu_rx_data_7_rep1
T_8_15_wire_logic_cluster/lc_7/out
T_7_15_sp4_h_l_6
T_6_15_lc_trk_g1_6
T_6_15_wire_logic_cluster/lc_0/in_1

T_8_15_wire_logic_cluster/lc_7/out
T_8_14_lc_trk_g1_7
T_8_14_input_2_0
T_8_14_wire_logic_cluster/lc_0/in_2

T_8_15_wire_logic_cluster/lc_7/out
T_8_12_sp4_v_t_38
T_7_14_lc_trk_g1_3
T_7_14_wire_logic_cluster/lc_0/in_0

T_8_15_wire_logic_cluster/lc_7/out
T_8_14_sp4_v_t_46
T_5_14_sp4_h_l_11
T_0_14_span4_horz_2
T_2_14_lc_trk_g3_2
T_2_14_wire_logic_cluster/lc_6/in_1

T_8_15_wire_logic_cluster/lc_7/out
T_8_14_lc_trk_g1_7
T_8_14_wire_logic_cluster/lc_1/in_3

T_8_15_wire_logic_cluster/lc_7/out
T_8_12_sp4_v_t_38
T_7_14_lc_trk_g1_3
T_7_14_wire_logic_cluster/lc_2/in_0

End 

Net : Lab_UT.dictrl.decoder.g0_6_1
T_6_15_wire_logic_cluster/lc_0/out
T_5_15_lc_trk_g2_0
T_5_15_wire_logic_cluster/lc_2/in_0

End 

Net : Lab_UT.dictrl.de_littleA_0
T_5_15_wire_logic_cluster/lc_2/out
T_5_15_lc_trk_g2_2
T_5_15_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.bitmapZ0Z_84
T_7_7_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g2_7
T_6_6_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.dictrl.decoder.g0Z0Z_4
T_5_14_wire_logic_cluster/lc_4/out
T_5_14_lc_trk_g1_4
T_5_14_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.dictrl.N_9_1
T_2_9_wire_logic_cluster/lc_5/out
T_2_9_lc_trk_g1_5
T_2_9_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.dictrl.decoder.g0_5_0_cascade_
T_5_14_wire_logic_cluster/lc_1/ltout
T_5_14_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.dictrl.N_23_1
T_2_9_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g0_1
T_2_10_wire_logic_cluster/lc_2/in_1

End 

Net : bu_rx_data_0_rep1
T_8_15_wire_logic_cluster/lc_2/out
T_6_15_sp4_h_l_1
T_6_15_lc_trk_g1_4
T_6_15_wire_logic_cluster/lc_0/in_3

T_8_15_wire_logic_cluster/lc_2/out
T_6_15_sp4_h_l_1
T_5_11_sp4_v_t_43
T_4_13_lc_trk_g0_6
T_4_13_wire_logic_cluster/lc_3/in_3

T_8_15_wire_logic_cluster/lc_2/out
T_8_14_lc_trk_g1_2
T_8_14_wire_logic_cluster/lc_0/in_1

T_8_15_wire_logic_cluster/lc_2/out
T_8_14_lc_trk_g1_2
T_8_14_wire_logic_cluster/lc_1/in_0

End 

Net : Lab_UT.dictrl.decoder.g0Z0Z_1
T_4_13_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g1_3
T_4_13_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.dictrl.g0_6
T_4_13_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g2_5
T_5_12_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.dictrl.N_11
T_6_11_wire_logic_cluster/lc_6/out
T_6_11_lc_trk_g3_6
T_6_11_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.dictrl.nextState_RNO_4Z0Z_1_cascade_
T_6_11_wire_logic_cluster/lc_4/ltout
T_6_11_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.dictrl.N_8_0
T_7_12_wire_logic_cluster/lc_6/out
T_7_12_sp4_h_l_1
T_6_12_lc_trk_g0_1
T_6_12_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.dictrl.currState_2_0_rep2_RNIKH8PZ0Z2
T_4_11_wire_logic_cluster/lc_2/out
T_4_11_lc_trk_g3_2
T_4_11_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.dictrl.currState_fast_3
T_8_14_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g3_4
T_8_14_wire_logic_cluster/lc_3/in_0

End 

Net : G_19_0_a7_4_7
T_7_13_wire_logic_cluster/lc_4/out
T_0_13_span12_horz_3
T_2_13_lc_trk_g0_7
T_2_13_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.dictrl.G_19_0_a7_4_10_cascade_
T_2_13_wire_logic_cluster/lc_0/ltout
T_2_13_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.dictrl.N_21_cascade_
T_2_13_wire_logic_cluster/lc_1/ltout
T_2_13_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.dictrl.g0_i_o4_0_0
T_7_10_wire_logic_cluster/lc_4/out
T_6_11_lc_trk_g1_4
T_6_11_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.w_data_displaying_2_i_a2_i_a3_1_0
T_4_6_wire_logic_cluster/lc_7/out
T_4_3_sp4_v_t_38
T_4_4_lc_trk_g3_6
T_4_4_wire_logic_cluster/lc_5/in_0

T_4_6_wire_logic_cluster/lc_7/out
T_4_3_sp4_v_t_38
T_4_4_lc_trk_g3_6
T_4_4_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.N_51_cascade_
T_4_4_wire_logic_cluster/lc_5/ltout
T_4_4_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.dictrl.g0_0_0_cascade_
T_4_9_wire_logic_cluster/lc_6/ltout
T_4_9_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.dictrl.N_23_0
T_4_9_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g0_7
T_4_10_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.dictrl.N_1605_1_0
T_4_10_wire_logic_cluster/lc_4/out
T_5_10_sp4_h_l_8
T_6_10_lc_trk_g2_0
T_6_10_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.dictrl.g1_0_1
T_4_12_wire_logic_cluster/lc_1/out
T_4_9_sp4_v_t_42
T_4_10_lc_trk_g2_2
T_4_10_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.dictrl.N_1611_0_cascade_
T_4_10_wire_logic_cluster/lc_3/ltout
T_4_10_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.dictrl.r_dicLdMtens16_reti
T_7_10_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g1_5
T_7_10_wire_logic_cluster/lc_7/in_3

T_7_10_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g0_5
T_8_10_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.dictrl.N_258_i
T_7_10_wire_logic_cluster/lc_7/out
T_5_10_sp12_h_l_1
T_11_10_lc_trk_g0_6
T_11_10_wire_logic_cluster/lc_2/in_0

T_7_10_wire_logic_cluster/lc_7/out
T_5_10_sp12_h_l_1
T_12_10_lc_trk_g0_1
T_12_10_wire_logic_cluster/lc_4/in_1

T_7_10_wire_logic_cluster/lc_7/out
T_5_10_sp12_h_l_1
T_11_10_lc_trk_g0_6
T_11_10_wire_logic_cluster/lc_1/in_3

T_7_10_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g3_7
T_8_9_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.didp.di_Mones_2
T_12_8_wire_logic_cluster/lc_6/out
T_3_8_sp12_h_l_0
T_4_8_sp4_h_l_3
T_5_8_lc_trk_g2_3
T_5_8_wire_logic_cluster/lc_5/in_0

T_12_8_wire_logic_cluster/lc_6/out
T_12_8_lc_trk_g2_6
T_12_8_wire_logic_cluster/lc_0/in_0

T_12_8_wire_logic_cluster/lc_6/out
T_12_9_lc_trk_g0_6
T_12_9_input_2_2
T_12_9_wire_logic_cluster/lc_2/in_2

T_12_8_wire_logic_cluster/lc_6/out
T_12_8_lc_trk_g2_6
T_12_8_wire_logic_cluster/lc_5/in_3

T_12_8_wire_logic_cluster/lc_6/out
T_3_8_sp12_h_l_0
T_4_8_sp4_h_l_3
T_5_8_lc_trk_g2_3
T_5_8_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.dictrl.G_30_0_2_cascade_
T_2_10_wire_logic_cluster/lc_1/ltout
T_2_10_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.dictrl.N_5_0_1
T_5_13_wire_logic_cluster/lc_3/out
T_5_9_sp4_v_t_43
T_2_9_sp4_h_l_6
T_2_9_lc_trk_g1_3
T_2_9_input_2_6
T_2_9_wire_logic_cluster/lc_6/in_2

T_5_13_wire_logic_cluster/lc_3/out
T_5_10_sp4_v_t_46
T_2_10_sp4_h_l_11
T_2_10_lc_trk_g0_6
T_2_10_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.dictrl.G_30_0_a7_1_2
T_2_9_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g1_6
T_2_10_wire_logic_cluster/lc_1/in_0

End 

Net : bu_rx_data_5_rep1
T_8_15_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g1_5
T_8_14_wire_logic_cluster/lc_3/in_3

T_8_15_wire_logic_cluster/lc_5/out
T_8_13_sp4_v_t_39
T_5_13_sp4_h_l_2
T_7_13_lc_trk_g2_7
T_7_13_wire_logic_cluster/lc_4/in_1

T_8_15_wire_logic_cluster/lc_5/out
T_6_15_sp4_h_l_7
T_5_15_lc_trk_g1_7
T_5_15_wire_logic_cluster/lc_1/in_1

T_8_15_wire_logic_cluster/lc_5/out
T_7_14_lc_trk_g2_5
T_7_14_wire_logic_cluster/lc_0/in_1

T_8_15_wire_logic_cluster/lc_5/out
T_8_13_sp4_v_t_39
T_5_13_sp4_h_l_2
T_4_13_lc_trk_g1_2
T_4_13_wire_logic_cluster/lc_4/in_3

T_8_15_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g1_5
T_8_14_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.dictrl.currState_fast_0
T_2_11_wire_logic_cluster/lc_5/out
T_0_11_span12_horz_14
T_5_11_sp12_v_t_22
T_5_12_sp4_v_t_44
T_5_13_lc_trk_g2_4
T_5_13_wire_logic_cluster/lc_3/in_3

T_2_11_wire_logic_cluster/lc_5/out
T_0_11_span12_horz_14
T_5_11_sp12_v_t_22
T_5_15_lc_trk_g2_1
T_5_15_input_2_3
T_5_15_wire_logic_cluster/lc_3/in_2

T_2_11_wire_logic_cluster/lc_5/out
T_2_10_sp4_v_t_42
T_2_13_lc_trk_g0_2
T_2_13_wire_logic_cluster/lc_0/in_0

T_2_11_wire_logic_cluster/lc_5/out
T_2_7_sp4_v_t_47
T_2_9_lc_trk_g2_2
T_2_9_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.dictrl.N_8_3_cascade_
T_4_10_wire_logic_cluster/lc_6/ltout
T_4_10_wire_logic_cluster/lc_7/in_2

End 

Net : N_7
T_6_13_wire_logic_cluster/lc_1/out
T_6_10_sp4_v_t_42
T_3_10_sp4_h_l_7
T_4_10_lc_trk_g2_7
T_4_10_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.dictrl.m21_rn_1_0_cascade_
T_4_11_wire_logic_cluster/lc_6/ltout
T_4_11_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.bitmap_pmux_29_0_cascade_
T_4_5_wire_logic_cluster/lc_5/ltout
T_4_5_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.bitmap_pmux_sn_i5_mux_cascade_
T_4_5_wire_logic_cluster/lc_4/ltout
T_4_5_wire_logic_cluster/lc_5/in_2

End 

Net : buart.Z_rx.G_30_0_o3_1_4
T_8_14_wire_logic_cluster/lc_5/out
T_8_12_sp4_v_t_39
T_8_13_lc_trk_g2_7
T_8_13_wire_logic_cluster/lc_1/in_0

End 

Net : Lab_UT.dictrl.currState_0_ret_28_RNOZ0Z_2
T_1_11_wire_logic_cluster/lc_3/out
T_1_8_sp4_v_t_46
T_2_12_sp4_h_l_11
T_6_12_sp4_h_l_2
T_7_12_lc_trk_g2_2
T_7_12_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.dictrl.N_20_cascade_
T_4_12_wire_logic_cluster/lc_6/ltout
T_4_12_wire_logic_cluster/lc_7/in_2

End 

Net : shifter_RNIS6CF1_5
T_4_11_wire_logic_cluster/lc_4/out
T_4_11_lc_trk_g0_4
T_4_11_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.dictrl.nextState_RNIGHD18Z0Z_1
T_5_9_wire_logic_cluster/lc_1/out
T_5_7_sp4_v_t_47
T_2_11_sp4_h_l_3
T_1_11_lc_trk_g1_3
T_1_11_wire_logic_cluster/lc_3/in_1

T_5_9_wire_logic_cluster/lc_1/out
T_5_9_sp4_h_l_7
T_8_9_sp4_v_t_42
T_7_12_lc_trk_g3_2
T_7_12_wire_logic_cluster/lc_3/in_0

T_5_9_wire_logic_cluster/lc_1/out
T_5_7_sp4_v_t_47
T_2_11_sp4_h_l_3
T_1_11_lc_trk_g0_3
T_1_11_wire_logic_cluster/lc_0/in_1

T_5_9_wire_logic_cluster/lc_1/out
T_5_9_sp4_h_l_7
T_8_9_sp4_v_t_42
T_7_12_lc_trk_g3_2
T_7_12_wire_logic_cluster/lc_2/in_3

T_5_9_wire_logic_cluster/lc_1/out
T_5_9_sp4_h_l_7
T_8_9_sp4_v_t_42
T_7_12_lc_trk_g3_2
T_7_12_wire_logic_cluster/lc_1/in_0

T_5_9_wire_logic_cluster/lc_1/out
T_5_9_sp4_h_l_7
T_8_9_sp4_v_t_42
T_7_12_lc_trk_g3_2
T_7_12_wire_logic_cluster/lc_0/in_1

T_5_9_wire_logic_cluster/lc_1/out
T_5_7_sp4_v_t_47
T_2_11_sp4_h_l_3
T_1_11_lc_trk_g1_3
T_1_11_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.dictrl.nextState_RNIA8EV3Z0Z_1
T_4_12_wire_logic_cluster/lc_7/out
T_4_9_sp4_v_t_38
T_5_9_sp4_h_l_8
T_5_9_lc_trk_g1_5
T_5_9_wire_logic_cluster/lc_1/in_3

T_4_12_wire_logic_cluster/lc_7/out
T_4_10_sp4_v_t_43
T_0_10_span4_horz_6
T_1_10_lc_trk_g1_3
T_1_10_input_2_6
T_1_10_wire_logic_cluster/lc_6/in_2

T_4_12_wire_logic_cluster/lc_7/out
T_4_10_sp4_v_t_43
T_0_10_span4_horz_6
T_1_10_lc_trk_g1_3
T_1_10_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.L3_segment1_0_i_1_1
T_8_6_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g1_4
T_8_6_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.segmentUQ_0_0_0
T_8_8_wire_logic_cluster/lc_1/out
T_7_7_lc_trk_g3_1
T_7_7_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.segment_1_1_6
T_7_7_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g1_0
T_7_7_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.N_77_1
T_7_7_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g2_5
T_7_7_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.Sten_at_1
T_8_8_wire_logic_cluster/lc_0/out
T_8_4_sp4_v_t_37
T_7_5_lc_trk_g2_5
T_7_5_wire_logic_cluster/lc_0/in_3

T_8_8_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g3_0
T_7_7_wire_logic_cluster/lc_0/in_3

T_8_8_wire_logic_cluster/lc_0/out
T_8_4_sp4_v_t_37
T_7_5_lc_trk_g2_5
T_7_5_wire_logic_cluster/lc_3/in_0

T_8_8_wire_logic_cluster/lc_0/out
T_8_4_sp4_v_t_37
T_7_5_lc_trk_g2_5
T_7_5_wire_logic_cluster/lc_5/in_0

T_8_8_wire_logic_cluster/lc_0/out
T_8_4_sp4_v_t_37
T_7_5_lc_trk_g2_5
T_7_5_wire_logic_cluster/lc_1/in_0

T_8_8_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g3_0
T_7_7_wire_logic_cluster/lc_1/in_0

T_8_8_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g3_0
T_7_7_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.dictrl.de_littleA_1_cascade_
T_7_13_wire_logic_cluster/lc_0/ltout
T_7_13_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.dictrl.decoder.g0_2Z0Z_2
T_7_14_wire_logic_cluster/lc_0/out
T_7_12_sp4_v_t_45
T_7_13_lc_trk_g3_5
T_7_13_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.dictrl.decoder.g0_5_1
T_5_15_wire_logic_cluster/lc_6/out
T_5_15_lc_trk_g1_6
T_5_15_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.dictrl.g0_i_a8_0_1
T_1_10_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g2_5
T_1_10_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.dictrl.g0_i_4_0_cascade_
T_1_10_wire_logic_cluster/lc_2/ltout
T_1_10_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.L3_segment2_0_i_1_3_cascade_
T_7_5_wire_logic_cluster/lc_1/ltout
T_7_5_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.L3_segment2_1_2_cascade_
T_7_5_wire_logic_cluster/lc_3/ltout
T_7_5_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.L3_segment2_0_i_1_0_cascade_
T_7_5_wire_logic_cluster/lc_5/ltout
T_7_5_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.didp.di_Stens_3
T_9_9_wire_logic_cluster/lc_1/out
T_9_7_sp4_v_t_47
T_6_7_sp4_h_l_4
T_8_7_lc_trk_g2_1
T_8_7_wire_logic_cluster/lc_7/in_0

T_9_9_wire_logic_cluster/lc_1/out
T_10_6_sp4_v_t_43
T_11_10_sp4_h_l_0
T_11_10_lc_trk_g0_5
T_11_10_input_2_5
T_11_10_wire_logic_cluster/lc_5/in_2

T_9_9_wire_logic_cluster/lc_1/out
T_9_8_lc_trk_g1_1
T_9_8_wire_logic_cluster/lc_5/in_1

T_9_9_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g0_1
T_9_9_wire_logic_cluster/lc_3/in_0

End 

Net : bu_rx_data_6_rep1
T_8_15_wire_logic_cluster/lc_3/out
T_8_12_sp4_v_t_46
T_7_14_lc_trk_g0_0
T_7_14_input_2_0
T_7_14_wire_logic_cluster/lc_0/in_2

T_8_15_wire_logic_cluster/lc_3/out
T_6_15_sp4_h_l_3
T_5_15_lc_trk_g0_3
T_5_15_input_2_1
T_5_15_wire_logic_cluster/lc_1/in_2

T_8_15_wire_logic_cluster/lc_3/out
T_6_15_sp4_h_l_3
T_5_11_sp4_v_t_45
T_4_13_lc_trk_g2_0
T_4_13_input_2_4
T_4_13_wire_logic_cluster/lc_4/in_2

T_8_15_wire_logic_cluster/lc_3/out
T_8_15_sp4_h_l_11
T_4_15_sp4_h_l_11
T_3_11_sp4_v_t_41
T_2_13_lc_trk_g1_4
T_2_13_wire_logic_cluster/lc_6/in_1

T_8_15_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g0_3
T_8_14_input_2_7
T_8_14_wire_logic_cluster/lc_7/in_2

T_8_15_wire_logic_cluster/lc_3/out
T_6_15_sp4_h_l_3
T_5_15_lc_trk_g0_3
T_5_15_wire_logic_cluster/lc_3/in_0

End 

Net : bu_rx_data_rdy_cascade_
T_5_13_wire_logic_cluster/lc_2/ltout
T_5_13_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.didp.di_Mtens_3
T_11_9_wire_logic_cluster/lc_7/out
T_11_8_sp4_v_t_46
T_8_8_sp4_h_l_5
T_7_8_lc_trk_g1_5
T_7_8_wire_logic_cluster/lc_2/in_0

T_11_9_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g1_7
T_11_9_input_2_2
T_11_9_wire_logic_cluster/lc_2/in_2

T_11_9_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g1_7
T_11_9_wire_logic_cluster/lc_6/in_0

T_11_9_wire_logic_cluster/lc_7/out
T_9_9_sp12_h_l_1
T_9_9_lc_trk_g1_2
T_9_9_wire_logic_cluster/lc_5/in_0

End 

Net : Lab_UT.dictrl.G_30_0_0
T_2_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.N_65
T_7_8_wire_logic_cluster/lc_1/out
T_7_8_sp4_h_l_7
T_6_8_lc_trk_g1_7
T_6_8_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.segment_1_2_6
T_7_6_wire_logic_cluster/lc_2/out
T_7_6_lc_trk_g3_2
T_7_6_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.dictrl.N_23_cascade_
T_5_9_wire_logic_cluster/lc_0/ltout
T_5_9_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.bitmapZ0Z_215
T_7_5_wire_logic_cluster/lc_4/out
T_6_5_sp4_h_l_0
T_5_5_sp4_v_t_43
T_5_6_lc_trk_g3_3
T_5_6_input_2_4
T_5_6_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.bitmapZ0Z_212
T_7_7_wire_logic_cluster/lc_2/out
T_7_6_sp4_v_t_36
T_4_6_sp4_h_l_1
T_5_6_lc_trk_g3_1
T_5_6_wire_logic_cluster/lc_4/in_0

End 

Net : Lab_UT.dictrl.de_cr_0
T_7_14_wire_logic_cluster/lc_3/out
T_7_10_sp4_v_t_43
T_4_10_sp4_h_l_6
T_6_10_lc_trk_g3_3
T_6_10_wire_logic_cluster/lc_2/in_0

End 

Net : uu2.bitmapZ0Z_66
T_5_6_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g1_3
T_5_6_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.dictrl.N_36_0_cascade_
T_6_10_wire_logic_cluster/lc_2/ltout
T_6_10_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.dictrl.r_dicLdMtens22_2_reti
T_6_12_wire_logic_cluster/lc_5/out
T_6_12_lc_trk_g1_5
T_6_12_wire_logic_cluster/lc_4/in_0

End 

Net : Lab_UT.dictrl.N_13_cascade_
T_7_11_wire_logic_cluster/lc_2/ltout
T_7_11_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.di_AMtens_3
T_9_7_wire_logic_cluster/lc_1/out
T_10_4_sp4_v_t_43
T_7_8_sp4_h_l_11
T_7_8_lc_trk_g1_6
T_7_8_wire_logic_cluster/lc_2/in_1

T_9_7_wire_logic_cluster/lc_1/out
T_10_5_sp4_v_t_46
T_11_5_sp4_h_l_11
T_11_5_lc_trk_g1_6
T_11_5_wire_logic_cluster/lc_2/in_3

T_9_7_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g3_1
T_9_7_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.bitmapZ0Z_197
T_5_6_wire_logic_cluster/lc_2/out
T_6_6_sp4_h_l_4
T_5_6_lc_trk_g0_4
T_5_6_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.dictrl.decoder.g0Z0Z_3
T_8_14_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g2_7
T_7_14_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT_dictrl_currState_1
T_2_11_wire_logic_cluster/lc_3/out
T_0_11_span4_horz_14
T_4_11_sp4_h_l_6
T_7_11_sp4_v_t_43
T_7_13_lc_trk_g2_6
T_7_13_wire_logic_cluster/lc_5/in_3

T_2_11_wire_logic_cluster/lc_3/out
T_2_10_sp12_v_t_22
T_2_13_lc_trk_g2_2
T_2_13_input_2_6
T_2_13_wire_logic_cluster/lc_6/in_2

T_2_11_wire_logic_cluster/lc_3/out
T_0_11_span4_horz_14
T_4_11_sp4_h_l_6
T_7_11_sp4_v_t_43
T_7_13_lc_trk_g2_6
T_7_13_wire_logic_cluster/lc_3/in_3

T_2_11_wire_logic_cluster/lc_3/out
T_2_10_sp12_v_t_22
T_2_13_lc_trk_g2_2
T_2_13_wire_logic_cluster/lc_5/in_1

T_2_11_wire_logic_cluster/lc_3/out
T_2_10_sp12_v_t_22
T_2_13_lc_trk_g2_2
T_2_13_wire_logic_cluster/lc_3/in_1

T_2_11_wire_logic_cluster/lc_3/out
T_0_11_span4_horz_14
T_4_11_sp4_h_l_6
T_7_11_sp4_v_t_43
T_7_13_lc_trk_g2_6
T_7_13_wire_logic_cluster/lc_2/in_0

T_2_11_wire_logic_cluster/lc_3/out
T_3_7_sp4_v_t_42
T_2_10_lc_trk_g3_2
T_2_10_wire_logic_cluster/lc_6/in_1

T_2_11_wire_logic_cluster/lc_3/out
T_0_11_span4_horz_14
T_4_11_sp4_h_l_6
T_7_11_sp4_v_t_43
T_7_13_lc_trk_g2_6
T_7_13_wire_logic_cluster/lc_7/in_3

T_2_11_wire_logic_cluster/lc_3/out
T_3_8_sp4_v_t_47
T_2_9_lc_trk_g3_7
T_2_9_wire_logic_cluster/lc_7/in_1

T_2_11_wire_logic_cluster/lc_3/out
T_3_7_sp4_v_t_42
T_2_10_lc_trk_g3_2
T_2_10_wire_logic_cluster/lc_4/in_1

T_2_11_wire_logic_cluster/lc_3/out
T_3_8_sp4_v_t_47
T_2_10_lc_trk_g2_2
T_2_10_wire_logic_cluster/lc_7/in_1

T_2_11_wire_logic_cluster/lc_3/out
T_2_11_sp4_h_l_11
T_2_11_lc_trk_g1_6
T_2_11_wire_logic_cluster/lc_2/in_1

T_2_11_wire_logic_cluster/lc_3/out
T_2_11_sp4_h_l_11
T_2_11_lc_trk_g1_6
T_2_11_wire_logic_cluster/lc_6/in_3

T_2_11_wire_logic_cluster/lc_3/out
T_2_11_sp4_h_l_11
T_5_7_sp4_v_t_46
T_4_9_lc_trk_g0_0
T_4_9_wire_logic_cluster/lc_3/in_1

T_2_11_wire_logic_cluster/lc_3/out
T_3_8_sp4_v_t_47
T_4_12_sp4_h_l_10
T_5_12_lc_trk_g2_2
T_5_12_wire_logic_cluster/lc_1/in_1

T_2_11_wire_logic_cluster/lc_3/out
T_3_8_sp4_v_t_47
T_4_12_sp4_h_l_10
T_5_12_lc_trk_g2_2
T_5_12_wire_logic_cluster/lc_3/in_1

T_2_11_wire_logic_cluster/lc_3/out
T_2_11_sp4_h_l_11
T_5_7_sp4_v_t_46
T_5_10_lc_trk_g1_6
T_5_10_wire_logic_cluster/lc_6/in_1

T_2_11_wire_logic_cluster/lc_3/out
T_2_10_sp12_v_t_22
T_3_10_sp12_h_l_1
T_6_10_lc_trk_g0_1
T_6_10_wire_logic_cluster/lc_0/in_1

T_2_11_wire_logic_cluster/lc_3/out
T_0_11_span4_horz_14
T_4_11_sp4_h_l_6
T_5_11_lc_trk_g3_6
T_5_11_wire_logic_cluster/lc_6/in_3

T_2_11_wire_logic_cluster/lc_3/out
T_2_11_sp4_h_l_11
T_5_7_sp4_v_t_46
T_5_9_lc_trk_g3_3
T_5_9_wire_logic_cluster/lc_3/in_1

T_2_11_wire_logic_cluster/lc_3/out
T_1_11_lc_trk_g2_3
T_1_11_wire_logic_cluster/lc_2/in_3

T_2_11_wire_logic_cluster/lc_3/out
T_2_12_lc_trk_g0_3
T_2_12_input_2_3
T_2_12_wire_logic_cluster/lc_3/in_2

T_2_11_wire_logic_cluster/lc_3/out
T_2_11_sp4_h_l_11
T_1_7_sp4_v_t_41
T_1_10_lc_trk_g1_1
T_1_10_input_2_4
T_1_10_wire_logic_cluster/lc_4/in_2

T_2_11_wire_logic_cluster/lc_3/out
T_2_11_sp4_h_l_11
T_5_7_sp4_v_t_46
T_5_10_lc_trk_g1_6
T_5_10_wire_logic_cluster/lc_5/in_0

T_2_11_wire_logic_cluster/lc_3/out
T_2_11_sp4_h_l_11
T_5_7_sp4_v_t_46
T_5_10_lc_trk_g1_6
T_5_10_wire_logic_cluster/lc_2/in_3

T_2_11_wire_logic_cluster/lc_3/out
T_3_8_sp4_v_t_47
T_4_12_sp4_h_l_10
T_5_12_lc_trk_g2_2
T_5_12_wire_logic_cluster/lc_5/in_1

T_2_11_wire_logic_cluster/lc_3/out
T_1_11_lc_trk_g3_3
T_1_11_input_2_0
T_1_11_wire_logic_cluster/lc_0/in_2

T_2_11_wire_logic_cluster/lc_3/out
T_2_11_sp4_h_l_11
T_2_11_lc_trk_g1_6
T_2_11_wire_logic_cluster/lc_1/in_0

T_2_11_wire_logic_cluster/lc_3/out
T_0_11_span4_horz_14
T_4_11_sp4_h_l_6
T_7_11_sp4_v_t_46
T_6_13_lc_trk_g0_0
T_6_13_wire_logic_cluster/lc_6/in_0

T_2_11_wire_logic_cluster/lc_3/out
T_0_11_span4_horz_14
T_4_11_sp4_h_l_6
T_5_11_lc_trk_g3_6
T_5_11_wire_logic_cluster/lc_1/in_0

T_2_11_wire_logic_cluster/lc_3/out
T_1_11_lc_trk_g3_3
T_1_11_input_2_4
T_1_11_wire_logic_cluster/lc_4/in_2

T_2_11_wire_logic_cluster/lc_3/out
T_0_11_span4_horz_14
T_4_11_sp4_h_l_6
T_5_11_lc_trk_g3_6
T_5_11_wire_logic_cluster/lc_4/in_1

T_2_11_wire_logic_cluster/lc_3/out
T_3_8_sp4_v_t_47
T_4_12_sp4_h_l_10
T_4_12_lc_trk_g0_7
T_4_12_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.didp.di_MtensZ0Z_0
T_11_9_wire_logic_cluster/lc_4/out
T_4_9_sp12_h_l_0
T_7_9_lc_trk_g1_0
T_7_9_wire_logic_cluster/lc_1/in_0

T_11_9_wire_logic_cluster/lc_4/out
T_11_9_lc_trk_g0_4
T_11_9_wire_logic_cluster/lc_2/in_0

T_11_9_wire_logic_cluster/lc_4/out
T_11_8_lc_trk_g0_4
T_11_8_wire_logic_cluster/lc_7/in_1

T_11_9_wire_logic_cluster/lc_4/out
T_12_8_sp4_v_t_41
T_11_11_lc_trk_g3_1
T_11_11_wire_logic_cluster/lc_1/in_1

T_11_9_wire_logic_cluster/lc_4/out
T_11_10_lc_trk_g1_4
T_11_10_wire_logic_cluster/lc_6/in_1

T_11_9_wire_logic_cluster/lc_4/out
T_11_9_lc_trk_g0_4
T_11_9_wire_logic_cluster/lc_0/in_0

T_11_9_wire_logic_cluster/lc_4/out
T_11_9_lc_trk_g0_4
T_11_9_wire_logic_cluster/lc_3/in_3

T_11_9_wire_logic_cluster/lc_4/out
T_12_8_sp4_v_t_41
T_12_9_lc_trk_g3_1
T_12_9_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.dictrl.N_12
T_2_11_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g0_2
T_2_10_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.dictrl.nextState_RNO_9Z0Z_1_cascade_
T_6_11_wire_logic_cluster/lc_3/ltout
T_6_11_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.dictrl.N_8_1_cascade_
T_2_9_wire_logic_cluster/lc_0/ltout
T_2_9_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.bitmapZ0Z_93
T_8_6_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g1_0
T_8_6_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.di_AMones_1
T_9_6_wire_logic_cluster/lc_2/out
T_7_6_sp4_h_l_1
T_6_6_sp4_v_t_42
T_5_8_lc_trk_g0_7
T_5_8_wire_logic_cluster/lc_4/in_3

T_9_6_wire_logic_cluster/lc_2/out
T_9_6_sp4_h_l_9
T_11_6_lc_trk_g3_4
T_11_6_wire_logic_cluster/lc_4/in_3

T_9_6_wire_logic_cluster/lc_2/out
T_9_6_lc_trk_g3_2
T_9_6_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.dictrl.g1_5_1_cascade_
T_8_14_wire_logic_cluster/lc_1/ltout
T_8_14_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.Sone_at_0_cascade_
T_8_7_wire_logic_cluster/lc_1/ltout
T_8_7_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.dictrl.currState_0_rep1
T_5_12_wire_logic_cluster/lc_7/out
T_4_12_lc_trk_g3_7
T_4_12_input_2_4
T_4_12_wire_logic_cluster/lc_4/in_2

T_5_12_wire_logic_cluster/lc_7/out
T_4_12_lc_trk_g3_7
T_4_12_wire_logic_cluster/lc_3/in_1

T_5_12_wire_logic_cluster/lc_7/out
T_4_12_lc_trk_g3_7
T_4_12_wire_logic_cluster/lc_5/in_1

T_5_12_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_38
T_2_9_sp4_h_l_3
T_4_9_lc_trk_g3_6
T_4_9_wire_logic_cluster/lc_6/in_1

T_5_12_wire_logic_cluster/lc_7/out
T_4_12_lc_trk_g3_7
T_4_12_input_2_6
T_4_12_wire_logic_cluster/lc_6/in_2

T_5_12_wire_logic_cluster/lc_7/out
T_4_12_lc_trk_g3_7
T_4_12_wire_logic_cluster/lc_1/in_3

T_5_12_wire_logic_cluster/lc_7/out
T_4_12_lc_trk_g3_7
T_4_12_input_2_2
T_4_12_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.bitmapZ0Z_72
T_5_7_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g2_1
T_5_7_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.didp.di_Sones_1
T_12_7_wire_logic_cluster/lc_3/out
T_12_4_sp4_v_t_46
T_9_8_sp4_h_l_11
T_8_8_lc_trk_g1_3
T_8_8_wire_logic_cluster/lc_7/in_1

T_12_7_wire_logic_cluster/lc_3/out
T_11_7_lc_trk_g2_3
T_11_7_wire_logic_cluster/lc_4/in_1

T_12_7_wire_logic_cluster/lc_3/out
T_12_7_lc_trk_g0_3
T_12_7_wire_logic_cluster/lc_0/in_1

T_12_7_wire_logic_cluster/lc_3/out
T_12_7_lc_trk_g0_3
T_12_7_input_2_7
T_12_7_wire_logic_cluster/lc_7/in_2

T_12_7_wire_logic_cluster/lc_3/out
T_11_7_lc_trk_g2_3
T_11_7_input_2_3
T_11_7_wire_logic_cluster/lc_3/in_2

T_12_7_wire_logic_cluster/lc_3/out
T_12_4_sp4_v_t_46
T_12_8_sp4_v_t_39
T_11_11_lc_trk_g2_7
T_11_11_wire_logic_cluster/lc_4/in_3

End 

Net : G_19_0_a7_4_1
T_2_14_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g1_6
T_2_13_wire_logic_cluster/lc_0/in_3

End 

Net : G_28_0_a5_0_4_cascade_
T_4_15_wire_logic_cluster/lc_2/ltout
T_4_15_wire_logic_cluster/lc_3/in_2

End 

Net : shifter_RNI1D8L1_4
T_4_15_wire_logic_cluster/lc_3/out
T_4_6_sp12_v_t_22
T_4_11_lc_trk_g2_6
T_4_11_input_2_0
T_4_11_wire_logic_cluster/lc_0/in_2

End 

Net : uu2.mem0.w_data_6
T_8_3_wire_logic_cluster/lc_7/out
T_8_0_span4_vert_38
T_5_4_sp4_h_l_8
T_0_4_span4_horz_8
T_3_4_lc_trk_g2_5
T_3_4_wire_bram/ram/WDATA_12

End 

Net : Lab_UT.dictrl.decoder.g0Z0Z_7_cascade_
T_5_15_wire_logic_cluster/lc_1/ltout
T_5_15_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.dictrl.decoder.de_littleA_2Z0Z_0
T_4_13_wire_logic_cluster/lc_0/out
T_5_13_sp4_h_l_0
T_7_13_lc_trk_g2_5
T_7_13_wire_logic_cluster/lc_0/in_1

T_4_13_wire_logic_cluster/lc_0/out
T_5_13_sp4_h_l_0
T_6_13_lc_trk_g2_0
T_6_13_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.bitmapZ0Z_69
T_6_8_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_45
T_5_6_lc_trk_g2_0
T_5_6_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.N_34_cascade_
T_4_4_wire_logic_cluster/lc_6/ltout
T_4_4_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.mem0.w_data_0
T_4_4_wire_logic_cluster/lc_7/out
T_3_3_lc_trk_g2_7
T_3_3_wire_bram/ram/WDATA_0

End 

Net : Lab_UT.dictrl.currStateZ0Z_3
T_8_14_wire_logic_cluster/lc_6/out
T_9_13_sp4_v_t_45
T_9_9_sp4_v_t_45
T_6_9_sp4_h_l_8
T_2_9_sp4_h_l_4
T_2_9_lc_trk_g1_1
T_2_9_wire_logic_cluster/lc_3/in_1

T_8_14_wire_logic_cluster/lc_6/out
T_9_13_sp4_v_t_45
T_9_9_sp4_v_t_45
T_6_9_sp4_h_l_8
T_2_9_sp4_h_l_4
T_4_9_lc_trk_g3_1
T_4_9_wire_logic_cluster/lc_7/in_1

T_8_14_wire_logic_cluster/lc_6/out
T_8_14_sp4_h_l_1
T_7_10_sp4_v_t_36
T_4_10_sp4_h_l_7
T_6_10_lc_trk_g3_2
T_6_10_wire_logic_cluster/lc_7/in_0

T_8_14_wire_logic_cluster/lc_6/out
T_8_11_sp4_v_t_36
T_5_11_sp4_h_l_1
T_0_11_span4_horz_9
T_2_11_lc_trk_g2_1
T_2_11_wire_logic_cluster/lc_6/in_1

T_8_14_wire_logic_cluster/lc_6/out
T_8_14_sp4_h_l_1
T_4_14_sp4_h_l_1
T_3_10_sp4_v_t_43
T_2_12_lc_trk_g0_6
T_2_12_wire_logic_cluster/lc_5/in_1

T_8_14_wire_logic_cluster/lc_6/out
T_8_14_sp4_h_l_1
T_7_10_sp4_v_t_36
T_4_10_sp4_h_l_7
T_4_10_lc_trk_g0_2
T_4_10_wire_logic_cluster/lc_5/in_1

T_8_14_wire_logic_cluster/lc_6/out
T_9_13_sp4_v_t_45
T_9_9_sp4_v_t_45
T_9_12_lc_trk_g0_5
T_9_12_wire_logic_cluster/lc_3/in_0

T_8_14_wire_logic_cluster/lc_6/out
T_8_14_sp4_h_l_1
T_7_10_sp4_v_t_36
T_4_10_sp4_h_l_7
T_4_10_lc_trk_g1_2
T_4_10_wire_logic_cluster/lc_0/in_1

T_8_14_wire_logic_cluster/lc_6/out
T_9_13_sp4_v_t_45
T_9_9_sp4_v_t_45
T_6_9_sp4_h_l_8
T_5_9_lc_trk_g0_0
T_5_9_wire_logic_cluster/lc_0/in_0

T_8_14_wire_logic_cluster/lc_6/out
T_9_13_sp4_v_t_45
T_9_9_sp4_v_t_45
T_6_9_sp4_h_l_8
T_2_9_sp4_h_l_4
T_4_9_lc_trk_g3_1
T_4_9_input_2_4
T_4_9_wire_logic_cluster/lc_4/in_2

T_8_14_wire_logic_cluster/lc_6/out
T_9_13_sp4_v_t_45
T_9_9_sp4_v_t_45
T_9_12_lc_trk_g0_5
T_9_12_wire_logic_cluster/lc_4/in_3

T_8_14_wire_logic_cluster/lc_6/out
T_8_14_sp4_h_l_1
T_4_14_sp4_h_l_1
T_3_10_sp4_v_t_43
T_2_12_lc_trk_g0_6
T_2_12_wire_logic_cluster/lc_0/in_0

T_8_14_wire_logic_cluster/lc_6/out
T_9_13_sp4_v_t_45
T_9_9_sp4_v_t_45
T_6_9_sp4_h_l_8
T_6_9_lc_trk_g1_5
T_6_9_wire_logic_cluster/lc_1/in_1

T_8_14_wire_logic_cluster/lc_6/out
T_9_13_sp4_v_t_45
T_9_9_sp4_v_t_45
T_9_12_lc_trk_g0_5
T_9_12_wire_logic_cluster/lc_0/in_1

T_8_14_wire_logic_cluster/lc_6/out
T_8_14_sp4_h_l_1
T_7_10_sp4_v_t_36
T_4_10_sp4_h_l_7
T_7_10_sp4_v_t_37
T_6_12_lc_trk_g1_0
T_6_12_wire_logic_cluster/lc_1/in_0

T_8_14_wire_logic_cluster/lc_6/out
T_8_14_sp4_h_l_1
T_7_10_sp4_v_t_36
T_4_10_sp4_h_l_7
T_7_10_sp4_v_t_37
T_6_12_lc_trk_g1_0
T_6_12_wire_logic_cluster/lc_2/in_1

T_8_14_wire_logic_cluster/lc_6/out
T_8_11_sp4_v_t_36
T_5_11_sp4_h_l_1
T_4_11_sp4_v_t_36
T_4_13_lc_trk_g3_1
T_4_13_wire_logic_cluster/lc_7/in_3

T_8_14_wire_logic_cluster/lc_6/out
T_8_14_sp4_h_l_1
T_7_10_sp4_v_t_36
T_6_13_lc_trk_g2_4
T_6_13_wire_logic_cluster/lc_2/in_0

T_8_14_wire_logic_cluster/lc_6/out
T_8_11_sp4_v_t_36
T_5_11_sp4_h_l_1
T_5_11_lc_trk_g1_4
T_5_11_wire_logic_cluster/lc_5/in_0

T_8_14_wire_logic_cluster/lc_6/out
T_8_11_sp4_v_t_36
T_5_11_sp4_h_l_1
T_5_11_lc_trk_g1_4
T_5_11_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.dictrl.decoder.g0Z0Z_5_cascade_
T_4_13_wire_logic_cluster/lc_4/ltout
T_4_13_wire_logic_cluster/lc_5/in_2

End 

Net : buart__rx_bitcount_fast_2
T_6_14_wire_logic_cluster/lc_0/out
T_5_14_lc_trk_g3_0
T_5_14_input_2_1
T_5_14_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.bitmapZ0Z_221
T_8_6_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g1_6
T_8_6_input_2_7
T_8_6_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.dictrl.r_dicLdMtens21_1_reti
T_7_12_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g2_7
T_7_12_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.dictrl.currState_3_rep1
T_2_11_wire_logic_cluster/lc_7/out
T_0_11_span4_horz_6
T_5_11_sp4_h_l_9
T_8_11_sp4_v_t_44
T_7_13_lc_trk_g2_1
T_7_13_wire_logic_cluster/lc_6/in_3

T_2_11_wire_logic_cluster/lc_7/out
T_0_11_span4_horz_6
T_4_11_sp4_v_t_46
T_4_15_lc_trk_g0_3
T_4_15_wire_logic_cluster/lc_2/in_3

T_2_11_wire_logic_cluster/lc_7/out
T_0_11_span4_horz_6
T_5_11_sp4_h_l_9
T_8_11_sp4_v_t_44
T_8_12_lc_trk_g2_4
T_8_12_wire_logic_cluster/lc_6/in_0

T_2_11_wire_logic_cluster/lc_7/out
T_0_11_span4_horz_6
T_5_11_sp4_h_l_9
T_8_11_sp4_v_t_44
T_7_13_lc_trk_g2_1
T_7_13_wire_logic_cluster/lc_3/in_0

T_2_11_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_46
T_2_13_lc_trk_g0_6
T_2_13_wire_logic_cluster/lc_5/in_3

T_2_11_wire_logic_cluster/lc_7/out
T_2_8_sp4_v_t_38
T_3_12_sp4_h_l_3
T_5_12_lc_trk_g2_6
T_5_12_input_2_4
T_5_12_wire_logic_cluster/lc_4/in_2

T_2_11_wire_logic_cluster/lc_7/out
T_0_11_span4_horz_6
T_4_11_sp4_v_t_46
T_4_7_sp4_v_t_39
T_4_9_lc_trk_g2_2
T_4_9_wire_logic_cluster/lc_2/in_0

T_2_11_wire_logic_cluster/lc_7/out
T_2_8_sp4_v_t_38
T_2_9_lc_trk_g2_6
T_2_9_wire_logic_cluster/lc_5/in_1

T_2_11_wire_logic_cluster/lc_7/out
T_2_8_sp4_v_t_38
T_3_12_sp4_h_l_3
T_5_12_lc_trk_g2_6
T_5_12_input_2_0
T_5_12_wire_logic_cluster/lc_0/in_2

T_2_11_wire_logic_cluster/lc_7/out
T_2_8_sp4_v_t_38
T_3_12_sp4_h_l_3
T_5_12_lc_trk_g2_6
T_5_12_wire_logic_cluster/lc_2/in_0

T_2_11_wire_logic_cluster/lc_7/out
T_2_8_sp4_v_t_38
T_2_9_lc_trk_g2_6
T_2_9_wire_logic_cluster/lc_6/in_0

T_2_11_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g0_7
T_2_10_wire_logic_cluster/lc_4/in_3

T_2_11_wire_logic_cluster/lc_7/out
T_0_11_span4_horz_6
T_5_11_sp4_h_l_9
T_7_11_lc_trk_g2_4
T_7_11_input_2_2
T_7_11_wire_logic_cluster/lc_2/in_2

End 

Net : G_19_0_a7_4_8
T_2_13_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g3_6
T_2_13_wire_logic_cluster/lc_1/in_0

End 

Net : Lab_UT.dictrl.N_1612_0
T_7_13_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g1_6
T_7_13_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.dictrl.N_19
T_1_10_wire_logic_cluster/lc_0/out
T_1_10_lc_trk_g2_0
T_1_10_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.N_77
T_7_9_wire_logic_cluster/lc_2/out
T_6_8_lc_trk_g3_2
T_6_8_wire_logic_cluster/lc_1/in_0

End 

Net : uu2.bitmapZ0Z_200
T_5_7_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g1_6
T_5_7_input_2_7
T_5_7_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.dictrl.g0_i_o4_4_cascade_
T_1_11_wire_logic_cluster/lc_6/ltout
T_1_11_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.didp.di_Mones_1
T_12_8_wire_logic_cluster/lc_4/out
T_10_8_sp4_h_l_5
T_6_8_sp4_h_l_8
T_5_8_lc_trk_g1_0
T_5_8_wire_logic_cluster/lc_4/in_1

T_12_8_wire_logic_cluster/lc_4/out
T_12_8_lc_trk_g1_4
T_12_8_wire_logic_cluster/lc_0/in_1

T_12_8_wire_logic_cluster/lc_4/out
T_12_9_lc_trk_g0_4
T_12_9_wire_logic_cluster/lc_1/in_1

T_12_8_wire_logic_cluster/lc_4/out
T_12_9_lc_trk_g0_4
T_12_9_wire_logic_cluster/lc_5/in_3

T_12_8_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_40
T_11_11_lc_trk_g1_5
T_11_11_wire_logic_cluster/lc_2/in_0

End 

Net : Lab_UT.di_AMones_2
T_9_6_wire_logic_cluster/lc_3/out
T_7_6_sp4_h_l_3
T_6_6_sp4_v_t_44
T_5_8_lc_trk_g0_2
T_5_8_wire_logic_cluster/lc_5/in_1

T_9_6_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g0_3
T_9_5_wire_logic_cluster/lc_0/in_1

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_lc_trk_g1_3
T_9_6_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.didp.di_Mones_3
T_12_8_wire_logic_cluster/lc_3/out
T_10_8_sp4_h_l_3
T_6_8_sp4_h_l_6
T_5_8_lc_trk_g1_6
T_5_8_wire_logic_cluster/lc_3/in_0

T_12_8_wire_logic_cluster/lc_3/out
T_12_8_lc_trk_g1_3
T_12_8_input_2_0
T_12_8_wire_logic_cluster/lc_0/in_2

T_12_8_wire_logic_cluster/lc_3/out
T_12_9_lc_trk_g0_3
T_12_9_wire_logic_cluster/lc_3/in_0

T_12_8_wire_logic_cluster/lc_3/out
T_12_5_sp4_v_t_46
T_9_9_sp4_h_l_11
T_9_9_lc_trk_g0_6
T_9_9_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.bitmap_pmux_sn_N_20
T_6_4_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g0_0
T_5_5_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.N_76_0_cascade_
T_5_7_wire_logic_cluster/lc_5/ltout
T_5_7_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.N_65_0_cascade_
T_5_7_wire_logic_cluster/lc_3/ltout
T_5_7_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.L3_segment3_1_1_cascade_
T_6_7_wire_logic_cluster/lc_4/ltout
T_6_7_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.segmentUQ_0_0_cascade_
T_5_7_wire_logic_cluster/lc_0/ltout
T_5_7_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.L3_segment3_1_2_cascade_
T_6_7_wire_logic_cluster/lc_2/ltout
T_6_7_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.N_37_cascade_
T_4_4_wire_logic_cluster/lc_2/ltout
T_4_4_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.dictrl.currState_0_ret_20and_1_0_cascade_
T_7_10_wire_logic_cluster/lc_6/ltout
T_7_10_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.di_AMones_3
T_9_6_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_37
T_6_8_sp4_h_l_0
T_5_8_lc_trk_g0_0
T_5_8_wire_logic_cluster/lc_3/in_1

T_9_6_wire_logic_cluster/lc_4/out
T_9_5_lc_trk_g1_4
T_9_5_wire_logic_cluster/lc_6/in_3

T_9_6_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g1_4
T_9_6_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.dictrl.N_5_0_0
T_2_12_wire_logic_cluster/lc_1/out
T_2_12_lc_trk_g0_1
T_2_12_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.dictrl.N_8_0_0_cascade_
T_2_12_wire_logic_cluster/lc_5/ltout
T_2_12_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.dictrl.N_4
T_2_12_wire_logic_cluster/lc_6/out
T_2_12_lc_trk_g2_6
T_2_12_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.dictrl.g1_4_1_0_cascade_
T_5_15_wire_logic_cluster/lc_3/ltout
T_5_15_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.dictrl.g0_i_o4_4_1_cascade_
T_1_11_wire_logic_cluster/lc_5/ltout
T_1_11_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.didp.di_Mones_0
T_12_8_wire_logic_cluster/lc_2/out
T_10_8_sp4_h_l_1
T_6_8_sp4_h_l_1
T_5_8_lc_trk_g0_1
T_5_8_wire_logic_cluster/lc_1/in_0

T_12_8_wire_logic_cluster/lc_2/out
T_12_8_lc_trk_g1_2
T_12_8_wire_logic_cluster/lc_0/in_3

T_12_8_wire_logic_cluster/lc_2/out
T_12_9_lc_trk_g1_2
T_12_9_wire_logic_cluster/lc_0/in_1

T_12_8_wire_logic_cluster/lc_2/out
T_12_8_lc_trk_g1_2
T_12_8_wire_logic_cluster/lc_1/in_0

T_12_8_wire_logic_cluster/lc_2/out
T_12_9_lc_trk_g1_2
T_12_9_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.dictrl.g0_i_a4_1
T_5_9_wire_logic_cluster/lc_3/out
T_3_9_sp4_h_l_3
T_6_9_sp4_v_t_45
T_6_11_lc_trk_g2_0
T_6_11_wire_logic_cluster/lc_4/in_0

T_5_9_wire_logic_cluster/lc_3/out
T_3_9_sp4_h_l_3
T_6_9_sp4_v_t_45
T_6_11_lc_trk_g3_0
T_6_11_wire_logic_cluster/lc_5/in_0

End 

Net : Lab_UT.L3_segment4_1_0
T_6_8_wire_logic_cluster/lc_2/out
T_6_8_lc_trk_g0_2
T_6_8_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.Mone_at_0_cascade_
T_5_8_wire_logic_cluster/lc_1/ltout
T_5_8_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.dictrl.g0_10_0_N_4L6_1_cascade_
T_5_10_wire_logic_cluster/lc_3/ltout
T_5_10_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.dictrl.G_19_0_a7_2
T_7_13_wire_logic_cluster/lc_7/out
T_7_8_sp12_v_t_22
T_7_11_lc_trk_g3_2
T_7_11_wire_logic_cluster/lc_3/in_0

T_7_13_wire_logic_cluster/lc_7/out
T_7_8_sp12_v_t_22
T_7_9_lc_trk_g2_6
T_7_9_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.di_AMones_0
T_9_6_wire_logic_cluster/lc_1/out
T_9_4_sp4_v_t_47
T_6_8_sp4_h_l_3
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_1/in_1

T_9_6_wire_logic_cluster/lc_1/out
T_9_5_lc_trk_g0_1
T_9_5_input_2_1
T_9_5_wire_logic_cluster/lc_1/in_2

T_9_6_wire_logic_cluster/lc_1/out
T_9_6_lc_trk_g3_1
T_9_6_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.dictrl.currState_0_ret_28_RNOZ0Z_3_cascade_
T_7_12_wire_logic_cluster/lc_5/ltout
T_7_12_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.dictrl.nextState_0_3
T_5_11_wire_logic_cluster/lc_4/out
T_6_9_sp4_v_t_36
T_7_13_sp4_h_l_7
T_7_13_lc_trk_g0_2
T_7_13_wire_logic_cluster/lc_6/in_0

T_5_11_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g0_4
T_5_11_wire_logic_cluster/lc_5/in_1

End 

Net : Lab_UT.didp.di_Sones_3
T_11_7_wire_logic_cluster/lc_1/out
T_7_7_sp12_h_l_1
T_8_7_lc_trk_g0_5
T_8_7_wire_logic_cluster/lc_3/in_0

T_11_7_wire_logic_cluster/lc_1/out
T_11_7_lc_trk_g1_1
T_11_7_input_2_4
T_11_7_wire_logic_cluster/lc_4/in_2

T_11_7_wire_logic_cluster/lc_1/out
T_11_7_lc_trk_g1_1
T_11_7_input_2_0
T_11_7_wire_logic_cluster/lc_0/in_2

T_11_7_wire_logic_cluster/lc_1/out
T_7_7_sp12_h_l_1
T_11_7_sp4_h_l_4
T_10_7_sp4_v_t_41
T_9_9_lc_trk_g0_4
T_9_9_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.di_ASones_1
T_9_6_wire_logic_cluster/lc_6/out
T_9_4_sp4_v_t_41
T_8_8_lc_trk_g1_4
T_8_8_wire_logic_cluster/lc_7/in_0

T_9_6_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g1_6
T_9_5_wire_logic_cluster/lc_4/in_3

T_9_6_wire_logic_cluster/lc_6/out
T_9_6_lc_trk_g1_6
T_9_6_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.didp.di_Stens_1
T_11_6_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_45
T_8_8_sp4_h_l_8
T_8_8_lc_trk_g0_5
T_8_8_wire_logic_cluster/lc_0/in_3

T_11_6_wire_logic_cluster/lc_0/out
T_11_2_sp12_v_t_23
T_11_10_lc_trk_g2_0
T_11_10_wire_logic_cluster/lc_5/in_1

T_11_6_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_45
T_8_8_sp4_h_l_8
T_9_8_lc_trk_g2_0
T_9_8_wire_logic_cluster/lc_3/in_3

T_11_6_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_45
T_11_8_lc_trk_g1_0
T_11_8_wire_logic_cluster/lc_4/in_1

T_11_6_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_45
T_8_8_sp4_h_l_8
T_9_8_lc_trk_g2_0
T_9_8_input_2_6
T_9_8_wire_logic_cluster/lc_6/in_2

T_11_6_wire_logic_cluster/lc_0/out
T_11_2_sp12_v_t_23
T_11_11_lc_trk_g3_7
T_11_11_wire_logic_cluster/lc_4/in_0

End 

Net : Lab_UT.dictrl.N_31_0_cascade_
T_2_10_wire_logic_cluster/lc_0/ltout
T_2_10_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.Mten_at_3_cascade_
T_7_8_wire_logic_cluster/lc_2/ltout
T_7_8_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.dictrl.currState_ret_3and
T_7_12_wire_logic_cluster/lc_4/out
T_7_8_sp4_v_t_45
T_4_8_sp4_h_l_2
T_5_8_lc_trk_g3_2
T_5_8_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.dictrl.r_dicLdMtens15_1i_cascade_
T_7_12_wire_logic_cluster/lc_3/ltout
T_7_12_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.dictrl.g0_13_1
T_7_10_wire_logic_cluster/lc_2/out
T_2_10_sp12_h_l_0
T_1_10_lc_trk_g1_0
T_1_10_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.dictrl.N_17_0
T_6_10_wire_logic_cluster/lc_1/out
T_7_11_lc_trk_g3_1
T_7_11_wire_logic_cluster/lc_3/in_1

T_6_10_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_43
T_7_9_lc_trk_g3_6
T_7_9_wire_logic_cluster/lc_6/in_1

End 

Net : buart.Z_rx.G_30_0_o3_1_0_cascade_
T_8_13_wire_logic_cluster/lc_0/ltout
T_8_13_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.dictrl.G_19_0_a7_0_1
T_7_13_wire_logic_cluster/lc_3/out
T_7_10_sp4_v_t_46
T_4_10_sp4_h_l_11
T_6_10_lc_trk_g2_6
T_6_10_wire_logic_cluster/lc_1/in_3

T_7_13_wire_logic_cluster/lc_3/out
T_7_10_sp4_v_t_46
T_4_10_sp4_h_l_11
T_6_10_lc_trk_g2_6
T_6_10_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.dictrl.N_17_1_cascade_
T_1_10_wire_logic_cluster/lc_1/ltout
T_1_10_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.dictrl.r_dicLdMtens20_0_cascade_
T_6_12_wire_logic_cluster/lc_3/ltout
T_6_12_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.dictrl.currStateZ0Z_0
T_4_8_wire_logic_cluster/lc_2/out
T_4_5_sp4_v_t_44
T_0_9_span4_horz_9
T_2_9_lc_trk_g2_1
T_2_9_wire_logic_cluster/lc_3/in_0

T_4_8_wire_logic_cluster/lc_2/out
T_4_7_sp4_v_t_36
T_5_11_sp4_h_l_7
T_8_11_sp4_v_t_42
T_8_13_lc_trk_g3_7
T_8_13_wire_logic_cluster/lc_2/in_0

T_4_8_wire_logic_cluster/lc_2/out
T_4_8_sp4_h_l_9
T_8_8_sp4_h_l_0
T_7_8_sp4_v_t_43
T_6_10_lc_trk_g1_6
T_6_10_input_2_7
T_6_10_wire_logic_cluster/lc_7/in_2

T_4_8_wire_logic_cluster/lc_2/out
T_4_7_sp4_v_t_36
T_5_11_sp4_h_l_7
T_8_11_sp4_v_t_42
T_7_13_lc_trk_g0_7
T_7_13_input_2_7
T_7_13_wire_logic_cluster/lc_7/in_2

T_4_8_wire_logic_cluster/lc_2/out
T_4_8_sp4_h_l_9
T_8_8_sp4_h_l_0
T_7_8_sp4_v_t_43
T_6_10_lc_trk_g0_6
T_6_10_input_2_2
T_6_10_wire_logic_cluster/lc_2/in_2

T_4_8_wire_logic_cluster/lc_2/out
T_4_8_sp4_h_l_9
T_8_8_sp4_h_l_0
T_7_8_sp4_v_t_43
T_6_10_lc_trk_g0_6
T_6_10_wire_logic_cluster/lc_1/in_1

T_4_8_wire_logic_cluster/lc_2/out
T_4_7_sp4_v_t_36
T_4_10_lc_trk_g0_4
T_4_10_input_2_6
T_4_10_wire_logic_cluster/lc_6/in_2

T_4_8_wire_logic_cluster/lc_2/out
T_4_8_sp4_h_l_9
T_3_8_sp4_v_t_44
T_2_12_lc_trk_g2_1
T_2_12_wire_logic_cluster/lc_1/in_0

T_4_8_wire_logic_cluster/lc_2/out
T_5_7_sp4_v_t_37
T_5_9_lc_trk_g3_0
T_5_9_wire_logic_cluster/lc_2/in_1

T_4_8_wire_logic_cluster/lc_2/out
T_4_8_sp4_h_l_9
T_3_8_sp4_v_t_44
T_4_12_sp4_h_l_9
T_6_12_lc_trk_g2_4
T_6_12_wire_logic_cluster/lc_0/in_0

T_4_8_wire_logic_cluster/lc_2/out
T_5_7_sp4_v_t_37
T_5_11_sp4_v_t_37
T_5_13_lc_trk_g3_0
T_5_13_wire_logic_cluster/lc_6/in_1

T_4_8_wire_logic_cluster/lc_2/out
T_4_8_sp4_h_l_9
T_8_8_sp4_h_l_0
T_7_8_sp4_v_t_43
T_7_12_sp4_v_t_44
T_6_13_lc_trk_g3_4
T_6_13_wire_logic_cluster/lc_0/in_1

T_4_8_wire_logic_cluster/lc_2/out
T_4_8_sp4_h_l_9
T_8_8_sp4_h_l_0
T_7_8_sp4_v_t_43
T_7_12_sp4_v_t_44
T_6_13_lc_trk_g3_4
T_6_13_wire_logic_cluster/lc_2/in_3

T_4_8_wire_logic_cluster/lc_2/out
T_4_6_sp12_v_t_23
T_4_13_lc_trk_g3_3
T_4_13_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.dictrl.decoder.g0_4_0_cascade_
T_7_14_wire_logic_cluster/lc_2/ltout
T_7_14_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT_dictrl_decoder_de_cr_2_cascade_
T_7_14_wire_logic_cluster/lc_1/ltout
T_7_14_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.didp.di_Sones_0
T_12_7_wire_logic_cluster/lc_5/out
T_4_7_sp12_h_l_1
T_8_7_lc_trk_g1_2
T_8_7_wire_logic_cluster/lc_1/in_0

T_12_7_wire_logic_cluster/lc_5/out
T_11_7_lc_trk_g2_5
T_11_7_wire_logic_cluster/lc_4/in_3

T_12_7_wire_logic_cluster/lc_5/out
T_12_7_lc_trk_g2_5
T_12_7_wire_logic_cluster/lc_7/in_0

T_12_7_wire_logic_cluster/lc_5/out
T_12_7_lc_trk_g2_5
T_12_7_wire_logic_cluster/lc_0/in_3

T_12_7_wire_logic_cluster/lc_5/out
T_11_7_lc_trk_g2_5
T_11_7_wire_logic_cluster/lc_3/in_0

T_12_7_wire_logic_cluster/lc_5/out
T_12_7_lc_trk_g2_5
T_12_7_wire_logic_cluster/lc_4/in_3

T_12_7_wire_logic_cluster/lc_5/out
T_12_6_sp4_v_t_42
T_12_10_lc_trk_g1_7
T_12_10_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.L3_segment1_0_i_1_0_cascade_
T_8_6_wire_logic_cluster/lc_2/ltout
T_8_6_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.N_65_2_cascade_
T_7_6_wire_logic_cluster/lc_3/ltout
T_7_6_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.N_76_2_cascade_
T_7_6_wire_logic_cluster/lc_5/ltout
T_7_6_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.dictrl.N_8_2
T_1_10_wire_logic_cluster/lc_4/out
T_1_10_lc_trk_g3_4
T_1_10_input_2_1
T_1_10_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.dictrl.N_1605_1
T_1_10_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g3_6
T_1_10_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.dictrl.N_23
T_5_9_wire_logic_cluster/lc_0/out
T_5_6_sp4_v_t_40
T_2_10_sp4_h_l_10
T_1_10_lc_trk_g0_2
T_1_10_wire_logic_cluster/lc_6/in_0

T_5_9_wire_logic_cluster/lc_0/out
T_5_6_sp4_v_t_40
T_2_10_sp4_h_l_10
T_1_10_lc_trk_g0_2
T_1_10_wire_logic_cluster/lc_7/in_3

T_5_9_wire_logic_cluster/lc_0/out
T_5_7_sp4_v_t_45
T_2_11_sp4_h_l_8
T_2_11_lc_trk_g0_5
T_2_11_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.dictrl.N_8_2_cascade_
T_1_10_wire_logic_cluster/lc_4/ltout
T_1_10_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.didp.di_Stens_0
T_9_9_wire_logic_cluster/lc_0/out
T_9_6_sp4_v_t_40
T_8_7_lc_trk_g3_0
T_8_7_wire_logic_cluster/lc_6/in_1

T_9_9_wire_logic_cluster/lc_0/out
T_9_6_sp4_v_t_40
T_10_10_sp4_h_l_11
T_11_10_lc_trk_g3_3
T_11_10_wire_logic_cluster/lc_5/in_3

T_9_9_wire_logic_cluster/lc_0/out
T_9_9_sp4_h_l_5
T_12_5_sp4_v_t_40
T_11_8_lc_trk_g3_0
T_11_8_wire_logic_cluster/lc_4/in_3

T_9_9_wire_logic_cluster/lc_0/out
T_9_8_lc_trk_g0_0
T_9_8_wire_logic_cluster/lc_3/in_1

T_9_9_wire_logic_cluster/lc_0/out
T_9_8_lc_trk_g0_0
T_9_8_wire_logic_cluster/lc_6/in_0

T_9_9_wire_logic_cluster/lc_0/out
T_9_8_lc_trk_g0_0
T_9_8_wire_logic_cluster/lc_7/in_1

T_9_9_wire_logic_cluster/lc_0/out
T_9_6_sp4_v_t_40
T_10_10_sp4_h_l_11
T_12_10_lc_trk_g3_6
T_12_10_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.segmentUQ_0_0_1_cascade_
T_7_6_wire_logic_cluster/lc_0/ltout
T_7_6_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.L3_segment1_1_2_cascade_
T_8_6_wire_logic_cluster/lc_5/ltout
T_8_6_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.dictrl.enableSeg3
T_6_9_wire_logic_cluster/lc_4/out
T_6_1_sp12_v_t_23
T_6_3_sp4_v_t_43
T_5_5_lc_trk_g0_6
T_5_5_wire_logic_cluster/lc_6/in_0

T_6_9_wire_logic_cluster/lc_4/out
T_6_1_sp12_v_t_23
T_6_3_sp4_v_t_43
T_5_5_lc_trk_g0_6
T_5_5_wire_logic_cluster/lc_7/in_3

T_6_9_wire_logic_cluster/lc_4/out
T_6_5_sp4_v_t_45
T_6_7_lc_trk_g2_0
T_6_7_wire_logic_cluster/lc_3/in_1

T_6_9_wire_logic_cluster/lc_4/out
T_6_5_sp4_v_t_45
T_6_7_lc_trk_g2_0
T_6_7_wire_logic_cluster/lc_5/in_1

T_6_9_wire_logic_cluster/lc_4/out
T_6_5_sp4_v_t_45
T_5_7_lc_trk_g2_0
T_5_7_wire_logic_cluster/lc_1/in_1

T_6_9_wire_logic_cluster/lc_4/out
T_6_5_sp4_v_t_45
T_5_7_lc_trk_g0_3
T_5_7_wire_logic_cluster/lc_4/in_1

T_6_9_wire_logic_cluster/lc_4/out
T_6_5_sp4_v_t_45
T_5_7_lc_trk_g0_3
T_5_7_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.di_AMtens_0
T_7_9_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g0_4
T_7_9_wire_logic_cluster/lc_1/in_1

T_7_9_wire_logic_cluster/lc_4/out
T_0_9_span12_horz_3
T_11_0_span12_vert_16
T_11_4_lc_trk_g3_3
T_11_4_wire_logic_cluster/lc_1/in_3

T_7_9_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g0_4
T_7_9_wire_logic_cluster/lc_4/in_0

End 

Net : L3_tx_data_rdy
T_9_4_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g3_1
T_8_3_wire_logic_cluster/lc_6/in_0

T_9_4_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g3_1
T_8_3_wire_logic_cluster/lc_4/in_0

T_9_4_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g3_1
T_8_3_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.didp.di_Stens_2
T_9_9_wire_logic_cluster/lc_2/out
T_9_5_sp4_v_t_41
T_8_7_lc_trk_g0_4
T_8_7_wire_logic_cluster/lc_5/in_1

T_9_9_wire_logic_cluster/lc_2/out
T_10_6_sp4_v_t_45
T_11_10_sp4_h_l_2
T_11_10_lc_trk_g0_7
T_11_10_wire_logic_cluster/lc_5/in_0

T_9_9_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g0_2
T_9_8_wire_logic_cluster/lc_5/in_3

T_9_9_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g1_2
T_9_8_wire_logic_cluster/lc_6/in_3

T_9_9_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g1_2
T_9_8_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.N_76_1_cascade_
T_7_7_wire_logic_cluster/lc_1/ltout
T_7_7_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.N_65_1_cascade_
T_7_7_wire_logic_cluster/lc_3/ltout
T_7_7_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.dictrl.g0_i_a4_0
T_8_9_wire_logic_cluster/lc_6/out
T_0_9_span12_horz_4
T_5_9_lc_trk_g0_7
T_5_9_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.dictrl.currState_0_ret_20and_1_0
T_7_10_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g0_6
T_8_10_wire_logic_cluster/lc_0/in_0

End 

Net : uu2.bitmap_pmux_sn_m24_0_ns_1_cascade_
T_4_5_wire_logic_cluster/lc_3/ltout
T_4_5_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.di_AStens_3
T_9_7_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g3_3
T_8_7_wire_logic_cluster/lc_7/in_1

T_9_7_wire_logic_cluster/lc_3/out
T_9_4_sp4_v_t_46
T_9_5_lc_trk_g3_6
T_9_5_wire_logic_cluster/lc_3/in_0

T_9_7_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g1_3
T_9_7_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.dictrl.r_dicLdMtens15_1i
T_7_12_wire_logic_cluster/lc_3/out
T_7_12_sp4_h_l_11
T_9_12_lc_trk_g2_6
T_9_12_wire_logic_cluster/lc_7/in_1

T_7_12_wire_logic_cluster/lc_3/out
T_8_9_sp4_v_t_47
T_8_10_lc_trk_g2_7
T_8_10_wire_logic_cluster/lc_2/in_1

T_7_12_wire_logic_cluster/lc_3/out
T_8_9_sp4_v_t_47
T_8_10_lc_trk_g2_7
T_8_10_input_2_1
T_8_10_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.di_AStens_1
T_9_7_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_44
T_8_8_lc_trk_g0_2
T_8_8_input_2_0
T_8_8_wire_logic_cluster/lc_0/in_2

T_9_7_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_44
T_10_6_sp4_h_l_9
T_11_6_lc_trk_g3_1
T_11_6_wire_logic_cluster/lc_3/in_1

T_9_7_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g3_6
T_9_7_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.didp.q_RNI775L5_3
T_11_8_wire_logic_cluster/lc_1/out
T_12_6_sp4_v_t_46
T_9_6_sp4_h_l_5
T_5_6_sp4_h_l_1
T_4_2_sp4_v_t_36
T_4_3_lc_trk_g3_4
T_4_3_wire_logic_cluster/lc_6/in_3

T_11_8_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g1_1
T_11_9_wire_logic_cluster/lc_4/in_0

T_11_8_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g1_1
T_11_9_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.didp.un6_Mtens_ce
T_11_10_wire_logic_cluster/lc_5/out
T_11_6_sp4_v_t_47
T_11_8_lc_trk_g3_2
T_11_8_wire_logic_cluster/lc_0/in_1

T_11_10_wire_logic_cluster/lc_5/out
T_11_6_sp4_v_t_47
T_11_8_lc_trk_g3_2
T_11_8_input_2_3
T_11_8_wire_logic_cluster/lc_3/in_2

T_11_10_wire_logic_cluster/lc_5/out
T_11_3_sp12_v_t_22
T_11_7_lc_trk_g2_1
T_11_7_input_2_7
T_11_7_wire_logic_cluster/lc_7/in_2

T_11_10_wire_logic_cluster/lc_5/out
T_11_6_sp4_v_t_47
T_11_8_lc_trk_g3_2
T_11_8_wire_logic_cluster/lc_2/in_1

T_11_10_wire_logic_cluster/lc_5/out
T_11_9_lc_trk_g0_5
T_11_9_input_2_5
T_11_9_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.didp.q20_0_i
T_4_3_wire_logic_cluster/lc_6/out
T_2_3_sp4_h_l_9
T_5_3_sp4_v_t_39
T_6_7_sp4_h_l_8
T_10_7_sp4_h_l_4
T_9_7_sp4_v_t_41
T_10_7_sp4_h_l_9
T_12_7_lc_trk_g2_4
T_12_7_wire_logic_cluster/lc_5/s_r

T_4_3_wire_logic_cluster/lc_6/out
T_2_3_sp4_h_l_9
T_5_3_sp4_v_t_39
T_6_7_sp4_h_l_8
T_10_7_sp4_h_l_4
T_9_7_sp4_v_t_41
T_10_7_sp4_h_l_9
T_12_7_lc_trk_g2_4
T_12_7_wire_logic_cluster/lc_5/s_r

T_4_3_wire_logic_cluster/lc_6/out
T_2_3_sp4_h_l_9
T_5_3_sp4_v_t_39
T_6_7_sp4_h_l_8
T_10_7_sp4_h_l_4
T_9_7_sp4_v_t_41
T_10_11_sp4_h_l_4
T_11_11_lc_trk_g2_4
T_11_11_wire_logic_cluster/lc_5/s_r

T_4_3_wire_logic_cluster/lc_6/out
T_2_3_sp4_h_l_9
T_5_3_sp4_v_t_39
T_6_7_sp4_h_l_8
T_10_7_sp4_h_l_4
T_9_7_sp4_v_t_41
T_9_9_lc_trk_g2_4
T_9_9_wire_logic_cluster/lc_5/s_r

T_4_3_wire_logic_cluster/lc_6/out
T_2_3_sp4_h_l_9
T_5_3_sp4_v_t_39
T_6_7_sp4_h_l_8
T_10_7_sp4_h_l_4
T_9_7_sp4_v_t_41
T_9_9_lc_trk_g2_4
T_9_9_wire_logic_cluster/lc_5/s_r

T_4_3_wire_logic_cluster/lc_6/out
T_2_3_sp4_h_l_9
T_5_3_sp4_v_t_39
T_6_7_sp4_h_l_8
T_10_7_sp4_h_l_4
T_9_7_sp4_v_t_41
T_9_9_lc_trk_g2_4
T_9_9_wire_logic_cluster/lc_5/s_r

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_5_6_sp4_h_l_3
T_9_6_sp4_h_l_11
T_12_6_sp4_v_t_41
T_12_8_lc_trk_g2_4
T_12_8_wire_logic_cluster/lc_5/s_r

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_5_6_sp4_h_l_3
T_9_6_sp4_h_l_11
T_12_6_sp4_v_t_41
T_12_8_lc_trk_g2_4
T_12_8_wire_logic_cluster/lc_5/s_r

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_5_6_sp4_h_l_3
T_9_6_sp4_h_l_11
T_12_6_sp4_v_t_41
T_12_8_lc_trk_g2_4
T_12_8_wire_logic_cluster/lc_5/s_r

T_4_3_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_44
T_5_6_sp4_h_l_3
T_9_6_sp4_h_l_11
T_12_6_sp4_v_t_41
T_12_8_lc_trk_g2_4
T_12_8_wire_logic_cluster/lc_5/s_r

T_4_3_wire_logic_cluster/lc_6/out
T_2_3_sp4_h_l_9
T_5_3_sp4_v_t_39
T_6_7_sp4_h_l_8
T_10_7_sp4_h_l_4
T_11_7_lc_trk_g2_4
T_11_7_wire_logic_cluster/lc_5/s_r

T_4_3_wire_logic_cluster/lc_6/out
T_2_3_sp4_h_l_9
T_5_3_sp4_v_t_39
T_6_7_sp4_h_l_8
T_10_7_sp4_h_l_4
T_11_7_lc_trk_g2_4
T_11_7_wire_logic_cluster/lc_5/s_r

T_4_3_wire_logic_cluster/lc_6/out
T_5_1_sp4_v_t_40
T_5_5_sp4_v_t_36
T_6_9_sp4_h_l_1
T_10_9_sp4_h_l_4
T_11_9_lc_trk_g2_4
T_11_9_wire_logic_cluster/lc_5/s_r

T_4_3_wire_logic_cluster/lc_6/out
T_5_1_sp4_v_t_40
T_5_5_sp4_v_t_36
T_6_9_sp4_h_l_1
T_10_9_sp4_h_l_4
T_11_9_lc_trk_g2_4
T_11_9_wire_logic_cluster/lc_5/s_r

T_4_3_wire_logic_cluster/lc_6/out
T_5_1_sp4_v_t_40
T_5_5_sp4_v_t_36
T_6_9_sp4_h_l_1
T_10_9_sp4_h_l_4
T_11_9_lc_trk_g2_4
T_11_9_wire_logic_cluster/lc_5/s_r

T_4_3_wire_logic_cluster/lc_6/out
T_5_2_sp4_v_t_45
T_6_6_sp4_h_l_8
T_10_6_sp4_h_l_4
T_11_6_lc_trk_g2_4
T_11_6_wire_logic_cluster/lc_5/s_r

End 

Net : Lab_UT.didp.N_84_cascade_
T_11_8_wire_logic_cluster/lc_0/ltout
T_11_8_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.halfPulse
T_9_7_wire_logic_cluster/lc_7/out
T_10_5_sp4_v_t_42
T_7_9_sp4_h_l_7
T_6_9_lc_trk_g0_7
T_6_9_wire_logic_cluster/lc_4/in_3

T_9_7_wire_logic_cluster/lc_7/out
T_10_5_sp4_v_t_42
T_7_9_sp4_h_l_7
T_6_9_lc_trk_g0_7
T_6_9_input_2_3
T_6_9_wire_logic_cluster/lc_3/in_2

T_9_7_wire_logic_cluster/lc_7/out
T_10_5_sp4_v_t_42
T_7_9_sp4_h_l_7
T_6_9_lc_trk_g0_7
T_6_9_wire_logic_cluster/lc_6/in_3

T_9_7_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_46
T_8_9_lc_trk_g3_6
T_8_9_input_2_7
T_8_9_wire_logic_cluster/lc_7/in_2

T_9_7_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_46
T_8_9_lc_trk_g3_6
T_8_9_wire_logic_cluster/lc_0/in_3

T_9_7_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_46
T_8_9_lc_trk_g3_6
T_8_9_wire_logic_cluster/lc_4/in_3

T_9_7_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g1_7
T_9_7_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.dictrl.currState_ret_1and
T_7_11_wire_logic_cluster/lc_4/out
T_7_7_sp4_v_t_45
T_8_7_sp4_h_l_1
T_8_7_lc_trk_g1_4
T_8_7_wire_logic_cluster/lc_0/in_3

T_7_11_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g2_4
T_8_10_wire_logic_cluster/lc_2/in_0

T_7_11_wire_logic_cluster/lc_4/out
T_8_12_lc_trk_g3_4
T_8_12_wire_logic_cluster/lc_1/in_0

T_7_11_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g1_4
T_7_11_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.dictrl.nextStateZ0Z_2_cascade_
T_7_11_wire_logic_cluster/lc_3/ltout
T_7_11_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.didp.N_81
T_11_7_wire_logic_cluster/lc_6/out
T_11_8_lc_trk_g0_6
T_11_8_wire_logic_cluster/lc_0/in_0

T_11_7_wire_logic_cluster/lc_6/out
T_11_8_lc_trk_g0_6
T_11_8_wire_logic_cluster/lc_5/in_1

T_11_7_wire_logic_cluster/lc_6/out
T_12_7_lc_trk_g0_6
T_12_7_input_2_0
T_12_7_wire_logic_cluster/lc_0/in_2

T_11_7_wire_logic_cluster/lc_6/out
T_12_7_lc_trk_g0_6
T_12_7_wire_logic_cluster/lc_7/in_3

T_11_7_wire_logic_cluster/lc_6/out
T_12_7_lc_trk_g0_6
T_12_7_input_2_6
T_12_7_wire_logic_cluster/lc_6/in_2

T_11_7_wire_logic_cluster/lc_6/out
T_12_7_lc_trk_g0_6
T_12_7_wire_logic_cluster/lc_2/in_0

End 

Net : uu0_sec_clkD
T_4_8_wire_logic_cluster/lc_4/out
T_5_7_sp4_v_t_41
T_6_7_sp4_h_l_9
T_10_7_sp4_h_l_0
T_11_7_lc_trk_g3_0
T_11_7_wire_logic_cluster/lc_6/in_3

T_4_8_wire_logic_cluster/lc_4/out
T_5_7_sp4_v_t_41
T_6_7_sp4_h_l_9
T_10_7_sp4_h_l_0
T_11_7_lc_trk_g2_0
T_11_7_wire_logic_cluster/lc_5/in_1

T_4_8_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g2_4
T_4_8_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.dictrl.N_7ctr
T_7_12_wire_logic_cluster/lc_2/out
T_7_12_sp4_h_l_9
T_6_8_sp4_v_t_39
T_6_10_lc_trk_g2_2
T_6_10_input_2_6
T_6_10_wire_logic_cluster/lc_6/in_2

T_7_12_wire_logic_cluster/lc_2/out
T_5_12_sp4_h_l_1
T_6_12_lc_trk_g2_1
T_6_12_input_2_3
T_6_12_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.dictrl.N_5_0
T_1_11_wire_logic_cluster/lc_0/out
T_1_11_lc_trk_g3_0
T_1_11_wire_logic_cluster/lc_5/in_0

End 

Net : Lab_UT.dictrl.N_12_0_cascade_
T_5_9_wire_logic_cluster/lc_2/ltout
T_5_9_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.dictrl.N_10
T_4_9_wire_logic_cluster/lc_5/out
T_5_9_lc_trk_g0_5
T_5_9_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.dictrl.N_21_1_cascade_
T_4_9_wire_logic_cluster/lc_4/ltout
T_4_9_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.Mten_at_0_cascade_
T_7_9_wire_logic_cluster/lc_1/ltout
T_7_9_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.dictrl.nextState_0_1
T_1_11_wire_logic_cluster/lc_7/out
T_1_8_sp4_v_t_38
T_2_12_sp4_h_l_3
T_4_12_lc_trk_g3_6
T_4_12_wire_logic_cluster/lc_7/in_0

T_1_11_wire_logic_cluster/lc_7/out
T_1_10_sp4_v_t_46
T_0_10_span4_horz_40
T_2_10_sp4_h_l_1
T_4_10_lc_trk_g3_4
T_4_10_input_2_3
T_4_10_wire_logic_cluster/lc_3/in_2

T_1_11_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g3_7
T_2_10_wire_logic_cluster/lc_5/in_1

T_1_11_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g2_7
T_1_11_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.didp.di_Sones_2
T_11_7_wire_logic_cluster/lc_2/out
T_9_7_sp4_h_l_1
T_8_7_lc_trk_g0_1
T_8_7_wire_logic_cluster/lc_4/in_1

T_11_7_wire_logic_cluster/lc_2/out
T_11_7_lc_trk_g2_2
T_11_7_wire_logic_cluster/lc_4/in_0

T_11_7_wire_logic_cluster/lc_2/out
T_11_7_lc_trk_g2_2
T_11_7_wire_logic_cluster/lc_3/in_1

T_11_7_wire_logic_cluster/lc_2/out
T_11_7_lc_trk_g3_2
T_11_7_wire_logic_cluster/lc_0/in_1

T_11_7_wire_logic_cluster/lc_2/out
T_11_7_sp4_h_l_9
T_10_7_sp4_v_t_38
T_9_8_lc_trk_g2_6
T_9_8_wire_logic_cluster/lc_4/in_0

End 

Net : Lab_UT.dictrl.L3_segment1_1
T_8_8_wire_logic_cluster/lc_5/out
T_7_8_sp4_h_l_2
T_3_8_sp4_h_l_5
T_6_4_sp4_v_t_46
T_5_5_lc_trk_g3_6
T_5_5_wire_logic_cluster/lc_5/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_sp4_h_l_2
T_3_8_sp4_h_l_5
T_6_4_sp4_v_t_46
T_5_5_lc_trk_g3_6
T_5_5_wire_logic_cluster/lc_6/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_sp4_h_l_2
T_3_8_sp4_h_l_5
T_6_4_sp4_v_t_46
T_6_8_lc_trk_g1_3
T_6_8_wire_logic_cluster/lc_7/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_sp4_h_l_2
T_3_8_sp4_h_l_5
T_6_4_sp4_v_t_46
T_5_5_lc_trk_g3_6
T_5_5_input_2_7
T_5_5_wire_logic_cluster/lc_7/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_sp4_h_l_2
T_3_8_sp4_h_l_5
T_6_4_sp4_v_t_46
T_6_7_lc_trk_g0_6
T_6_7_wire_logic_cluster/lc_3/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_sp4_h_l_2
T_3_8_sp4_h_l_5
T_6_4_sp4_v_t_46
T_6_7_lc_trk_g0_6
T_6_7_wire_logic_cluster/lc_5/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_sp4_h_l_2
T_3_8_sp4_h_l_5
T_6_4_sp4_v_t_46
T_6_8_lc_trk_g1_3
T_6_8_wire_logic_cluster/lc_1/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_5_7_sp4_h_l_1
T_7_7_lc_trk_g3_4
T_7_7_wire_logic_cluster/lc_7/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_5_7_sp4_h_l_1
T_5_7_lc_trk_g0_4
T_5_7_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_5_7_sp4_h_l_1
T_5_7_lc_trk_g0_4
T_5_7_wire_logic_cluster/lc_6/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_8_6_sp4_v_t_39
T_5_6_sp4_h_l_8
T_6_6_lc_trk_g3_0
T_6_6_wire_logic_cluster/lc_1/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_8_6_sp4_v_t_39
T_5_6_sp4_h_l_8
T_5_6_lc_trk_g1_5
T_5_6_wire_logic_cluster/lc_2/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_5_7_sp4_h_l_1
T_7_7_lc_trk_g3_4
T_7_7_wire_logic_cluster/lc_4/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_5_7_sp4_h_l_1
T_7_7_lc_trk_g3_4
T_7_7_wire_logic_cluster/lc_2/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_8_6_sp4_v_t_39
T_5_6_sp4_h_l_8
T_6_6_lc_trk_g3_0
T_6_6_wire_logic_cluster/lc_2/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_8_6_sp4_v_t_39
T_5_6_sp4_h_l_8
T_5_6_lc_trk_g1_5
T_5_6_wire_logic_cluster/lc_3/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_8_6_sp4_v_t_39
T_5_6_sp4_h_l_8
T_7_6_lc_trk_g3_5
T_7_6_wire_logic_cluster/lc_1/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_5_7_sp4_h_l_1
T_5_7_lc_trk_g0_4
T_5_7_wire_logic_cluster/lc_1/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_47
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_47
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_2/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_47
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_6/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_47
T_8_6_lc_trk_g2_2
T_8_6_wire_logic_cluster/lc_3/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_47
T_7_6_lc_trk_g0_1
T_7_6_wire_logic_cluster/lc_4/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_47
T_7_6_lc_trk_g0_1
T_7_6_wire_logic_cluster/lc_6/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_sp4_h_l_2
T_6_8_lc_trk_g1_2
T_6_8_input_2_5
T_6_8_wire_logic_cluster/lc_5/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_47
T_8_6_lc_trk_g2_2
T_8_6_input_2_0
T_8_6_wire_logic_cluster/lc_0/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_47
T_8_6_lc_trk_g3_2
T_8_6_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_sp4_h_l_2
T_6_8_lc_trk_g1_2
T_6_8_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.ld_enable_dicRun
T_9_10_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_40
T_8_8_lc_trk_g3_0
T_8_8_wire_logic_cluster/lc_5/in_0

T_9_10_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_40
T_10_7_sp4_h_l_5
T_11_7_lc_trk_g3_5
T_11_7_wire_logic_cluster/lc_6/in_0

T_9_10_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_40
T_10_7_sp4_h_l_5
T_11_7_lc_trk_g3_5
T_11_7_wire_logic_cluster/lc_5/in_3

T_9_10_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_40
T_10_7_sp4_h_l_5
T_11_7_lc_trk_g3_5
T_11_7_wire_logic_cluster/lc_7/in_3

T_9_10_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_40
T_8_9_lc_trk_g1_5
T_8_9_wire_logic_cluster/lc_0/in_0

T_9_10_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_40
T_8_9_lc_trk_g1_5
T_8_9_wire_logic_cluster/lc_4/in_0

T_9_10_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g1_0
T_9_10_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.dictrl.g1_0_cascade_
T_1_11_wire_logic_cluster/lc_4/ltout
T_1_11_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.uu0.un4_l_count_0
T_9_2_wire_logic_cluster/lc_4/out
T_9_1_sp4_v_t_40
T_8_5_lc_trk_g1_5
T_8_5_wire_logic_cluster/lc_7/in_3

T_9_2_wire_logic_cluster/lc_4/out
T_9_1_sp4_v_t_40
T_9_5_sp4_v_t_36
T_9_7_lc_trk_g2_1
T_9_7_wire_logic_cluster/lc_7/in_0

T_9_2_wire_logic_cluster/lc_4/out
T_8_2_sp4_h_l_0
T_7_0_span4_vert_13
T_7_1_lc_trk_g0_5
T_7_1_wire_logic_cluster/lc_4/in_3

T_9_2_wire_logic_cluster/lc_4/out
T_8_2_sp4_h_l_0
T_7_0_span4_vert_13
T_7_1_lc_trk_g0_5
T_7_1_wire_logic_cluster/lc_0/in_3

T_9_2_wire_logic_cluster/lc_4/out
T_8_2_sp4_h_l_0
T_7_2_lc_trk_g0_0
T_7_2_wire_logic_cluster/lc_3/in_1

T_9_2_wire_logic_cluster/lc_4/out
T_8_2_sp4_h_l_0
T_7_2_lc_trk_g0_0
T_7_2_wire_logic_cluster/lc_1/in_1

T_9_2_wire_logic_cluster/lc_4/out
T_8_1_lc_trk_g2_4
T_8_1_wire_logic_cluster/lc_0/in_0

T_9_2_wire_logic_cluster/lc_4/out
T_8_1_lc_trk_g2_4
T_8_1_wire_logic_cluster/lc_2/in_0

T_9_2_wire_logic_cluster/lc_4/out
T_9_1_lc_trk_g1_4
T_9_1_wire_logic_cluster/lc_4/in_3

T_9_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g2_4
T_8_2_wire_logic_cluster/lc_5/in_3

T_9_2_wire_logic_cluster/lc_4/out
T_9_1_lc_trk_g1_4
T_9_1_wire_logic_cluster/lc_6/in_3

T_9_2_wire_logic_cluster/lc_4/out
T_8_1_lc_trk_g2_4
T_8_1_wire_logic_cluster/lc_3/in_3

T_9_2_wire_logic_cluster/lc_4/out
T_9_1_lc_trk_g1_4
T_9_1_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.uu0.un4_l_count_18
T_8_2_wire_logic_cluster/lc_2/out
T_9_2_lc_trk_g1_2
T_9_2_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.uu0.un4_l_count_0_8
T_4_3_wire_logic_cluster/lc_7/out
T_5_2_sp4_v_t_47
T_6_2_sp4_h_l_10
T_8_2_lc_trk_g2_7
T_8_2_wire_logic_cluster/lc_2/in_3

T_4_3_wire_logic_cluster/lc_7/out
T_5_2_sp4_v_t_47
T_6_2_sp4_h_l_10
T_8_2_lc_trk_g2_7
T_8_2_wire_logic_cluster/lc_6/in_3

T_4_3_wire_logic_cluster/lc_7/out
T_5_2_sp4_v_t_47
T_6_2_sp4_h_l_10
T_8_2_lc_trk_g2_7
T_8_2_wire_logic_cluster/lc_4/in_3

T_4_3_wire_logic_cluster/lc_7/out
T_5_2_sp4_v_t_47
T_6_2_sp4_h_l_10
T_8_2_lc_trk_g3_7
T_8_2_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.uu0.l_countZ0Z_12
T_7_2_wire_logic_cluster/lc_1/out
T_7_0_span4_vert_31
T_4_3_sp4_h_l_0
T_4_3_lc_trk_g1_5
T_4_3_wire_logic_cluster/lc_7/in_3

T_7_2_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g2_1
T_7_2_wire_logic_cluster/lc_6/in_3

T_7_2_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g2_1
T_7_2_wire_logic_cluster/lc_1/in_0

End 

Net : Lab_UT.uu0.un11_l_count_i
T_8_5_wire_logic_cluster/lc_7/out
T_8_4_sp4_v_t_46
T_9_8_sp4_h_l_5
T_13_8_span4_horz_1
T_13_8_lc_trk_g0_1
T_13_8_wire_gbuf/in

End 

Net : Lab_UT.dictrl.N_1605_0
T_1_10_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g0_7
T_1_11_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.uu0.un11_l_count_i_g
T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_2_wire_logic_cluster/lc_6/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_2_wire_logic_cluster/lc_6/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_2_wire_logic_cluster/lc_6/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_2_wire_logic_cluster/lc_6/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_9_1_wire_logic_cluster/lc_3/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_9_1_wire_logic_cluster/lc_3/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_9_1_wire_logic_cluster/lc_3/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_9_1_wire_logic_cluster/lc_3/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_9_1_wire_logic_cluster/lc_3/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_7_2_wire_logic_cluster/lc_1/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_7_2_wire_logic_cluster/lc_1/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_7_2_wire_logic_cluster/lc_1/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_1_wire_logic_cluster/lc_1/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_1_wire_logic_cluster/lc_1/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_1_wire_logic_cluster/lc_1/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_1_wire_logic_cluster/lc_1/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_7_1_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_7_1_wire_logic_cluster/lc_0/cen

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_7_1_wire_logic_cluster/lc_0/cen

End 

Net : Lab_UT.dictrl.N_11_0_cascade_
T_2_12_wire_logic_cluster/lc_0/ltout
T_2_12_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.segment_1_6_cascade_
T_6_8_wire_logic_cluster/lc_6/ltout
T_6_8_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.N_76_cascade_
T_6_8_wire_logic_cluster/lc_0/ltout
T_6_8_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.dictrl.G_30_0_a7_4_1
T_2_9_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g1_7
T_2_10_input_2_0
T_2_10_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT.di_AStens_0
T_9_7_wire_logic_cluster/lc_5/out
T_8_7_lc_trk_g2_5
T_8_7_wire_logic_cluster/lc_6/in_3

T_9_7_wire_logic_cluster/lc_5/out
T_8_7_sp4_h_l_2
T_11_3_sp4_v_t_45
T_11_4_lc_trk_g2_5
T_11_4_wire_logic_cluster/lc_2/in_3

T_9_7_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g3_5
T_9_7_wire_logic_cluster/lc_5/in_1

End 

Net : Lab_UT.uu0.l_countZ0Z_13
T_7_1_wire_logic_cluster/lc_4/out
T_7_0_span4_vert_24
T_4_3_sp4_h_l_5
T_4_3_lc_trk_g0_0
T_4_3_wire_logic_cluster/lc_7/in_1

T_7_1_wire_logic_cluster/lc_4/out
T_7_1_lc_trk_g1_4
T_7_1_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.dictrl.enableSeg4
T_6_9_wire_logic_cluster/lc_6/out
T_6_6_sp4_v_t_36
T_3_6_sp4_h_l_7
T_5_6_lc_trk_g3_2
T_5_6_wire_logic_cluster/lc_3/in_0

T_6_9_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_44
T_6_4_sp4_v_t_44
T_5_5_lc_trk_g3_4
T_5_5_input_2_5
T_5_5_wire_logic_cluster/lc_5/in_2

T_6_9_wire_logic_cluster/lc_6/out
T_6_6_sp4_v_t_36
T_3_6_sp4_h_l_7
T_5_6_lc_trk_g3_2
T_5_6_wire_logic_cluster/lc_2/in_1

T_6_9_wire_logic_cluster/lc_6/out
T_7_6_sp4_v_t_37
T_6_8_lc_trk_g0_0
T_6_8_wire_logic_cluster/lc_1/in_1

T_6_9_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g1_6
T_6_8_wire_logic_cluster/lc_5/in_0

T_6_9_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g1_6
T_6_8_wire_logic_cluster/lc_7/in_0

T_6_9_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g1_6
T_6_8_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.dictrl.G_30_0_a7_0_0
T_2_10_wire_logic_cluster/lc_6/out
T_2_9_lc_trk_g0_6
T_2_9_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.L3_segment4_1_1_cascade_
T_6_8_wire_logic_cluster/lc_3/ltout
T_6_8_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.di_ASones_3
T_9_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g2_4
T_8_7_wire_logic_cluster/lc_3/in_1

T_9_7_wire_logic_cluster/lc_4/out
T_9_3_sp4_v_t_45
T_9_5_lc_trk_g2_0
T_9_5_wire_logic_cluster/lc_5/in_3

T_9_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g1_4
T_9_7_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.dictrl.G_30_0_a7_2
T_2_11_wire_logic_cluster/lc_6/out
T_2_9_sp4_v_t_41
T_2_10_lc_trk_g3_1
T_2_10_wire_logic_cluster/lc_2/in_0

End 

Net : Lab_UT.di_AStens_2
T_9_7_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g3_2
T_8_7_wire_logic_cluster/lc_5/in_0

T_9_7_wire_logic_cluster/lc_2/out
T_10_4_sp4_v_t_45
T_11_4_sp4_h_l_1
T_11_4_lc_trk_g0_4
T_11_4_wire_logic_cluster/lc_5/in_3

T_9_7_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g2_2
T_9_7_wire_logic_cluster/lc_2/in_0

End 

Net : Lab_UT.dictrl.enableSeg1
T_6_9_wire_logic_cluster/lc_3/out
T_7_6_sp4_v_t_47
T_8_6_sp4_h_l_3
T_8_6_lc_trk_g0_6
T_8_6_wire_logic_cluster/lc_6/in_0

T_6_9_wire_logic_cluster/lc_3/out
T_7_6_sp4_v_t_47
T_8_6_sp4_h_l_3
T_8_6_lc_trk_g0_6
T_8_6_wire_logic_cluster/lc_0/in_0

T_6_9_wire_logic_cluster/lc_3/out
T_7_6_sp4_v_t_47
T_8_6_sp4_h_l_3
T_7_6_lc_trk_g1_3
T_7_6_wire_logic_cluster/lc_4/in_0

T_6_9_wire_logic_cluster/lc_3/out
T_6_0_span12_vert_22
T_6_6_lc_trk_g3_5
T_6_6_wire_logic_cluster/lc_2/in_0

T_6_9_wire_logic_cluster/lc_3/out
T_7_6_sp4_v_t_47
T_8_6_sp4_h_l_3
T_7_6_lc_trk_g1_3
T_7_6_wire_logic_cluster/lc_1/in_3

T_6_9_wire_logic_cluster/lc_3/out
T_7_6_sp4_v_t_47
T_8_6_sp4_h_l_3
T_8_6_lc_trk_g0_6
T_8_6_wire_logic_cluster/lc_3/in_3

T_6_9_wire_logic_cluster/lc_3/out
T_7_6_sp4_v_t_47
T_8_6_sp4_h_l_3
T_7_6_lc_trk_g0_3
T_7_6_wire_logic_cluster/lc_6/in_3

End 

Net : o_One_Sec_Pulse
T_4_7_wire_logic_cluster/lc_0/out
T_0_7_span12_horz_0
T_11_7_lc_trk_g0_7
T_11_7_wire_logic_cluster/lc_6/in_1

T_4_7_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g1_0
T_4_8_wire_logic_cluster/lc_3/in_0

T_4_7_wire_logic_cluster/lc_0/out
T_0_7_span12_horz_0
T_11_7_lc_trk_g0_7
T_11_7_wire_logic_cluster/lc_5/in_0

T_4_7_wire_logic_cluster/lc_0/out
T_4_4_sp4_v_t_40
T_5_4_sp4_h_l_5
T_6_4_lc_trk_g2_5
T_6_4_wire_logic_cluster/lc_4/in_3

T_4_7_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g1_0
T_4_7_wire_logic_cluster/lc_0/in_1

T_4_7_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g1_0
T_4_8_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.dictrl.nextState_0_0
T_5_11_wire_logic_cluster/lc_2/out
T_3_11_sp4_h_l_1
T_4_11_lc_trk_g2_1
T_4_11_input_2_3
T_4_11_wire_logic_cluster/lc_3/in_2

T_5_11_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g1_2
T_5_11_input_2_3
T_5_11_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.Sten_at_1_cascade_
T_8_8_wire_logic_cluster/lc_0/ltout
T_8_8_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.di_ASones_0
T_9_6_wire_logic_cluster/lc_5/out
T_8_7_lc_trk_g1_5
T_8_7_wire_logic_cluster/lc_1/in_1

T_9_6_wire_logic_cluster/lc_5/out
T_9_5_lc_trk_g1_5
T_9_5_wire_logic_cluster/lc_1/in_3

T_9_6_wire_logic_cluster/lc_5/out
T_9_6_lc_trk_g3_5
T_9_6_wire_logic_cluster/lc_5/in_1

End 

Net : Lab_UT.dictrl.dicLdAStens_rst
T_4_10_wire_logic_cluster/lc_2/out
T_5_10_sp4_h_l_4
T_9_10_sp4_h_l_7
T_8_10_sp4_v_t_36
T_8_12_lc_trk_g2_1
T_8_12_wire_logic_cluster/lc_4/in_3

T_4_10_wire_logic_cluster/lc_2/out
T_5_10_sp4_h_l_4
T_8_6_sp4_v_t_47
T_8_7_lc_trk_g2_7
T_8_7_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.ld_enable_AStens
T_8_12_wire_logic_cluster/lc_4/out
T_9_10_sp4_v_t_36
T_9_6_sp4_v_t_36
T_9_7_lc_trk_g3_4
T_9_7_wire_logic_cluster/lc_5/in_0

T_8_12_wire_logic_cluster/lc_4/out
T_9_10_sp4_v_t_36
T_9_6_sp4_v_t_36
T_9_7_lc_trk_g3_4
T_9_7_wire_logic_cluster/lc_3/in_0

T_8_12_wire_logic_cluster/lc_4/out
T_9_10_sp4_v_t_36
T_9_6_sp4_v_t_36
T_9_7_lc_trk_g3_4
T_9_7_wire_logic_cluster/lc_6/in_3

T_8_12_wire_logic_cluster/lc_4/out
T_9_10_sp4_v_t_36
T_9_6_sp4_v_t_36
T_9_7_lc_trk_g3_4
T_9_7_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.dictrl.un1_currState_inv_1_cascade_
T_9_12_wire_logic_cluster/lc_2/ltout
T_9_12_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.dictrl.currState_0_ret_1_RNIPH7FZ0Z1
T_9_12_wire_logic_cluster/lc_3/out
T_9_12_sp4_h_l_11
T_5_12_sp4_h_l_2
T_4_8_sp4_v_t_39
T_4_10_lc_trk_g3_2
T_4_10_wire_logic_cluster/lc_2/in_1

T_9_12_wire_logic_cluster/lc_3/out
T_9_11_sp4_v_t_38
T_9_7_sp4_v_t_43
T_6_7_sp4_h_l_0
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_5/s_r

End 

Net : Lab_UT.dictrl.G_30_0_a7_2_0_cascade_
T_2_10_wire_logic_cluster/lc_4/ltout
T_2_10_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.didp.Stens_subtractor.q_7_i_1_1
T_11_8_wire_logic_cluster/lc_6/out
T_12_5_sp4_v_t_37
T_11_6_lc_trk_g2_5
T_11_6_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.ld_enable_Stens
T_9_8_wire_logic_cluster/lc_2/out
T_9_8_sp4_h_l_9
T_11_8_lc_trk_g3_4
T_11_8_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_9_8_sp4_h_l_9
T_12_4_sp4_v_t_38
T_11_6_lc_trk_g0_3
T_11_6_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.dicLdStens_latmux
T_8_8_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g1_4
T_9_8_wire_logic_cluster/lc_2/in_3

T_8_8_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g1_4
T_9_8_wire_logic_cluster/lc_0/in_3

T_8_8_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g0_4
T_8_9_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.di_ASones_2
T_9_6_wire_logic_cluster/lc_7/out
T_8_7_lc_trk_g0_7
T_8_7_wire_logic_cluster/lc_4/in_3

T_9_6_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g0_7
T_9_5_wire_logic_cluster/lc_0/in_3

T_9_6_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g1_7
T_9_6_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.dictrl.i7_mux_0
T_2_11_wire_logic_cluster/lc_1/out
T_1_11_lc_trk_g3_1
T_1_11_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.dictrl.i8_mux_0_0_cascade_
T_2_11_wire_logic_cluster/lc_0/ltout
T_2_11_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.didp.un4_Mtens_ce
T_12_8_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g2_0
T_11_8_input_2_0
T_11_8_wire_logic_cluster/lc_0/in_2

T_12_8_wire_logic_cluster/lc_0/out
T_12_8_sp4_h_l_5
T_11_8_lc_trk_g0_5
T_11_8_wire_logic_cluster/lc_3/in_0

T_12_8_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g2_0
T_11_8_input_2_2
T_11_8_wire_logic_cluster/lc_2/in_2

T_12_8_wire_logic_cluster/lc_0/out
T_12_4_sp4_v_t_37
T_11_6_lc_trk_g1_0
T_11_6_wire_logic_cluster/lc_2/in_1

T_12_8_wire_logic_cluster/lc_0/out
T_11_9_lc_trk_g1_0
T_11_9_wire_logic_cluster/lc_5/in_0

T_12_8_wire_logic_cluster/lc_0/out
T_11_9_lc_trk_g1_0
T_11_9_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.ld_enable_ASones
T_7_11_wire_logic_cluster/lc_0/out
T_7_11_sp4_h_l_5
T_10_7_sp4_v_t_46
T_10_3_sp4_v_t_39
T_9_6_lc_trk_g2_7
T_9_6_wire_logic_cluster/lc_5/in_0

T_7_11_wire_logic_cluster/lc_0/out
T_7_11_sp4_h_l_5
T_10_7_sp4_v_t_46
T_10_3_sp4_v_t_39
T_9_6_lc_trk_g2_7
T_9_6_wire_logic_cluster/lc_7/in_0

T_7_11_wire_logic_cluster/lc_0/out
T_7_11_sp4_h_l_5
T_10_7_sp4_v_t_46
T_10_3_sp4_v_t_39
T_9_6_lc_trk_g2_7
T_9_6_wire_logic_cluster/lc_6/in_3

T_7_11_wire_logic_cluster/lc_0/out
T_8_7_sp4_v_t_36
T_9_7_sp4_h_l_6
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.dictrl.dicLdASones_rst
T_7_11_wire_logic_cluster/lc_5/out
T_7_11_lc_trk_g2_5
T_7_11_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.dictrl.currState_2_RNIOB6H1Z0Z_2
T_9_12_wire_logic_cluster/lc_5/out
T_10_11_sp4_v_t_43
T_7_11_sp4_h_l_0
T_7_11_lc_trk_g1_5
T_7_11_wire_logic_cluster/lc_5/in_3

T_9_12_wire_logic_cluster/lc_5/out
T_10_11_sp4_v_t_43
T_7_11_sp4_h_l_0
T_7_11_lc_trk_g1_5
T_7_11_wire_logic_cluster/lc_5/s_r

End 

Net : Lab_UT.dictrl.un1_currState_inv_1
T_9_12_wire_logic_cluster/lc_2/out
T_9_12_lc_trk_g2_2
T_9_12_wire_logic_cluster/lc_5/in_1

T_9_12_wire_logic_cluster/lc_2/out
T_8_12_lc_trk_g2_2
T_8_12_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.dictrl.N_34
T_5_10_wire_logic_cluster/lc_6/out
T_5_9_sp4_v_t_44
T_6_13_sp4_h_l_3
T_6_13_lc_trk_g0_6
T_6_13_wire_logic_cluster/lc_7/in_1

T_5_10_wire_logic_cluster/lc_6/out
T_5_7_sp4_v_t_36
T_2_11_sp4_h_l_6
T_2_11_lc_trk_g1_3
T_2_11_input_2_4
T_2_11_wire_logic_cluster/lc_4/in_2

T_5_10_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g2_6
T_5_10_wire_logic_cluster/lc_1/in_1

T_5_10_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g2_6
T_5_10_input_2_0
T_5_10_wire_logic_cluster/lc_0/in_2

End 

Net : uu0.l_countZ0Z_5
T_4_3_wire_logic_cluster/lc_0/out
T_3_3_sp4_h_l_8
T_2_3_lc_trk_g1_0
T_2_3_wire_logic_cluster/lc_6/in_1

T_4_3_wire_logic_cluster/lc_0/out
T_4_3_lc_trk_g1_0
T_4_3_wire_logic_cluster/lc_2/in_3

T_4_3_wire_logic_cluster/lc_0/out
T_4_3_lc_trk_g1_0
T_4_3_wire_logic_cluster/lc_0/in_3

End 

Net : uu0.un4_l_count_16
T_2_3_wire_logic_cluster/lc_7/out
T_2_0_span4_vert_38
T_2_1_lc_trk_g3_6
T_2_1_wire_logic_cluster/lc_2/in_3

End 

Net : uu0.un4_l_count_11_cascade_
T_2_3_wire_logic_cluster/lc_6/ltout
T_2_3_wire_logic_cluster/lc_7/in_2

End 

Net : uu0.un4_l_count_0
T_2_1_wire_logic_cluster/lc_2/out
T_2_0_span4_vert_20
T_2_2_sp4_v_t_37
T_3_6_sp4_h_l_6
T_4_6_lc_trk_g3_6
T_4_6_wire_logic_cluster/lc_2/in_3

T_2_1_wire_logic_cluster/lc_2/out
T_2_1_sp4_h_l_9
T_5_1_sp4_v_t_44
T_5_5_sp4_v_t_44
T_4_7_lc_trk_g2_1
T_4_7_wire_logic_cluster/lc_0/in_3

T_2_1_wire_logic_cluster/lc_2/out
T_2_1_sp4_h_l_9
T_5_1_sp4_v_t_44
T_4_3_lc_trk_g0_2
T_4_3_wire_logic_cluster/lc_3/in_3

T_2_1_wire_logic_cluster/lc_2/out
T_1_1_lc_trk_g2_2
T_1_1_wire_logic_cluster/lc_0/in_0

T_2_1_wire_logic_cluster/lc_2/out
T_1_1_lc_trk_g2_2
T_1_1_wire_logic_cluster/lc_2/in_0

T_2_1_wire_logic_cluster/lc_2/out
T_2_2_lc_trk_g0_2
T_2_2_wire_logic_cluster/lc_6/in_0

T_2_1_wire_logic_cluster/lc_2/out
T_1_1_lc_trk_g2_2
T_1_1_wire_logic_cluster/lc_3/in_3

T_2_1_wire_logic_cluster/lc_2/out
T_2_2_lc_trk_g0_2
T_2_2_wire_logic_cluster/lc_5/in_3

T_2_1_wire_logic_cluster/lc_2/out
T_1_1_lc_trk_g2_2
T_1_1_wire_logic_cluster/lc_7/in_3

T_2_1_wire_logic_cluster/lc_2/out
T_1_2_lc_trk_g0_2
T_1_2_wire_logic_cluster/lc_3/in_3

T_2_1_wire_logic_cluster/lc_2/out
T_1_2_lc_trk_g0_2
T_1_2_wire_logic_cluster/lc_7/in_3

T_2_1_wire_logic_cluster/lc_2/out
T_1_2_lc_trk_g0_2
T_1_2_wire_logic_cluster/lc_1/in_3

End 

Net : uu0.un11_l_count_i
T_4_6_wire_logic_cluster/lc_2/out
T_4_5_sp4_v_t_36
T_0_9_span4_horz_6
T_0_9_lc_trk_g1_6
T_0_9_wire_gbuf/in

End 

Net : uu0.un11_l_count_i_g
T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_2_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_2_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_2_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_2_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_2_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_1_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_1_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_1_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_1_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_2_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_2_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_2_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_2_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_2_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_1_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_1_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_1_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_3_wire_logic_cluster/lc_4/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_3_wire_logic_cluster/lc_4/cen

End 

Net : Lab_UT.dictrl.m15_am
T_5_12_wire_logic_cluster/lc_5/out
T_5_11_lc_trk_g0_5
T_5_11_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.dictrl.N_9
T_4_9_wire_logic_cluster/lc_2/out
T_5_8_sp4_v_t_37
T_6_12_sp4_h_l_6
T_5_12_lc_trk_g1_6
T_5_12_wire_logic_cluster/lc_5/in_0

End 

Net : Lab_UT.didp.Sones_subtractor.un8_Mtens_ce
T_11_7_wire_logic_cluster/lc_4/out
T_11_8_lc_trk_g1_4
T_11_8_wire_logic_cluster/lc_0/in_3

T_11_7_wire_logic_cluster/lc_4/out
T_11_7_lc_trk_g0_4
T_11_7_wire_logic_cluster/lc_7/in_1

T_11_7_wire_logic_cluster/lc_4/out
T_11_8_lc_trk_g1_4
T_11_8_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.didp.un3_Mtens_rst
T_11_9_wire_logic_cluster/lc_2/out
T_11_8_lc_trk_g0_2
T_11_8_wire_logic_cluster/lc_1/in_3

T_11_9_wire_logic_cluster/lc_2/out
T_11_8_lc_trk_g0_2
T_11_8_wire_logic_cluster/lc_3/in_1

T_11_9_wire_logic_cluster/lc_2/out
T_11_8_lc_trk_g0_2
T_11_8_wire_logic_cluster/lc_2/in_0

T_11_9_wire_logic_cluster/lc_2/out
T_11_5_sp4_v_t_41
T_11_6_lc_trk_g2_1
T_11_6_wire_logic_cluster/lc_2/in_3

T_11_9_wire_logic_cluster/lc_2/out
T_11_8_lc_trk_g0_2
T_11_8_wire_logic_cluster/lc_7/in_3

T_11_9_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g2_2
T_11_9_wire_logic_cluster/lc_5/in_1

T_11_9_wire_logic_cluster/lc_2/out
T_11_10_lc_trk_g0_2
T_11_10_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.didp.Mtens_subtractor.N_147
T_11_10_wire_logic_cluster/lc_7/out
T_11_11_lc_trk_g1_7
T_11_11_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.didp.Mtens_subtractor.q_RNO_2Z0Z_1
T_11_8_wire_logic_cluster/lc_7/out
T_12_7_sp4_v_t_47
T_11_10_lc_trk_g3_7
T_11_10_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.didp.N_84
T_11_8_wire_logic_cluster/lc_0/out
T_12_8_sp4_h_l_0
T_11_8_sp4_v_t_37
T_11_4_sp4_v_t_38
T_11_8_lc_trk_g0_3
T_11_8_wire_logic_cluster/lc_7/in_0

T_11_8_wire_logic_cluster/lc_0/out
T_12_8_sp4_h_l_0
T_11_8_sp4_v_t_37
T_11_11_lc_trk_g0_5
T_11_11_wire_logic_cluster/lc_1/in_0

T_11_8_wire_logic_cluster/lc_0/out
T_12_8_sp4_h_l_0
T_11_8_sp4_v_t_37
T_11_10_lc_trk_g3_0
T_11_10_wire_logic_cluster/lc_4/in_3

T_11_8_wire_logic_cluster/lc_0/out
T_12_8_sp4_h_l_0
T_11_8_sp4_v_t_37
T_11_10_lc_trk_g3_0
T_11_10_wire_logic_cluster/lc_6/in_3

T_11_8_wire_logic_cluster/lc_0/out
T_12_8_lc_trk_g0_0
T_12_8_wire_logic_cluster/lc_2/in_0

T_11_8_wire_logic_cluster/lc_0/out
T_12_8_lc_trk_g0_0
T_12_8_wire_logic_cluster/lc_6/in_0

T_11_8_wire_logic_cluster/lc_0/out
T_12_8_lc_trk_g0_0
T_12_8_wire_logic_cluster/lc_3/in_1

T_11_8_wire_logic_cluster/lc_0/out
T_12_8_lc_trk_g0_0
T_12_8_input_2_4
T_12_8_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.dictrl.enableSeg2
T_8_9_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_43
T_5_7_sp4_h_l_6
T_7_7_lc_trk_g3_3
T_7_7_wire_logic_cluster/lc_4/in_0

T_8_9_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_43
T_5_7_sp4_h_l_6
T_7_7_lc_trk_g3_3
T_7_7_wire_logic_cluster/lc_2/in_0

T_8_9_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_43
T_5_7_sp4_h_l_6
T_7_7_lc_trk_g3_3
T_7_7_wire_logic_cluster/lc_7/in_1

T_8_9_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_43
T_8_3_sp4_v_t_44
T_7_5_lc_trk_g2_1
T_7_5_wire_logic_cluster/lc_4/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_43
T_8_3_sp4_v_t_44
T_7_5_lc_trk_g2_1
T_7_5_wire_logic_cluster/lc_2/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_43
T_8_3_sp4_v_t_44
T_7_5_lc_trk_g2_1
T_7_5_wire_logic_cluster/lc_6/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_8_9_sp4_h_l_3
T_7_5_sp4_v_t_38
T_6_6_lc_trk_g2_6
T_6_6_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.dictrl.N_26
T_6_9_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g3_1
T_5_9_input_2_2
T_5_9_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.dictrl.r_enableZ0Z3
T_6_9_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g2_5
T_6_9_wire_logic_cluster/lc_4/in_1

T_6_9_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g2_5
T_6_9_input_2_5
T_6_9_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.dicLdSones_latmux
T_8_12_wire_logic_cluster/lc_0/out
T_8_10_sp4_v_t_45
T_9_10_sp4_h_l_8
T_12_6_sp4_v_t_45
T_12_7_lc_trk_g3_5
T_12_7_wire_logic_cluster/lc_6/in_0

T_8_12_wire_logic_cluster/lc_0/out
T_8_10_sp4_v_t_45
T_9_10_sp4_h_l_8
T_12_6_sp4_v_t_45
T_12_7_lc_trk_g3_5
T_12_7_wire_logic_cluster/lc_1/in_3

T_8_12_wire_logic_cluster/lc_0/out
T_8_10_sp4_v_t_45
T_9_10_sp4_h_l_8
T_12_6_sp4_v_t_45
T_12_10_lc_trk_g1_0
T_12_10_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.didp.Sones_subtractor.N_85
T_12_7_wire_logic_cluster/lc_6/out
T_12_7_lc_trk_g1_6
T_12_7_wire_logic_cluster/lc_5/in_0

T_12_7_wire_logic_cluster/lc_6/out
T_12_7_lc_trk_g1_6
T_12_7_wire_logic_cluster/lc_3/in_0

T_12_7_wire_logic_cluster/lc_6/out
T_11_7_lc_trk_g3_6
T_11_7_wire_logic_cluster/lc_2/in_1

T_12_7_wire_logic_cluster/lc_6/out
T_11_7_lc_trk_g2_6
T_11_7_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.dictrl.r_dicLdMtens15_1
T_9_12_wire_logic_cluster/lc_7/out
T_9_12_lc_trk_g2_7
T_9_12_wire_logic_cluster/lc_2/in_1

T_9_12_wire_logic_cluster/lc_7/out
T_9_12_lc_trk_g3_7
T_9_12_wire_logic_cluster/lc_1/in_1

T_9_12_wire_logic_cluster/lc_7/out
T_9_12_lc_trk_g2_7
T_9_12_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.dictrl.r_Sone_init5_1
T_7_12_wire_logic_cluster/lc_0/out
T_7_12_sp4_h_l_5
T_9_12_lc_trk_g2_0
T_9_12_wire_logic_cluster/lc_3/in_1

T_7_12_wire_logic_cluster/lc_0/out
T_7_12_sp4_h_l_5
T_9_12_lc_trk_g3_0
T_9_12_wire_logic_cluster/lc_4/in_1

T_7_12_wire_logic_cluster/lc_0/out
T_7_12_sp4_h_l_5
T_3_12_sp4_h_l_5
T_2_12_lc_trk_g1_5
T_2_12_wire_logic_cluster/lc_7/in_1

T_7_12_wire_logic_cluster/lc_0/out
T_7_12_sp4_h_l_5
T_9_12_lc_trk_g2_0
T_9_12_wire_logic_cluster/lc_0/in_0

End 

Net : uu0.l_precountZ0Z_1
T_2_3_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g3_5
T_2_3_wire_logic_cluster/lc_6/in_0

T_2_3_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g3_5
T_2_3_wire_logic_cluster/lc_2/in_0

T_2_3_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g3_5
T_2_3_wire_logic_cluster/lc_4/in_0

T_2_3_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g3_5
T_2_3_wire_logic_cluster/lc_5/in_3

T_2_3_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g3_5
T_2_3_wire_logic_cluster/lc_3/in_3

End 

Net : uu0.l_countZ0Z_15
T_1_1_wire_logic_cluster/lc_2/out
T_2_0_span4_vert_37
T_2_3_lc_trk_g1_5
T_2_3_wire_logic_cluster/lc_7/in_1

T_1_1_wire_logic_cluster/lc_2/out
T_1_1_lc_trk_g3_2
T_1_1_wire_logic_cluster/lc_6/in_1

T_1_1_wire_logic_cluster/lc_2/out
T_1_1_lc_trk_g3_2
T_1_1_wire_logic_cluster/lc_2/in_3

End 

Net : uu0.l_precountZ0Z_3
T_2_3_wire_logic_cluster/lc_3/out
T_2_3_lc_trk_g1_3
T_2_3_input_2_6
T_2_3_wire_logic_cluster/lc_6/in_2

T_2_3_wire_logic_cluster/lc_3/out
T_2_3_lc_trk_g1_3
T_2_3_wire_logic_cluster/lc_3/in_1

T_2_3_wire_logic_cluster/lc_3/out
T_2_3_lc_trk_g1_3
T_2_3_input_2_2
T_2_3_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.didp.Stens_subtractor.q_RNI8PD76Z0Z_1
T_9_8_wire_logic_cluster/lc_3/out
T_10_8_sp4_h_l_6
T_11_8_lc_trk_g2_6
T_11_8_wire_logic_cluster/lc_6/in_0

T_9_8_wire_logic_cluster/lc_3/out
T_10_8_sp4_h_l_6
T_12_8_sp4_h_l_6
T_11_4_sp4_v_t_43
T_11_6_lc_trk_g2_6
T_11_6_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.didp.Stens_subtractor.q_RNI775L5_0Z0Z_3
T_11_8_wire_logic_cluster/lc_3/out
T_9_8_sp4_h_l_3
T_9_8_lc_trk_g1_6
T_9_8_wire_logic_cluster/lc_3/in_0

T_11_8_wire_logic_cluster/lc_3/out
T_9_8_sp4_h_l_3
T_9_8_lc_trk_g1_6
T_9_8_wire_logic_cluster/lc_5/in_0

T_11_8_wire_logic_cluster/lc_3/out
T_9_8_sp4_h_l_3
T_9_8_lc_trk_g1_6
T_9_8_wire_logic_cluster/lc_7/in_0

T_11_8_wire_logic_cluster/lc_3/out
T_9_8_sp4_h_l_3
T_9_8_lc_trk_g1_6
T_9_8_wire_logic_cluster/lc_6/in_1

End 

Net : uu0.l_countZ0Z_6
T_4_3_wire_logic_cluster/lc_3/out
T_2_3_sp4_h_l_3
T_2_3_lc_trk_g0_6
T_2_3_wire_logic_cluster/lc_7/in_3

T_4_3_wire_logic_cluster/lc_3/out
T_4_2_sp4_v_t_38
T_0_2_span4_horz_3
T_2_2_lc_trk_g3_3
T_2_2_wire_logic_cluster/lc_3/in_1

T_4_3_wire_logic_cluster/lc_3/out
T_4_2_lc_trk_g0_3
T_4_2_wire_logic_cluster/lc_0/in_3

T_4_3_wire_logic_cluster/lc_3/out
T_4_3_lc_trk_g0_3
T_4_3_wire_logic_cluster/lc_3/in_0

End 

Net : uu0.l_countZ0Z_1
T_1_2_wire_logic_cluster/lc_2/out
T_2_3_lc_trk_g3_2
T_2_3_wire_logic_cluster/lc_6/in_3

T_1_2_wire_logic_cluster/lc_2/out
T_1_2_lc_trk_g2_2
T_1_2_input_2_4
T_1_2_wire_logic_cluster/lc_4/in_2

T_1_2_wire_logic_cluster/lc_2/out
T_1_2_lc_trk_g2_2
T_1_2_wire_logic_cluster/lc_5/in_3

T_1_2_wire_logic_cluster/lc_2/out
T_1_2_lc_trk_g2_2
T_1_2_wire_logic_cluster/lc_2/in_0

End 

Net : Lab_UT.uu0.un4_l_count_12
T_7_2_wire_logic_cluster/lc_0/out
T_7_2_sp4_h_l_5
T_9_2_lc_trk_g3_0
T_9_2_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.uu0.l_countZ0Z_3
T_9_1_wire_logic_cluster/lc_2/out
T_9_0_span4_vert_20
T_6_2_sp4_h_l_2
T_7_2_lc_trk_g3_2
T_7_2_wire_logic_cluster/lc_0/in_3

T_9_1_wire_logic_cluster/lc_2/out
T_9_1_lc_trk_g3_2
T_9_1_wire_logic_cluster/lc_5/in_0

T_9_1_wire_logic_cluster/lc_2/out
T_9_1_lc_trk_g3_2
T_9_1_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.didp.Mones_subtractor.N_80
T_11_6_wire_logic_cluster/lc_2/out
T_11_4_sp12_v_t_23
T_11_10_lc_trk_g3_4
T_11_10_wire_logic_cluster/lc_0/in_1

T_11_6_wire_logic_cluster/lc_2/out
T_11_5_sp4_v_t_36
T_12_9_sp4_h_l_7
T_12_9_lc_trk_g0_2
T_12_9_wire_logic_cluster/lc_5/in_1

T_11_6_wire_logic_cluster/lc_2/out
T_11_5_sp4_v_t_36
T_12_9_sp4_h_l_7
T_12_9_lc_trk_g0_2
T_12_9_wire_logic_cluster/lc_3/in_1

T_11_6_wire_logic_cluster/lc_2/out
T_9_6_sp4_h_l_1
T_12_6_sp4_v_t_36
T_12_8_lc_trk_g3_1
T_12_8_wire_logic_cluster/lc_1/in_3

T_11_6_wire_logic_cluster/lc_2/out
T_9_6_sp4_h_l_1
T_12_6_sp4_v_t_36
T_12_8_lc_trk_g3_1
T_12_8_wire_logic_cluster/lc_5/in_1

End 

Net : Lab_UT.didp.Mones_subtractor.q_0_sqmuxa
T_11_10_wire_logic_cluster/lc_0/out
T_12_7_sp4_v_t_41
T_12_8_lc_trk_g2_1
T_12_8_wire_logic_cluster/lc_3/in_0

T_11_10_wire_logic_cluster/lc_0/out
T_12_7_sp4_v_t_41
T_12_8_lc_trk_g2_1
T_12_8_wire_logic_cluster/lc_2/in_1

T_11_10_wire_logic_cluster/lc_0/out
T_12_7_sp4_v_t_41
T_12_8_lc_trk_g2_1
T_12_8_wire_logic_cluster/lc_4/in_1

T_11_10_wire_logic_cluster/lc_0/out
T_12_7_sp4_v_t_41
T_12_8_lc_trk_g2_1
T_12_8_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.didp.N_83
T_11_7_wire_logic_cluster/lc_7/out
T_11_6_lc_trk_g1_7
T_11_6_wire_logic_cluster/lc_2/in_0

T_11_7_wire_logic_cluster/lc_7/out
T_11_5_sp4_v_t_43
T_8_9_sp4_h_l_6
T_9_9_lc_trk_g2_6
T_9_9_wire_logic_cluster/lc_0/in_0

T_11_7_wire_logic_cluster/lc_7/out
T_11_5_sp4_v_t_43
T_8_9_sp4_h_l_6
T_9_9_lc_trk_g2_6
T_9_9_wire_logic_cluster/lc_2/in_0

T_11_7_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_46
T_11_9_lc_trk_g0_6
T_11_9_wire_logic_cluster/lc_3/in_1

T_11_7_wire_logic_cluster/lc_7/out
T_11_5_sp4_v_t_43
T_8_9_sp4_h_l_6
T_9_9_lc_trk_g2_6
T_9_9_wire_logic_cluster/lc_1/in_3

T_11_7_wire_logic_cluster/lc_7/out
T_11_6_lc_trk_g1_7
T_11_6_input_2_0
T_11_6_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT.didp.N_82
T_11_7_wire_logic_cluster/lc_5/out
T_11_8_lc_trk_g1_5
T_11_8_wire_logic_cluster/lc_3/in_3

T_11_7_wire_logic_cluster/lc_5/out
T_10_7_sp4_h_l_2
T_9_7_sp4_v_t_39
T_9_8_lc_trk_g3_7
T_9_8_wire_logic_cluster/lc_0/in_0

T_11_7_wire_logic_cluster/lc_5/out
T_11_6_sp4_v_t_42
T_11_9_lc_trk_g0_2
T_11_9_wire_logic_cluster/lc_5/in_3

T_11_7_wire_logic_cluster/lc_5/out
T_11_8_lc_trk_g1_5
T_11_8_input_2_6
T_11_8_wire_logic_cluster/lc_6/in_2

T_11_7_wire_logic_cluster/lc_5/out
T_11_7_lc_trk_g0_5
T_11_7_wire_logic_cluster/lc_1/in_0

T_11_7_wire_logic_cluster/lc_5/out
T_12_7_lc_trk_g1_5
T_12_7_wire_logic_cluster/lc_5/in_1

T_11_7_wire_logic_cluster/lc_5/out
T_12_7_lc_trk_g1_5
T_12_7_wire_logic_cluster/lc_3/in_1

T_11_7_wire_logic_cluster/lc_5/out
T_11_7_lc_trk_g0_5
T_11_7_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.dictrl.N_201_cascade_
T_9_12_wire_logic_cluster/lc_4/ltout
T_9_12_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.dictrl.r_enableZ0Z1
T_6_9_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g3_2
T_6_9_wire_logic_cluster/lc_3/in_0

T_6_9_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g3_2
T_6_9_wire_logic_cluster/lc_2/in_1

End 

Net : oneSecStrb
T_4_8_wire_logic_cluster/lc_3/out
T_4_7_sp12_v_t_22
T_5_7_sp12_h_l_1
T_11_7_lc_trk_g1_6
T_11_7_wire_logic_cluster/lc_7/in_0

T_4_8_wire_logic_cluster/lc_3/out
T_4_8_sp4_h_l_11
T_8_8_sp4_h_l_2
T_11_4_sp4_v_t_39
T_11_6_lc_trk_g2_2
T_11_6_wire_logic_cluster/lc_7/in_1

T_4_8_wire_logic_cluster/lc_3/out
T_4_8_sp4_h_l_11
T_8_8_sp4_h_l_2
T_11_4_sp4_v_t_39
T_11_5_lc_trk_g2_7
T_11_5_wire_logic_cluster/lc_2/in_1

T_4_8_wire_logic_cluster/lc_3/out
T_4_8_sp4_h_l_11
T_8_8_sp4_h_l_2
T_11_4_sp4_v_t_39
T_11_5_lc_trk_g2_7
T_11_5_wire_logic_cluster/lc_0/in_3

T_4_8_wire_logic_cluster/lc_3/out
T_4_8_sp4_h_l_11
T_8_8_sp4_h_l_2
T_11_4_sp4_v_t_39
T_11_6_lc_trk_g2_2
T_11_6_wire_logic_cluster/lc_6/in_0

T_4_8_wire_logic_cluster/lc_3/out
T_4_8_sp4_h_l_11
T_8_8_sp4_h_l_2
T_11_4_sp4_v_t_39
T_11_5_lc_trk_g2_7
T_11_5_wire_logic_cluster/lc_3/in_0

T_4_8_wire_logic_cluster/lc_3/out
T_4_8_sp4_h_l_11
T_7_4_sp4_v_t_46
T_8_4_sp4_h_l_4
T_9_4_lc_trk_g2_4
T_9_4_wire_logic_cluster/lc_1/in_3

End 

Net : uu0.l_countZ0Z_18
T_2_2_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g0_5
T_2_3_wire_logic_cluster/lc_7/in_0

T_2_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g3_5
T_2_2_wire_logic_cluster/lc_5/in_1

End 

Net : uu0.un4_l_count_18_cascade_
T_2_1_wire_logic_cluster/lc_1/ltout
T_2_1_wire_logic_cluster/lc_2/in_2

End 

Net : uu0.un4_l_count_0_8
T_1_1_wire_logic_cluster/lc_5/out
T_2_1_lc_trk_g1_5
T_2_1_wire_logic_cluster/lc_1/in_3

T_1_1_wire_logic_cluster/lc_5/out
T_1_1_lc_trk_g1_5
T_1_1_wire_logic_cluster/lc_1/in_3

T_1_1_wire_logic_cluster/lc_5/out
T_2_1_lc_trk_g1_5
T_2_1_wire_logic_cluster/lc_7/in_3

End 

Net : uu0.l_countZ0Z_12
T_1_1_wire_logic_cluster/lc_3/out
T_1_1_lc_trk_g1_3
T_1_1_wire_logic_cluster/lc_5/in_3

T_1_1_wire_logic_cluster/lc_3/out
T_1_1_lc_trk_g1_3
T_1_1_wire_logic_cluster/lc_4/in_0

T_1_1_wire_logic_cluster/lc_3/out
T_1_1_lc_trk_g1_3
T_1_1_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.dicLdMones_latmux
T_11_12_wire_logic_cluster/lc_3/out
T_11_9_sp4_v_t_46
T_11_10_lc_trk_g3_6
T_11_10_wire_logic_cluster/lc_0/in_3

T_11_12_wire_logic_cluster/lc_3/out
T_11_9_sp4_v_t_46
T_11_10_lc_trk_g3_6
T_11_10_wire_logic_cluster/lc_1/in_0

End 

Net : Lab_UT.didp.Sones_subtractor.q_7_i_1_1_cascade_
T_12_7_wire_logic_cluster/lc_2/ltout
T_12_7_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.ld_enable_Sones_cascade_
T_12_7_wire_logic_cluster/lc_1/ltout
T_12_7_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.dictrl.r_enableZ0Z4
T_6_9_wire_logic_cluster/lc_7/out
T_6_9_lc_trk_g2_7
T_6_9_wire_logic_cluster/lc_6/in_1

T_6_9_wire_logic_cluster/lc_7/out
T_6_9_lc_trk_g2_7
T_6_9_input_2_7
T_6_9_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.dictrl.r_enableZ0Z2
T_8_9_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g3_5
T_8_9_wire_logic_cluster/lc_7/in_1

T_8_9_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g3_5
T_8_9_wire_logic_cluster/lc_5/in_3

End 

Net : uu0.l_countZ0Z_13
T_1_1_wire_logic_cluster/lc_0/out
T_1_1_lc_trk_g0_0
T_1_1_wire_logic_cluster/lc_5/in_1

T_1_1_wire_logic_cluster/lc_0/out
T_1_1_lc_trk_g0_0
T_1_1_input_2_0
T_1_1_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT.uu0.l_countZ0Z_17
T_8_1_wire_logic_cluster/lc_4/out
T_8_0_span4_vert_40
T_7_2_lc_trk_g1_5
T_7_2_input_2_0
T_7_2_wire_logic_cluster/lc_0/in_2

T_8_1_wire_logic_cluster/lc_4/out
T_8_1_lc_trk_g0_4
T_8_1_wire_logic_cluster/lc_7/in_1

T_8_1_wire_logic_cluster/lc_4/out
T_8_1_lc_trk_g0_4
T_8_1_input_2_4
T_8_1_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.dictrl.nextState_al_1
T_9_10_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g0_6
T_9_10_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.dictrl.de_atSign
T_9_13_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_42
T_9_11_lc_trk_g3_2
T_9_11_wire_logic_cluster/lc_1/in_0

T_9_13_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_42
T_9_11_lc_trk_g3_2
T_9_11_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.dictrl.nextState_al_1_0_0_1
T_9_11_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g0_1
T_9_10_wire_logic_cluster/lc_6/in_1

T_9_11_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g2_1
T_9_11_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.r_data_wire_5
T_3_4_wire_bram/ram/RDATA_10
T_2_4_lc_trk_g3_2
T_2_4_wire_logic_cluster/lc_5/in_0

End 

Net : Lab_UT.dictrl.r_dicLdMtens14_1
T_7_12_wire_logic_cluster/lc_1/out
T_3_12_sp12_h_l_1
T_9_12_lc_trk_g0_6
T_9_12_wire_logic_cluster/lc_4/in_0

End 

Net : Lab_UT.didp.Mones_subtractor.q_RNO_0Z0Z_1
T_12_9_wire_logic_cluster/lc_5/out
T_12_8_lc_trk_g1_5
T_12_8_wire_logic_cluster/lc_4/in_0

End 

Net : clk_g
T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_8_glb2local_3
T_8_8_lc_trk_g0_7
T_8_8_input_2_5
T_8_8_wire_logic_cluster/lc_5/in_2

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_3_glb2local_2
T_8_3_lc_trk_g0_6
T_8_3_wire_logic_cluster/lc_3/in_1

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_15_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_16_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_16_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_16_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_16_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_16_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_16_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_15_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_15_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_15_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_15_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_15_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_15_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_15_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_15_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_15_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_15_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_15_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_0_11_wire_io_cluster/io_1/inclk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_3_wire_bram/ram/WCLK

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_4_wire_bram/ram/RCLK

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_1_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_1_wire_logic_cluster/lc_3/clk

End 

Net : uu0.l_countZ0Z_11
T_2_1_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g1_3
T_1_2_wire_logic_cluster/lc_0/in_0

T_2_1_wire_logic_cluster/lc_3/out
T_2_1_lc_trk_g1_3
T_2_1_input_2_6
T_2_1_wire_logic_cluster/lc_6/in_2

T_2_1_wire_logic_cluster/lc_3/out
T_2_1_lc_trk_g1_3
T_2_1_wire_logic_cluster/lc_3/in_3

End 

Net : uu0.un4_l_count_13
T_1_2_wire_logic_cluster/lc_0/out
T_2_1_lc_trk_g2_0
T_2_1_wire_logic_cluster/lc_2/in_0

End 

Net : Lab_UT.dictrl.m15_bm_cascade_
T_5_11_wire_logic_cluster/lc_1/ltout
T_5_11_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.dictrl.N_14
T_6_12_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g2_2
T_5_11_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.didp.Mones_subtractor.q_RNO_0_1_3
T_12_9_wire_logic_cluster/lc_3/out
T_12_8_lc_trk_g0_3
T_12_8_input_2_3
T_12_8_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.dictrl.N_13_0
T_6_12_wire_logic_cluster/lc_0/out
T_7_10_sp4_v_t_44
T_6_12_lc_trk_g0_2
T_6_12_wire_logic_cluster/lc_2/in_0

End 

Net : Lab_UT.dictrl.de_cr_2_0
T_7_15_wire_logic_cluster/lc_4/out
T_7_11_sp4_v_t_45
T_6_12_lc_trk_g3_5
T_6_12_input_2_0
T_6_12_wire_logic_cluster/lc_0/in_2

End 

Net : uu0.un4_l_count_12
T_2_2_wire_logic_cluster/lc_7/out
T_2_1_lc_trk_g0_7
T_2_1_wire_logic_cluster/lc_2/in_1

End 

Net : uu0.l_countZ0Z_16
T_1_2_wire_logic_cluster/lc_7/out
T_1_2_lc_trk_g2_7
T_1_2_wire_logic_cluster/lc_0/in_1

T_1_2_wire_logic_cluster/lc_7/out
T_2_2_lc_trk_g0_7
T_2_2_wire_logic_cluster/lc_4/in_3

T_1_2_wire_logic_cluster/lc_7/out
T_1_2_lc_trk_g2_7
T_1_2_wire_logic_cluster/lc_7/in_0

T_1_2_wire_logic_cluster/lc_7/out
T_2_2_lc_trk_g0_7
T_2_2_wire_logic_cluster/lc_2/in_3

End 

Net : uu0.l_countZ0Z_9
T_2_2_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g1_0
T_2_2_wire_logic_cluster/lc_7/in_0

T_2_2_wire_logic_cluster/lc_0/out
T_2_1_lc_trk_g0_0
T_2_1_wire_logic_cluster/lc_6/in_0

T_2_2_wire_logic_cluster/lc_0/out
T_2_1_lc_trk_g0_0
T_2_1_wire_logic_cluster/lc_4/in_0

T_2_2_wire_logic_cluster/lc_0/out
T_2_1_lc_trk_g0_0
T_2_1_wire_logic_cluster/lc_5/in_1

T_2_2_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g1_0
T_2_2_wire_logic_cluster/lc_0/in_3

End 

Net : uu0.l_precountZ0Z_2
T_2_3_wire_logic_cluster/lc_4/out
T_1_2_lc_trk_g2_4
T_1_2_input_2_0
T_1_2_wire_logic_cluster/lc_0/in_2

T_2_3_wire_logic_cluster/lc_4/out
T_2_3_lc_trk_g1_4
T_2_3_wire_logic_cluster/lc_3/in_0

T_2_3_wire_logic_cluster/lc_4/out
T_2_3_lc_trk_g1_4
T_2_3_wire_logic_cluster/lc_2/in_3

T_2_3_wire_logic_cluster/lc_4/out
T_2_3_lc_trk_g1_4
T_2_3_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.dictrl.decoder.g0_4Z0Z_3
T_7_15_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g1_2
T_7_15_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.uu0.l_precountZ0Z_0
T_11_2_wire_logic_cluster/lc_5/out
T_3_2_sp12_h_l_1
T_8_2_lc_trk_g1_5
T_8_2_wire_logic_cluster/lc_2/in_0

T_11_2_wire_logic_cluster/lc_5/out
T_3_2_sp12_h_l_1
T_9_2_sp4_h_l_6
T_9_2_lc_trk_g0_3
T_9_2_wire_logic_cluster/lc_5/in_0

T_11_2_wire_logic_cluster/lc_5/out
T_3_2_sp12_h_l_1
T_9_2_sp4_h_l_6
T_9_2_lc_trk_g0_3
T_9_2_wire_logic_cluster/lc_0/in_1

T_11_2_wire_logic_cluster/lc_5/out
T_3_2_sp12_h_l_1
T_9_2_sp4_h_l_6
T_9_2_lc_trk_g0_3
T_9_2_wire_logic_cluster/lc_6/in_1

T_11_2_wire_logic_cluster/lc_5/out
T_3_2_sp12_h_l_1
T_9_2_sp4_h_l_6
T_9_2_lc_trk_g0_3
T_9_2_input_2_1
T_9_2_wire_logic_cluster/lc_1/in_2

T_11_2_wire_logic_cluster/lc_5/out
T_11_2_lc_trk_g1_5
T_11_2_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.dictrl.decoder.de_atSignZ0Z_5
T_9_15_wire_logic_cluster/lc_1/out
T_9_12_sp4_v_t_42
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_1/in_1

End 

Net : uu0.l_countZ0Z_7
T_2_2_wire_logic_cluster/lc_6/out
T_2_2_lc_trk_g2_6
T_2_2_wire_logic_cluster/lc_7/in_1

T_2_2_wire_logic_cluster/lc_6/out
T_2_2_lc_trk_g2_6
T_2_2_wire_logic_cluster/lc_3/in_3

T_2_2_wire_logic_cluster/lc_6/out
T_2_2_lc_trk_g2_6
T_2_2_input_2_6
T_2_2_wire_logic_cluster/lc_6/in_2

End 

Net : uu0.l_countZ0Z_17
T_2_2_wire_logic_cluster/lc_2/out
T_2_2_lc_trk_g3_2
T_2_2_input_2_7
T_2_2_wire_logic_cluster/lc_7/in_2

T_2_2_wire_logic_cluster/lc_2/out
T_2_2_lc_trk_g3_2
T_2_2_wire_logic_cluster/lc_4/in_1

T_2_2_wire_logic_cluster/lc_2/out
T_2_2_lc_trk_g3_2
T_2_2_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.alarm_match
T_11_8_wire_logic_cluster/lc_2/out
T_11_7_sp4_v_t_36
T_8_11_sp4_h_l_1
T_9_11_lc_trk_g3_1
T_9_11_wire_logic_cluster/lc_5/in_1

T_11_8_wire_logic_cluster/lc_2/out
T_11_7_sp4_v_t_36
T_8_11_sp4_h_l_1
T_9_11_lc_trk_g3_1
T_9_11_wire_logic_cluster/lc_1/in_3

T_11_8_wire_logic_cluster/lc_2/out
T_11_7_sp4_v_t_36
T_8_11_sp4_h_l_1
T_9_11_lc_trk_g3_1
T_9_11_wire_logic_cluster/lc_2/in_0

T_11_8_wire_logic_cluster/lc_2/out
T_11_8_lc_trk_g2_2
T_11_8_wire_logic_cluster/lc_5/in_3

T_11_8_wire_logic_cluster/lc_2/out
T_12_7_lc_trk_g2_2
T_12_7_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.dictrl.N_186
T_9_11_wire_logic_cluster/lc_5/out
T_9_10_lc_trk_g0_5
T_9_10_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.uu0.l_countZ0Z_11
T_7_2_wire_logic_cluster/lc_3/out
T_7_2_sp4_h_l_11
T_9_2_lc_trk_g2_6
T_9_2_wire_logic_cluster/lc_7/in_1

T_7_2_wire_logic_cluster/lc_3/out
T_7_2_sp4_h_l_11
T_7_2_lc_trk_g1_6
T_7_2_input_2_5
T_7_2_wire_logic_cluster/lc_5/in_2

T_7_2_wire_logic_cluster/lc_3/out
T_7_2_sp4_h_l_11
T_7_2_lc_trk_g1_6
T_7_2_wire_logic_cluster/lc_3/in_0

End 

Net : uu0.l_countZ0Z_0
T_1_2_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g0_3
T_1_2_wire_logic_cluster/lc_0/in_3

T_1_2_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g0_3
T_1_2_wire_logic_cluster/lc_4/in_3

T_1_2_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g0_3
T_1_2_input_2_5
T_1_2_wire_logic_cluster/lc_5/in_2

T_1_2_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g0_3
T_1_2_wire_logic_cluster/lc_3/in_0

T_1_2_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g0_3
T_1_2_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.uu0.un4_l_count_13
T_9_2_wire_logic_cluster/lc_7/out
T_9_2_lc_trk_g3_7
T_9_2_wire_logic_cluster/lc_4/in_0

End 

Net : Lab_UT.uu0.l_countZ0Z_9
T_7_2_wire_logic_cluster/lc_4/out
T_7_2_lc_trk_g0_4
T_7_2_wire_logic_cluster/lc_0/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_7_2_lc_trk_g1_4
T_7_2_wire_logic_cluster/lc_5/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_7_2_lc_trk_g1_4
T_7_2_wire_logic_cluster/lc_2/in_1

T_7_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g1_4
T_8_2_wire_logic_cluster/lc_0/in_1

T_7_2_wire_logic_cluster/lc_4/out
T_7_2_lc_trk_g1_4
T_7_2_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.uu0.l_countZ0Z_7
T_8_1_wire_logic_cluster/lc_2/out
T_7_2_lc_trk_g1_2
T_7_2_wire_logic_cluster/lc_0/in_1

T_8_1_wire_logic_cluster/lc_2/out
T_8_1_lc_trk_g3_2
T_8_1_wire_logic_cluster/lc_6/in_3

T_8_1_wire_logic_cluster/lc_2/out
T_8_1_lc_trk_g3_2
T_8_1_wire_logic_cluster/lc_2/in_3

End 

Net : uu0.l_countZ0Z_3
T_1_2_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g1_1
T_2_2_wire_logic_cluster/lc_7/in_3

T_1_2_wire_logic_cluster/lc_1/out
T_1_2_lc_trk_g3_1
T_1_2_wire_logic_cluster/lc_4/in_0

T_1_2_wire_logic_cluster/lc_1/out
T_1_2_lc_trk_g3_1
T_1_2_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.dictrl.N_13
T_7_11_wire_logic_cluster/lc_2/out
T_7_8_sp4_v_t_44
T_7_9_lc_trk_g2_4
T_7_9_input_2_6
T_7_9_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.dictrl.N_38
T_4_13_wire_logic_cluster/lc_7/out
T_5_10_sp4_v_t_39
T_5_11_lc_trk_g3_7
T_5_11_wire_logic_cluster/lc_4/in_0

T_4_13_wire_logic_cluster/lc_7/out
T_4_12_lc_trk_g1_7
T_4_12_input_2_0
T_4_12_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT.dictrl.g0_3_1_cascade_
T_5_13_wire_logic_cluster/lc_5/ltout
T_5_13_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.dictrl.g0_1_0_0
T_5_13_wire_logic_cluster/lc_6/out
T_3_13_sp4_h_l_9
T_4_13_lc_trk_g2_1
T_4_13_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.didp.Sones_subtractor.un8_Mtens_ce_cascade_
T_11_7_wire_logic_cluster/lc_4/ltout
T_11_7_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.dictrl.decoder.g0_3Z0Z_0
T_6_16_wire_logic_cluster/lc_6/out
T_7_14_sp4_v_t_40
T_7_15_lc_trk_g3_0
T_7_15_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.dictrl.de_cr_1_2
T_7_15_wire_logic_cluster/lc_0/out
T_7_13_sp4_v_t_45
T_4_13_sp4_h_l_2
T_4_13_lc_trk_g1_7
T_4_13_input_2_6
T_4_13_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.dictrl.N_36_1_cascade_
T_4_13_wire_logic_cluster/lc_6/ltout
T_4_13_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.uu0.un4_l_count_14_cascade_
T_8_2_wire_logic_cluster/lc_1/ltout
T_8_2_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.uu0.l_countZ0Z_10
T_8_2_wire_logic_cluster/lc_0/out
T_8_2_lc_trk_g1_0
T_8_2_wire_logic_cluster/lc_1/in_0

T_8_2_wire_logic_cluster/lc_0/out
T_7_2_lc_trk_g2_0
T_7_2_wire_logic_cluster/lc_5/in_1

T_8_2_wire_logic_cluster/lc_0/out
T_7_2_lc_trk_g3_0
T_7_2_wire_logic_cluster/lc_2/in_3

T_8_2_wire_logic_cluster/lc_0/out
T_8_2_lc_trk_g1_0
T_8_2_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.uu0.l_countZ0Z_8
T_8_2_wire_logic_cluster/lc_7/out
T_8_2_lc_trk_g1_7
T_8_2_wire_logic_cluster/lc_1/in_1

T_8_2_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g3_7
T_7_2_wire_logic_cluster/lc_5/in_3

T_8_2_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g3_7
T_7_2_wire_logic_cluster/lc_2/in_0

T_8_2_wire_logic_cluster/lc_7/out
T_8_2_lc_trk_g1_7
T_8_2_wire_logic_cluster/lc_0/in_0

T_8_2_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g3_7
T_7_2_wire_logic_cluster/lc_4/in_0

T_8_2_wire_logic_cluster/lc_7/out
T_8_2_lc_trk_g1_7
T_8_2_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.uu0.l_countZ0Z_14
T_8_2_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g0_3
T_8_2_input_2_1
T_8_2_wire_logic_cluster/lc_1/in_2

T_8_2_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g1_3
T_8_2_input_2_6
T_8_2_wire_logic_cluster/lc_6/in_2

T_8_2_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g1_3
T_8_2_wire_logic_cluster/lc_4/in_0

T_8_2_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g0_3
T_8_2_input_2_3
T_8_2_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.r_data_wire_4
T_3_4_wire_bram/ram/RDATA_8
T_2_4_lc_trk_g3_0
T_2_4_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.r_data_wire_1
T_3_3_wire_bram/ram/RDATA_2
T_2_4_lc_trk_g0_2
T_2_4_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.r_data_wire_3
T_3_3_wire_bram/ram/RDATA_6
T_2_4_lc_trk_g0_6
T_2_4_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.r_data_wire_2
T_3_3_wire_bram/ram/RDATA_4
T_2_4_lc_trk_g1_4
T_2_4_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.r_data_wire_0
T_3_3_wire_bram/ram/RDATA_0
T_2_4_lc_trk_g1_0
T_2_4_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.r_data_wire_7
T_3_4_wire_bram/ram/RDATA_14
T_2_4_lc_trk_g2_6
T_2_4_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.r_data_wire_6
T_3_4_wire_bram/ram/RDATA_12
T_2_4_lc_trk_g3_4
T_2_4_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.dictrl.de_littleA
T_6_13_wire_logic_cluster/lc_3/out
T_6_13_sp4_h_l_11
T_2_13_sp4_h_l_11
T_4_13_lc_trk_g2_6
T_4_13_wire_logic_cluster/lc_7/in_1

T_6_13_wire_logic_cluster/lc_3/out
T_6_13_lc_trk_g1_3
T_6_13_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.didp.Mtens_subtractor.un1_q_c2
T_11_11_wire_logic_cluster/lc_1/out
T_11_8_sp4_v_t_42
T_11_9_lc_trk_g3_2
T_11_9_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.didp.Mtens_subtractor.q_RNO_0_2_3_cascade_
T_11_9_wire_logic_cluster/lc_6/ltout
T_11_9_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.dictrl.de_littleA_2
T_9_13_wire_logic_cluster/lc_2/out
T_7_13_sp4_h_l_1
T_6_13_lc_trk_g0_1
T_6_13_input_2_3
T_6_13_wire_logic_cluster/lc_3/in_2

T_9_13_wire_logic_cluster/lc_2/out
T_4_13_sp12_h_l_0
T_5_13_lc_trk_g0_4
T_5_13_wire_logic_cluster/lc_6/in_0

T_9_13_wire_logic_cluster/lc_2/out
T_9_13_lc_trk_g1_2
T_9_13_input_2_5
T_9_13_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.uu0.l_countZ0Z_2
T_7_1_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g2_6
T_8_2_wire_logic_cluster/lc_1/in_3

T_7_1_wire_logic_cluster/lc_6/out
T_7_1_sp4_h_l_1
T_9_1_lc_trk_g2_4
T_9_1_wire_logic_cluster/lc_5/in_1

T_7_1_wire_logic_cluster/lc_6/out
T_7_1_sp4_h_l_1
T_9_1_lc_trk_g2_4
T_9_1_wire_logic_cluster/lc_2/in_0

T_7_1_wire_logic_cluster/lc_6/out
T_7_1_lc_trk_g3_6
T_7_1_wire_logic_cluster/lc_6/in_3

End 

Net : uu0.l_precountZ0Z_0
T_4_1_wire_logic_cluster/lc_1/out
T_3_1_sp4_h_l_10
T_2_1_lc_trk_g1_2
T_2_1_wire_logic_cluster/lc_1/in_0

T_4_1_wire_logic_cluster/lc_1/out
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_3_lc_trk_g3_4
T_2_3_wire_logic_cluster/lc_5/in_0

T_4_1_wire_logic_cluster/lc_1/out
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_3_lc_trk_g3_4
T_2_3_wire_logic_cluster/lc_2/in_1

T_4_1_wire_logic_cluster/lc_1/out
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_3_lc_trk_g3_4
T_2_3_wire_logic_cluster/lc_4/in_1

T_4_1_wire_logic_cluster/lc_1/out
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_3_lc_trk_g3_4
T_2_3_input_2_3
T_2_3_wire_logic_cluster/lc_3/in_2

T_4_1_wire_logic_cluster/lc_1/out
T_4_1_lc_trk_g3_1
T_4_1_wire_logic_cluster/lc_1/in_3

End 

Net : uu0.l_countZ0Z_2
T_1_2_wire_logic_cluster/lc_6/out
T_2_1_lc_trk_g2_6
T_2_1_wire_logic_cluster/lc_0/in_0

T_1_2_wire_logic_cluster/lc_6/out
T_1_2_lc_trk_g3_6
T_1_2_wire_logic_cluster/lc_4/in_1

T_1_2_wire_logic_cluster/lc_6/out
T_1_2_lc_trk_g3_6
T_1_2_wire_logic_cluster/lc_1/in_0

T_1_2_wire_logic_cluster/lc_6/out
T_1_2_lc_trk_g3_6
T_1_2_wire_logic_cluster/lc_6/in_3

End 

Net : uu0.l_countZ0Z_4
T_1_1_wire_logic_cluster/lc_7/out
T_0_1_span4_horz_19
T_2_1_lc_trk_g3_3
T_2_1_wire_logic_cluster/lc_1/in_1

T_1_1_wire_logic_cluster/lc_7/out
T_1_0_span4_vert_30
T_2_3_sp4_h_l_0
T_4_3_lc_trk_g2_5
T_4_3_wire_logic_cluster/lc_2/in_1

T_1_1_wire_logic_cluster/lc_7/out
T_1_0_span4_vert_30
T_2_3_sp4_h_l_0
T_4_3_lc_trk_g2_5
T_4_3_wire_logic_cluster/lc_0/in_1

T_1_1_wire_logic_cluster/lc_7/out
T_1_1_lc_trk_g1_7
T_1_1_wire_logic_cluster/lc_7/in_1

End 

Net : uu0.un4_l_count_14_cascade_
T_2_1_wire_logic_cluster/lc_0/ltout
T_2_1_wire_logic_cluster/lc_1/in_2

End 

Net : uu0.l_countZ0Z_8
T_2_2_wire_logic_cluster/lc_1/out
T_2_1_lc_trk_g0_1
T_2_1_wire_logic_cluster/lc_0/in_1

T_2_2_wire_logic_cluster/lc_1/out
T_2_1_lc_trk_g0_1
T_2_1_wire_logic_cluster/lc_6/in_1

T_2_2_wire_logic_cluster/lc_1/out
T_2_1_lc_trk_g0_1
T_2_1_wire_logic_cluster/lc_4/in_1

T_2_2_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g2_1
T_2_2_wire_logic_cluster/lc_1/in_0

T_2_2_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g2_1
T_2_2_wire_logic_cluster/lc_0/in_1

T_2_2_wire_logic_cluster/lc_1/out
T_2_1_lc_trk_g1_1
T_2_1_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.mem0.w_addr_0
T_8_4_wire_logic_cluster/lc_3/out
T_8_3_sp12_v_t_22
T_0_3_span12_horz_9
T_3_3_lc_trk_g0_6
T_3_3_input0_0
T_3_3_wire_bram/ram/WADDR_0

End 

Net : Lab_UT.dictrl.dicLdAMones_rst_cascade_
T_8_12_wire_logic_cluster/lc_2/ltout
T_8_12_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.ld_enable_AMones
T_8_12_wire_logic_cluster/lc_3/out
T_9_9_sp4_v_t_47
T_9_5_sp4_v_t_43
T_9_6_lc_trk_g2_3
T_9_6_wire_logic_cluster/lc_1/in_0

T_8_12_wire_logic_cluster/lc_3/out
T_9_9_sp4_v_t_47
T_9_5_sp4_v_t_43
T_9_6_lc_trk_g2_3
T_9_6_wire_logic_cluster/lc_3/in_0

T_8_12_wire_logic_cluster/lc_3/out
T_9_9_sp4_v_t_47
T_9_5_sp4_v_t_43
T_9_6_lc_trk_g2_3
T_9_6_wire_logic_cluster/lc_2/in_3

T_8_12_wire_logic_cluster/lc_3/out
T_9_9_sp4_v_t_47
T_9_5_sp4_v_t_43
T_9_6_lc_trk_g2_3
T_9_6_wire_logic_cluster/lc_4/in_3

End 

Net : uu0.l_countZ0Z_14
T_2_1_wire_logic_cluster/lc_7/out
T_2_1_lc_trk_g1_7
T_2_1_input_2_0
T_2_1_wire_logic_cluster/lc_0/in_2

T_2_1_wire_logic_cluster/lc_7/out
T_1_1_lc_trk_g2_7
T_1_1_wire_logic_cluster/lc_6/in_3

T_2_1_wire_logic_cluster/lc_7/out
T_1_1_lc_trk_g2_7
T_1_1_wire_logic_cluster/lc_1/in_0

T_2_1_wire_logic_cluster/lc_7/out
T_2_1_lc_trk_g1_7
T_2_1_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.dictrl.dicLdAMtens_rst
T_4_9_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g0_1
T_5_9_wire_logic_cluster/lc_6/in_1

T_4_9_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g2_1
T_5_8_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.ld_enable_AMtens
T_5_9_wire_logic_cluster/lc_6/out
T_6_7_sp4_v_t_40
T_7_7_sp4_h_l_5
T_9_7_lc_trk_g2_0
T_9_7_wire_logic_cluster/lc_0/in_0

T_5_9_wire_logic_cluster/lc_6/out
T_6_7_sp4_v_t_40
T_7_7_sp4_h_l_5
T_9_7_lc_trk_g3_0
T_9_7_wire_logic_cluster/lc_1/in_0

T_5_9_wire_logic_cluster/lc_6/out
T_4_9_sp4_h_l_4
T_8_9_sp4_h_l_4
T_7_9_lc_trk_g1_4
T_7_9_wire_logic_cluster/lc_4/in_1

T_5_9_wire_logic_cluster/lc_6/out
T_4_9_sp4_h_l_4
T_8_9_sp4_h_l_4
T_7_9_lc_trk_g1_4
T_7_9_input_2_5
T_7_9_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.uu0.l_countZ0Z_16
T_8_1_wire_logic_cluster/lc_3/out
T_9_2_lc_trk_g2_3
T_9_2_wire_logic_cluster/lc_7/in_0

T_8_1_wire_logic_cluster/lc_3/out
T_8_1_lc_trk_g1_3
T_8_1_wire_logic_cluster/lc_7/in_3

T_8_1_wire_logic_cluster/lc_3/out
T_8_1_lc_trk_g1_3
T_8_1_wire_logic_cluster/lc_4/in_0

T_8_1_wire_logic_cluster/lc_3/out
T_8_1_lc_trk_g1_3
T_8_1_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.mem0.w_addr_1
T_4_6_wire_logic_cluster/lc_5/out
T_4_5_sp4_v_t_42
T_4_1_sp4_v_t_38
T_3_3_lc_trk_g0_3
T_3_3_input0_1
T_3_3_wire_bram/ram/WADDR_1

End 

Net : uu0.l_countZ0Z_10
T_2_1_wire_logic_cluster/lc_5/out
T_2_1_lc_trk_g2_5
T_2_1_wire_logic_cluster/lc_0/in_3

T_2_1_wire_logic_cluster/lc_5/out
T_2_1_lc_trk_g2_5
T_2_1_wire_logic_cluster/lc_6/in_3

T_2_1_wire_logic_cluster/lc_5/out
T_2_1_lc_trk_g2_5
T_2_1_wire_logic_cluster/lc_4/in_3

T_2_1_wire_logic_cluster/lc_5/out
T_2_1_lc_trk_g2_5
T_2_1_input_2_5
T_2_1_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.uu0.l_countZ0Z_18
T_7_1_wire_logic_cluster/lc_0/out
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_9_2_lc_trk_g2_5
T_9_2_wire_logic_cluster/lc_3/in_0

T_7_1_wire_logic_cluster/lc_0/out
T_7_1_lc_trk_g1_0
T_7_1_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.uu0.un4_l_count_16_cascade_
T_9_2_wire_logic_cluster/lc_3/ltout
T_9_2_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.uu0.l_precountZ0Z_2
T_9_2_wire_logic_cluster/lc_6/out
T_9_2_lc_trk_g1_6
T_9_2_input_2_7
T_9_2_wire_logic_cluster/lc_7/in_2

T_9_2_wire_logic_cluster/lc_6/out
T_9_2_lc_trk_g1_6
T_9_2_wire_logic_cluster/lc_1/in_0

T_9_2_wire_logic_cluster/lc_6/out
T_9_2_lc_trk_g1_6
T_9_2_wire_logic_cluster/lc_0/in_3

T_9_2_wire_logic_cluster/lc_6/out
T_9_2_lc_trk_g1_6
T_9_2_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.didp.Mones_subtractor.un1_q_axb_0_cascade_
T_12_8_wire_logic_cluster/lc_1/ltout
T_12_8_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.mem0.w_addr_7
T_4_6_wire_logic_cluster/lc_4/out
T_4_4_sp4_v_t_37
T_4_0_span4_vert_37
T_3_3_lc_trk_g2_5
T_3_3_input0_7
T_3_3_wire_bram/ram/WADDR_7

End 

Net : Lab_UT.didp.Mones_subtractor.q_RNO_0_2_2_cascade_
T_12_8_wire_logic_cluster/lc_5/ltout
T_12_8_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.w_addr_userZ0Z_1
T_8_4_wire_logic_cluster/lc_5/out
T_8_2_sp4_v_t_39
T_5_6_sp4_h_l_7
T_4_6_lc_trk_g1_7
T_4_6_wire_logic_cluster/lc_5/in_1

T_8_4_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g3_5
T_7_3_wire_logic_cluster/lc_1/in_3

T_8_4_wire_logic_cluster/lc_5/out
T_8_4_lc_trk_g1_5
T_8_4_wire_logic_cluster/lc_7/in_3

T_8_4_wire_logic_cluster/lc_5/out
T_8_4_lc_trk_g1_5
T_8_4_wire_logic_cluster/lc_6/in_0

T_8_4_wire_logic_cluster/lc_5/out
T_8_4_lc_trk_g1_5
T_8_4_wire_logic_cluster/lc_5/in_3

T_8_4_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g3_5
T_7_3_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.dictrl.currState_ret_RNI7FNUZ0
T_2_12_wire_logic_cluster/lc_7/out
T_3_9_sp4_v_t_39
T_4_9_sp4_h_l_7
T_4_9_lc_trk_g0_2
T_4_9_wire_logic_cluster/lc_1/in_1

T_2_12_wire_logic_cluster/lc_7/out
T_0_12_span4_horz_22
T_3_8_sp4_v_t_46
T_4_8_sp4_h_l_4
T_5_8_lc_trk_g2_4
T_5_8_wire_logic_cluster/lc_5/s_r

End 

Net : Lab_UT.uu0.l_countZ0Z_0
T_9_1_wire_logic_cluster/lc_4/out
T_9_2_lc_trk_g0_4
T_9_2_wire_logic_cluster/lc_7/in_3

T_9_1_wire_logic_cluster/lc_4/out
T_9_1_lc_trk_g3_4
T_9_1_input_2_5
T_9_1_wire_logic_cluster/lc_5/in_2

T_9_1_wire_logic_cluster/lc_4/out
T_9_1_lc_trk_g3_4
T_9_1_wire_logic_cluster/lc_1/in_0

T_9_1_wire_logic_cluster/lc_4/out
T_9_1_lc_trk_g3_4
T_9_1_wire_logic_cluster/lc_4/in_1

T_9_1_wire_logic_cluster/lc_4/out
T_9_1_lc_trk_g3_4
T_9_1_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.dictrl.nextState_al_1_cascade_
T_9_10_wire_logic_cluster/lc_6/ltout
T_9_10_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.dictrl.nextState_al_latmux_1_cascade_
T_9_11_wire_logic_cluster/lc_2/ltout
T_9_11_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.dictrl.nextState_alZ0Z_0
T_9_11_wire_logic_cluster/lc_3/out
T_9_10_lc_trk_g0_3
T_9_10_wire_logic_cluster/lc_7/in_0

T_9_11_wire_logic_cluster/lc_3/out
T_9_10_lc_trk_g0_3
T_9_10_wire_logic_cluster/lc_1/in_0

End 

Net : Lab_UT.dictrl.nextStateZ0Z_3_cascade_
T_6_10_wire_logic_cluster/lc_3/ltout
T_6_10_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.dictrl.N_31_cascade_
T_6_13_wire_logic_cluster/lc_6/ltout
T_6_13_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.dictrl.N_30
T_6_13_wire_logic_cluster/lc_2/out
T_6_13_lc_trk_g1_2
T_6_13_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.uu0.l_countZ0Z_4
T_9_1_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g1_6
T_8_2_wire_logic_cluster/lc_2/in_1

T_9_1_wire_logic_cluster/lc_6/out
T_8_1_lc_trk_g2_6
T_8_1_wire_logic_cluster/lc_5/in_1

T_9_1_wire_logic_cluster/lc_6/out
T_9_1_lc_trk_g3_6
T_9_1_wire_logic_cluster/lc_7/in_0

T_9_1_wire_logic_cluster/lc_6/out
T_9_1_lc_trk_g3_6
T_9_1_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.w_addr_userZ0Z_7
T_7_3_wire_logic_cluster/lc_7/out
T_7_2_sp4_v_t_46
T_4_6_sp4_h_l_4
T_4_6_lc_trk_g0_1
T_4_6_wire_logic_cluster/lc_4/in_1

T_7_3_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g1_7
T_7_3_input_2_0
T_7_3_wire_logic_cluster/lc_0/in_2

T_7_3_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g1_7
T_7_3_wire_logic_cluster/lc_5/in_3

T_7_3_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g1_7
T_7_3_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.dictrl.decoder.g0_3_2_cascade_
T_7_15_wire_logic_cluster/lc_3/ltout
T_7_15_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.didp.Stens_subtractor.N_86
T_9_8_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g1_0
T_9_9_wire_logic_cluster/lc_1/in_0

T_9_8_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g1_0
T_9_9_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g1_0
T_9_9_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.dictrl.N_8_3
T_4_10_wire_logic_cluster/lc_6/out
T_4_10_lc_trk_g1_6
T_4_10_input_2_1
T_4_10_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.dicLdMtens_latmux
T_11_10_wire_logic_cluster/lc_3/out
T_11_10_lc_trk_g1_3
T_11_10_wire_logic_cluster/lc_7/in_3

T_11_10_wire_logic_cluster/lc_3/out
T_11_10_lc_trk_g1_3
T_11_10_input_2_2
T_11_10_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.dictrl.g1_3_0
T_5_13_wire_logic_cluster/lc_4/out
T_6_12_lc_trk_g3_4
T_6_12_input_2_1
T_6_12_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.dictrl.g1_4_0_cascade_
T_6_12_wire_logic_cluster/lc_1/ltout
T_6_12_wire_logic_cluster/lc_2/in_2

End 

Net : resetGen.escKeyZ0
T_8_12_wire_logic_cluster/lc_5/out
T_8_5_sp12_v_t_22
T_0_5_span12_horz_9
T_3_5_sp4_h_l_6
T_6_1_sp4_v_t_37
T_6_3_lc_trk_g3_0
T_6_3_wire_logic_cluster/lc_0/in_3

T_8_12_wire_logic_cluster/lc_5/out
T_8_5_sp12_v_t_22
T_0_5_span12_horz_9
T_3_5_sp4_h_l_6
T_6_1_sp4_v_t_37
T_6_3_lc_trk_g3_0
T_6_3_wire_logic_cluster/lc_2/in_3

T_8_12_wire_logic_cluster/lc_5/out
T_8_5_sp12_v_t_22
T_8_0_span12_vert_9
T_8_5_lc_trk_g2_1
T_8_5_wire_logic_cluster/lc_3/in_0

T_8_12_wire_logic_cluster/lc_5/out
T_8_5_sp12_v_t_22
T_8_0_span12_vert_9
T_8_5_lc_trk_g2_1
T_8_5_wire_logic_cluster/lc_4/in_3

T_8_12_wire_logic_cluster/lc_5/out
T_8_5_sp12_v_t_22
T_8_0_span12_vert_9
T_8_5_lc_trk_g2_1
T_8_5_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.un3_w_addr_user
T_7_3_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g0_2
T_8_3_wire_logic_cluster/lc_2/in_0

T_7_3_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g0_2
T_8_3_input_2_4
T_8_3_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.un3_w_addr_user_5
T_7_3_wire_logic_cluster/lc_0/out
T_7_3_lc_trk_g1_0
T_7_3_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.w_addr_userZ0Z_5
T_9_3_wire_logic_cluster/lc_0/out
T_8_3_sp4_h_l_8
T_7_3_lc_trk_g0_0
T_7_3_wire_logic_cluster/lc_0/in_0

T_9_3_wire_logic_cluster/lc_0/out
T_6_3_sp12_h_l_0
T_6_3_lc_trk_g0_3
T_6_3_wire_logic_cluster/lc_6/in_1

T_9_3_wire_logic_cluster/lc_0/out
T_6_3_sp12_h_l_0
T_6_3_lc_trk_g0_3
T_6_3_input_2_5
T_6_3_wire_logic_cluster/lc_5/in_2

T_9_3_wire_logic_cluster/lc_0/out
T_9_3_lc_trk_g1_0
T_9_3_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.didp.Sones_subtractor.q_RNI775L5_1_3
T_11_8_wire_logic_cluster/lc_5/out
T_11_7_lc_trk_g1_5
T_11_7_wire_logic_cluster/lc_3/in_3

T_11_8_wire_logic_cluster/lc_5/out
T_12_6_sp4_v_t_38
T_12_7_lc_trk_g3_6
T_12_7_wire_logic_cluster/lc_4/in_1

T_11_8_wire_logic_cluster/lc_5/out
T_11_7_lc_trk_g1_5
T_11_7_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.didp.Sones_subtractor.q_RNO_0_0_2
T_11_7_wire_logic_cluster/lc_3/out
T_11_7_lc_trk_g1_3
T_11_7_input_2_2
T_11_7_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.dictrl.decoder.g0_4_1
T_7_15_wire_logic_cluster/lc_5/out
T_7_15_lc_trk_g3_5
T_7_15_input_2_0
T_7_15_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT.uu0.l_precountZ0Z_1
T_9_2_wire_logic_cluster/lc_5/out
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_2/in_0

T_9_2_wire_logic_cluster/lc_5/out
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_0/in_0

T_9_2_wire_logic_cluster/lc_5/out
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_6/in_0

T_9_2_wire_logic_cluster/lc_5/out
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_5/in_3

T_9_2_wire_logic_cluster/lc_5/out
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.uu0.un4_l_count_11_cascade_
T_9_2_wire_logic_cluster/lc_2/ltout
T_9_2_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.uu0.l_countZ0Z_5
T_9_1_wire_logic_cluster/lc_7/out
T_9_2_lc_trk_g0_7
T_9_2_wire_logic_cluster/lc_2/in_1

T_9_1_wire_logic_cluster/lc_7/out
T_8_1_lc_trk_g3_7
T_8_1_wire_logic_cluster/lc_5/in_3

T_9_1_wire_logic_cluster/lc_7/out
T_9_1_lc_trk_g1_7
T_9_1_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.uu0.l_precountZ0Z_3
T_9_2_wire_logic_cluster/lc_1/out
T_9_2_lc_trk_g3_1
T_9_2_input_2_2
T_9_2_wire_logic_cluster/lc_2/in_2

T_9_2_wire_logic_cluster/lc_1/out
T_9_2_lc_trk_g3_1
T_9_2_wire_logic_cluster/lc_1/in_1

T_9_2_wire_logic_cluster/lc_1/out
T_9_2_lc_trk_g3_1
T_9_2_input_2_0
T_9_2_wire_logic_cluster/lc_0/in_2

End 

Net : uu2.w_addr_userZ0Z_0
T_8_4_wire_logic_cluster/lc_4/out
T_9_4_sp4_h_l_8
T_8_4_lc_trk_g1_0
T_8_4_wire_logic_cluster/lc_3/in_0

T_8_4_wire_logic_cluster/lc_4/out
T_7_3_lc_trk_g3_4
T_7_3_wire_logic_cluster/lc_0/in_3

T_8_4_wire_logic_cluster/lc_4/out
T_9_4_sp4_h_l_8
T_8_4_lc_trk_g1_0
T_8_4_wire_logic_cluster/lc_7/in_0

T_8_4_wire_logic_cluster/lc_4/out
T_9_4_sp4_h_l_8
T_8_4_lc_trk_g1_0
T_8_4_wire_logic_cluster/lc_4/in_1

T_8_4_wire_logic_cluster/lc_4/out
T_9_4_sp4_h_l_8
T_8_4_lc_trk_g1_0
T_8_4_wire_logic_cluster/lc_6/in_1

T_8_4_wire_logic_cluster/lc_4/out
T_9_4_sp4_h_l_8
T_8_4_lc_trk_g1_0
T_8_4_input_2_5
T_8_4_wire_logic_cluster/lc_5/in_2

T_8_4_wire_logic_cluster/lc_4/out
T_7_3_lc_trk_g3_4
T_7_3_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.uu0.l_countZ0Z_1
T_9_1_wire_logic_cluster/lc_0/out
T_9_2_lc_trk_g1_0
T_9_2_wire_logic_cluster/lc_2/in_3

T_9_1_wire_logic_cluster/lc_0/out
T_9_1_lc_trk_g2_0
T_9_1_wire_logic_cluster/lc_5/in_3

T_9_1_wire_logic_cluster/lc_0/out
T_9_1_lc_trk_g2_0
T_9_1_wire_logic_cluster/lc_1/in_3

T_9_1_wire_logic_cluster/lc_0/out
T_9_1_lc_trk_g2_0
T_9_1_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.didp.Sones_subtractor.un1_q_axb0_cascade_
T_12_7_wire_logic_cluster/lc_4/ltout
T_12_7_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.didp.Mtens_subtractor.N_87
T_11_10_wire_logic_cluster/lc_4/out
T_11_9_lc_trk_g1_4
T_11_9_wire_logic_cluster/lc_1/in_0

T_11_10_wire_logic_cluster/lc_4/out
T_11_9_lc_trk_g1_4
T_11_9_wire_logic_cluster/lc_7/in_0

T_11_10_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g1_4
T_11_11_wire_logic_cluster/lc_0/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_11_9_lc_trk_g1_4
T_11_9_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.didp.Stens_subtractor.un1_q_c2
T_11_8_wire_logic_cluster/lc_4/out
T_10_8_sp4_h_l_0
T_9_8_lc_trk_g1_0
T_9_8_input_2_5
T_9_8_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.didp.Stens_subtractor.q_RNO_0_0_3
T_9_8_wire_logic_cluster/lc_5/out
T_9_9_lc_trk_g1_5
T_9_9_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.didp.Stens_subtractor.q_RNI775L5_0Z0Z_3_cascade_
T_11_8_wire_logic_cluster/lc_3/ltout
T_11_8_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.dictrl.decoder.de_atSignZ0Z_4_cascade_
T_9_13_wire_logic_cluster/lc_0/ltout
T_9_13_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.dictrl.N_41_mux
T_6_13_wire_logic_cluster/lc_0/out
T_6_13_lc_trk_g3_0
T_6_13_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.display.dOutP_0_iv_i_1_1
T_9_5_wire_logic_cluster/lc_4/out
T_9_4_lc_trk_g1_4
T_9_4_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.display.N_112
T_11_6_wire_logic_cluster/lc_7/out
T_11_5_sp4_v_t_46
T_8_5_sp4_h_l_5
T_9_5_lc_trk_g2_5
T_9_5_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.dictrl.currState_2_RNI1O2A_0Z0Z_1
T_5_11_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_37
T_7_12_sp4_h_l_0
T_7_12_lc_trk_g0_5
T_7_12_input_2_3
T_7_12_wire_logic_cluster/lc_3/in_2

T_5_11_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_37
T_7_12_sp4_h_l_0
T_7_12_lc_trk_g1_5
T_7_12_input_2_2
T_7_12_wire_logic_cluster/lc_2/in_2

T_5_11_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_37
T_7_12_sp4_h_l_0
T_7_12_lc_trk_g1_5
T_7_12_input_2_0
T_7_12_wire_logic_cluster/lc_0/in_2

T_5_11_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_37
T_7_12_sp4_h_l_0
T_7_12_lc_trk_g0_5
T_7_12_input_2_1
T_7_12_wire_logic_cluster/lc_1/in_2

T_5_11_wire_logic_cluster/lc_6/out
T_0_11_span12_horz_11
T_1_11_lc_trk_g1_4
T_1_11_input_2_1
T_1_11_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.dictrl.nextState_al_latmux_1
T_9_11_wire_logic_cluster/lc_2/out
T_9_11_lc_trk_g1_2
T_9_11_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.mem0.w_addr_4
T_6_3_wire_logic_cluster/lc_4/out
T_5_3_sp4_h_l_0
T_0_3_span4_horz_3
T_3_3_lc_trk_g2_6
T_3_3_input0_4
T_3_3_wire_bram/ram/WADDR_4

End 

Net : uu2.w_addr_userZ0Z_4
T_9_3_wire_logic_cluster/lc_1/out
T_5_3_sp12_h_l_1
T_6_3_lc_trk_g0_5
T_6_3_wire_logic_cluster/lc_4/in_1

T_9_3_wire_logic_cluster/lc_1/out
T_8_3_sp4_h_l_10
T_7_3_lc_trk_g1_2
T_7_3_wire_logic_cluster/lc_1/in_0

T_9_3_wire_logic_cluster/lc_1/out
T_5_3_sp12_h_l_1
T_6_3_lc_trk_g0_5
T_6_3_wire_logic_cluster/lc_5/in_0

T_9_3_wire_logic_cluster/lc_1/out
T_9_3_lc_trk_g3_1
T_9_3_wire_logic_cluster/lc_1/in_1

T_9_3_wire_logic_cluster/lc_1/out
T_9_3_lc_trk_g3_1
T_9_3_input_2_0
T_9_3_wire_logic_cluster/lc_0/in_2

End 

Net : uu2.mem0.w_addr_2
T_6_3_wire_logic_cluster/lc_3/out
T_4_3_sp4_h_l_3
T_3_3_lc_trk_g1_3
T_3_3_input0_2
T_3_3_wire_bram/ram/WADDR_2

End 

Net : uu2.w_addr_userZ0Z_2
T_8_4_wire_logic_cluster/lc_6/out
T_7_4_sp4_h_l_4
T_6_0_span4_vert_44
T_6_3_lc_trk_g1_4
T_6_3_wire_logic_cluster/lc_3/in_0

T_8_4_wire_logic_cluster/lc_6/out
T_8_1_sp4_v_t_36
T_7_3_lc_trk_g0_1
T_7_3_wire_logic_cluster/lc_2/in_1

T_8_4_wire_logic_cluster/lc_6/out
T_8_4_lc_trk_g2_6
T_8_4_wire_logic_cluster/lc_7/in_1

T_8_4_wire_logic_cluster/lc_6/out
T_8_1_sp4_v_t_36
T_7_3_lc_trk_g0_1
T_7_3_input_2_3
T_7_3_wire_logic_cluster/lc_3/in_2

T_8_4_wire_logic_cluster/lc_6/out
T_8_4_lc_trk_g2_6
T_8_4_input_2_6
T_8_4_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.w_addr_userZ0Z_3
T_7_3_wire_logic_cluster/lc_3/out
T_7_3_lc_trk_g0_3
T_7_3_wire_logic_cluster/lc_0/in_1

T_7_3_wire_logic_cluster/lc_3/out
T_7_3_lc_trk_g1_3
T_7_3_wire_logic_cluster/lc_4/in_0

T_7_3_wire_logic_cluster/lc_3/out
T_8_4_lc_trk_g2_3
T_8_4_input_2_7
T_8_4_wire_logic_cluster/lc_7/in_2

T_7_3_wire_logic_cluster/lc_3/out
T_7_3_lc_trk_g1_3
T_7_3_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.n_rdy
T_9_13_wire_logic_cluster/lc_6/out
T_9_12_sp4_v_t_44
T_9_8_sp4_v_t_40
T_9_4_sp4_v_t_36
T_8_5_lc_trk_g2_4
T_8_5_wire_logic_cluster/lc_1/in_1

T_9_13_wire_logic_cluster/lc_6/out
T_9_12_sp4_v_t_44
T_9_8_sp4_v_t_40
T_9_4_sp4_v_t_36
T_8_5_lc_trk_g2_4
T_8_5_input_2_0
T_8_5_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT.dictrl.currState_i_5_1
T_1_11_wire_logic_cluster/lc_1/out
T_1_0_span12_vert_22
T_2_12_sp12_h_l_1
T_9_12_lc_trk_g1_1
T_9_12_input_2_0
T_9_12_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT.dictrl.currState_ret_7_RNI03VHZ0Z1
T_9_12_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g3_1
T_8_12_wire_logic_cluster/lc_2/in_0

T_9_12_wire_logic_cluster/lc_1/out
T_5_12_sp12_h_l_1
T_9_12_sp4_h_l_4
T_8_12_lc_trk_g0_4
T_8_12_wire_logic_cluster/lc_5/s_r

End 

Net : Lab_UT.dictrl.un1_currState_8_u_ns_1_cascade_
T_9_12_wire_logic_cluster/lc_0/ltout
T_9_12_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.uu0.l_countZ0Z_15
T_8_2_wire_logic_cluster/lc_5/out
T_9_2_lc_trk_g1_5
T_9_2_wire_logic_cluster/lc_3/in_1

T_8_2_wire_logic_cluster/lc_5/out
T_8_2_lc_trk_g3_5
T_8_2_wire_logic_cluster/lc_6/in_0

T_8_2_wire_logic_cluster/lc_5/out
T_8_2_lc_trk_g2_5
T_8_2_wire_logic_cluster/lc_5/in_0

End 

Net : Lab_UT.didp.Mtens_subtractor.N_145
T_11_10_wire_logic_cluster/lc_6/out
T_11_11_lc_trk_g1_6
T_11_11_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.dictrl.currState_i_5_2
T_2_11_wire_logic_cluster/lc_4/out
T_2_12_lc_trk_g1_4
T_2_12_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.uu0.un198_ci_2
T_8_2_wire_logic_cluster/lc_6/out
T_8_1_lc_trk_g1_6
T_8_1_wire_logic_cluster/lc_7/in_0

T_8_2_wire_logic_cluster/lc_6/out
T_8_1_lc_trk_g1_6
T_8_1_wire_logic_cluster/lc_3/in_0

T_8_2_wire_logic_cluster/lc_6/out
T_8_1_lc_trk_g1_6
T_8_1_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.uu0.un220_ci
T_8_1_wire_logic_cluster/lc_7/out
T_7_1_lc_trk_g3_7
T_7_1_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.uu0.l_countZ0Z_6
T_8_1_wire_logic_cluster/lc_0/out
T_9_2_lc_trk_g2_0
T_9_2_wire_logic_cluster/lc_3/in_3

T_8_1_wire_logic_cluster/lc_0/out
T_8_1_lc_trk_g1_0
T_8_1_wire_logic_cluster/lc_6/in_1

T_8_1_wire_logic_cluster/lc_0/out
T_8_1_lc_trk_g1_0
T_8_1_wire_logic_cluster/lc_1/in_0

T_8_1_wire_logic_cluster/lc_0/out
T_8_1_lc_trk_g1_0
T_8_1_wire_logic_cluster/lc_0/in_3

End 

Net : resetGen.escKeyZ0Z_3
T_9_13_wire_logic_cluster/lc_7/out
T_8_12_lc_trk_g3_7
T_8_12_wire_logic_cluster/lc_5/in_3

End 

Net : buart.Z_rx.sample_g
T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_7_14_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_7_14_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_15_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_15_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_15_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_15_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_15_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_15_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_15_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_14_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_14_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_14_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_14_wire_logic_cluster/lc_3/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_14_wire_logic_cluster/lc_3/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_13_wire_logic_cluster/lc_0/cen

End 

Net : buart.Z_rx.sample
T_6_15_wire_logic_cluster/lc_2/out
T_7_14_sp4_v_t_37
T_7_17_lc_trk_g0_5
T_7_17_wire_gbuf/in

End 

Net : buart.Z_rx.Z_baudgen.ser_clk_3
T_4_16_wire_logic_cluster/lc_5/out
T_5_16_lc_trk_g1_5
T_5_16_wire_logic_cluster/lc_5/in_3

End 

Net : buart.Z_rx.ser_clk
T_5_16_wire_logic_cluster/lc_5/out
T_6_15_lc_trk_g2_5
T_6_15_wire_logic_cluster/lc_2/in_3

T_5_16_wire_logic_cluster/lc_5/out
T_6_15_lc_trk_g2_5
T_6_15_wire_logic_cluster/lc_6/in_1

T_5_16_wire_logic_cluster/lc_5/out
T_4_16_lc_trk_g3_5
T_4_16_input_2_4
T_4_16_wire_logic_cluster/lc_4/in_2

T_5_16_wire_logic_cluster/lc_5/out
T_4_16_lc_trk_g2_5
T_4_16_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.dicLdMtens_latmux_cascade_
T_11_10_wire_logic_cluster/lc_3/ltout
T_11_10_wire_logic_cluster/lc_4/in_2

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_4
T_5_16_wire_logic_cluster/lc_6/out
T_4_16_lc_trk_g3_6
T_4_16_wire_logic_cluster/lc_5/in_0

T_5_16_wire_logic_cluster/lc_6/out
T_4_16_lc_trk_g3_6
T_4_16_input_2_3
T_4_16_wire_logic_cluster/lc_3/in_2

T_5_16_wire_logic_cluster/lc_6/out
T_5_16_lc_trk_g3_6
T_5_16_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.didp.Sones_subtractor.q_RNO_1Z0Z_1
T_12_7_wire_logic_cluster/lc_0/out
T_12_7_lc_trk_g1_0
T_12_7_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.didp.Sones_subtractor.q_RNO_0Z0Z_3_cascade_
T_11_7_wire_logic_cluster/lc_0/ltout
T_11_7_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.un3_w_addr_user_4_cascade_
T_7_3_wire_logic_cluster/lc_1/ltout
T_7_3_wire_logic_cluster/lc_2/in_2

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_2
T_4_16_wire_logic_cluster/lc_6/out
T_4_16_lc_trk_g2_6
T_4_16_wire_logic_cluster/lc_5/in_1

T_4_16_wire_logic_cluster/lc_6/out
T_4_16_lc_trk_g2_6
T_4_16_wire_logic_cluster/lc_1/in_1

T_4_16_wire_logic_cluster/lc_6/out
T_4_16_lc_trk_g2_6
T_4_16_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.dictrl.r_dicLdMtens16
T_8_11_wire_logic_cluster/lc_6/out
T_8_5_sp12_v_t_23
T_8_8_lc_trk_g3_3
T_8_8_wire_logic_cluster/lc_4/in_0

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_5
T_4_16_wire_logic_cluster/lc_4/out
T_4_16_lc_trk_g3_4
T_4_16_input_2_5
T_4_16_wire_logic_cluster/lc_5/in_2

T_4_16_wire_logic_cluster/lc_4/out
T_4_16_lc_trk_g3_4
T_4_16_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.display.N_124
T_11_5_wire_logic_cluster/lc_2/out
T_9_5_sp4_h_l_1
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.display.dOutP_0_iv_i_2_3
T_9_5_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g1_3
T_9_5_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.dictrl.decoder.de_littleNZ0Z_1_cascade_
T_9_13_wire_logic_cluster/lc_5/ltout
T_9_13_wire_logic_cluster/lc_6/in_2

End 

Net : buart.Z_rx.startbit
T_5_15_wire_logic_cluster/lc_0/out
T_6_15_lc_trk_g0_0
T_6_15_wire_logic_cluster/lc_6/in_0

T_5_15_wire_logic_cluster/lc_0/out
T_5_16_lc_trk_g0_0
T_5_16_wire_logic_cluster/lc_6/in_0

T_5_15_wire_logic_cluster/lc_0/out
T_4_16_lc_trk_g1_0
T_4_16_wire_logic_cluster/lc_7/in_0

T_5_15_wire_logic_cluster/lc_0/out
T_4_16_lc_trk_g0_0
T_4_16_wire_logic_cluster/lc_4/in_0

T_5_15_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g3_0
T_6_14_wire_logic_cluster/lc_3/in_0

T_5_15_wire_logic_cluster/lc_0/out
T_4_16_lc_trk_g0_0
T_4_16_wire_logic_cluster/lc_2/in_0

T_5_15_wire_logic_cluster/lc_0/out
T_5_16_lc_trk_g0_0
T_5_16_wire_logic_cluster/lc_3/in_1

T_5_15_wire_logic_cluster/lc_0/out
T_4_16_lc_trk_g1_0
T_4_16_wire_logic_cluster/lc_6/in_1

T_5_15_wire_logic_cluster/lc_0/out
T_6_15_lc_trk_g0_0
T_6_15_wire_logic_cluster/lc_7/in_1

T_5_15_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g3_0
T_6_14_wire_logic_cluster/lc_2/in_1

T_5_15_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g3_0
T_6_14_wire_logic_cluster/lc_6/in_1

T_5_15_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g3_0
T_6_14_wire_logic_cluster/lc_4/in_1

T_5_15_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g3_0
T_6_14_wire_logic_cluster/lc_0/in_1

T_5_15_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g3_0
T_6_14_input_2_1
T_6_14_wire_logic_cluster/lc_1/in_2

T_5_15_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g3_0
T_6_14_input_2_7
T_6_14_wire_logic_cluster/lc_7/in_2

T_5_15_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g3_0
T_6_14_input_2_5
T_6_14_wire_logic_cluster/lc_5/in_2

End 

Net : buart.Z_rx.idle
T_6_15_wire_logic_cluster/lc_5/out
T_5_15_lc_trk_g3_5
T_5_15_wire_logic_cluster/lc_0/in_0

T_6_15_wire_logic_cluster/lc_5/out
T_5_16_lc_trk_g0_5
T_5_16_wire_logic_cluster/lc_7/in_0

End 

Net : buart.Z_rx.idle_0_cascade_
T_6_15_wire_logic_cluster/lc_4/ltout
T_6_15_wire_logic_cluster/lc_5/in_2

End 

Net : buart.Z_rx.bitcounte_0_0
T_6_15_wire_logic_cluster/lc_6/out
T_5_15_sp4_h_l_4
T_8_15_sp4_v_t_41
T_5_15_sp4_h_l_10
T_6_15_lc_trk_g2_2
T_6_15_wire_logic_cluster/lc_0/cen

T_6_15_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_44
T_7_14_sp4_h_l_2
T_6_14_lc_trk_g0_2
T_6_14_wire_logic_cluster/lc_1/cen

T_6_15_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_44
T_7_14_sp4_h_l_2
T_6_14_lc_trk_g0_2
T_6_14_wire_logic_cluster/lc_1/cen

T_6_15_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_44
T_7_14_sp4_h_l_2
T_6_14_lc_trk_g0_2
T_6_14_wire_logic_cluster/lc_1/cen

T_6_15_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_44
T_7_14_sp4_h_l_2
T_6_14_lc_trk_g0_2
T_6_14_wire_logic_cluster/lc_1/cen

T_6_15_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_44
T_7_14_sp4_h_l_2
T_6_14_lc_trk_g0_2
T_6_14_wire_logic_cluster/lc_1/cen

T_6_15_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_44
T_7_14_sp4_h_l_2
T_6_14_lc_trk_g0_2
T_6_14_wire_logic_cluster/lc_1/cen

T_6_15_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_44
T_7_14_sp4_h_l_2
T_6_14_lc_trk_g0_2
T_6_14_wire_logic_cluster/lc_1/cen

T_6_15_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_44
T_7_14_sp4_h_l_2
T_6_14_lc_trk_g0_2
T_6_14_wire_logic_cluster/lc_1/cen

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_1
T_4_16_wire_logic_cluster/lc_7/out
T_4_16_lc_trk_g1_7
T_4_16_wire_logic_cluster/lc_5/in_3

T_4_16_wire_logic_cluster/lc_7/out
T_4_16_lc_trk_g1_7
T_4_16_input_2_0
T_4_16_wire_logic_cluster/lc_0/in_2

T_4_16_wire_logic_cluster/lc_7/out
T_4_16_lc_trk_g1_7
T_4_16_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.didp.Stens_subtractor.un1_q_axb0
T_9_8_wire_logic_cluster/lc_7/out
T_9_9_lc_trk_g0_7
T_9_9_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.mem0.w_addr_6
T_6_3_wire_logic_cluster/lc_7/out
T_4_3_sp12_h_l_1
T_3_3_lc_trk_g1_1
T_3_3_input0_6
T_3_3_wire_bram/ram/WADDR_6

End 

Net : Lab_UT.didp.Stens_subtractor.q_RNO_0_1_2
T_9_8_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g1_6
T_9_9_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.w_addr_userZ0Z_6
T_9_3_wire_logic_cluster/lc_2/out
T_7_3_sp4_h_l_1
T_6_3_lc_trk_g0_1
T_6_3_wire_logic_cluster/lc_7/in_0

T_9_3_wire_logic_cluster/lc_2/out
T_7_3_sp4_h_l_1
T_7_3_lc_trk_g0_4
T_7_3_wire_logic_cluster/lc_2/in_0

T_9_3_wire_logic_cluster/lc_2/out
T_7_3_sp4_h_l_1
T_7_3_lc_trk_g0_4
T_7_3_wire_logic_cluster/lc_5/in_1

T_9_3_wire_logic_cluster/lc_2/out
T_7_3_sp4_h_l_1
T_7_3_lc_trk_g0_4
T_7_3_wire_logic_cluster/lc_7/in_1

T_9_3_wire_logic_cluster/lc_2/out
T_9_3_lc_trk_g3_2
T_9_3_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.mem0.w_data_2
T_8_4_wire_logic_cluster/lc_2/out
T_8_3_sp4_v_t_36
T_5_3_sp4_h_l_1
T_0_3_span4_horz_4
T_3_3_lc_trk_g2_1
T_3_3_wire_bram/ram/WDATA_4

End 

Net : resetGen.escKey_4_0
T_8_13_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g1_3
T_8_12_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.trig_rd_is_det_0
T_5_3_wire_logic_cluster/lc_2/out
T_5_1_sp12_v_t_23
T_5_4_lc_trk_g3_3
T_5_4_wire_logic_cluster/lc_0/cen

T_5_3_wire_logic_cluster/lc_2/out
T_5_1_sp12_v_t_23
T_5_4_lc_trk_g3_3
T_5_4_wire_logic_cluster/lc_0/cen

T_5_3_wire_logic_cluster/lc_2/out
T_5_1_sp12_v_t_23
T_5_4_lc_trk_g3_3
T_5_4_wire_logic_cluster/lc_0/cen

T_5_3_wire_logic_cluster/lc_2/out
T_5_1_sp12_v_t_23
T_5_4_lc_trk_g3_3
T_5_4_wire_logic_cluster/lc_0/cen

End 

Net : Lab_UT.dictrl.dicLdAMones_rst
T_8_12_wire_logic_cluster/lc_2/out
T_8_12_lc_trk_g3_2
T_8_12_input_2_1
T_8_12_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.dictrl.currState_0_ret_28_RNOZ0Z_4_cascade_
T_1_11_wire_logic_cluster/lc_2/ltout
T_1_11_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.mem0.w_addr_5
T_6_3_wire_logic_cluster/lc_6/out
T_4_3_sp4_h_l_9
T_3_3_lc_trk_g0_1
T_3_3_input0_5
T_3_3_wire_bram/ram/WADDR_5

End 

Net : uu2.mem0.w_addr_3
T_7_3_wire_logic_cluster/lc_4/out
T_0_3_span12_horz_3
T_3_3_lc_trk_g1_0
T_3_3_input0_3
T_3_3_wire_bram/ram/WADDR_3

End 

Net : uu2.N_40
T_6_4_wire_logic_cluster/lc_7/out
T_6_4_sp4_h_l_3
T_5_4_sp4_v_t_44
T_4_8_lc_trk_g2_1
T_4_8_wire_logic_cluster/lc_6/in_3

T_6_4_wire_logic_cluster/lc_7/out
T_7_4_lc_trk_g1_7
T_7_4_wire_logic_cluster/lc_6/in_0

T_6_4_wire_logic_cluster/lc_7/out
T_7_4_lc_trk_g1_7
T_7_4_wire_logic_cluster/lc_2/in_0

T_6_4_wire_logic_cluster/lc_7/out
T_6_5_lc_trk_g1_7
T_6_5_input_2_2
T_6_5_wire_logic_cluster/lc_2/in_2

T_6_4_wire_logic_cluster/lc_7/out
T_7_4_lc_trk_g1_7
T_7_4_wire_logic_cluster/lc_3/in_3

T_6_4_wire_logic_cluster/lc_7/out
T_7_4_lc_trk_g1_7
T_7_4_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.N_48
T_4_8_wire_logic_cluster/lc_6/out
T_4_8_sp4_h_l_1
T_7_4_sp4_v_t_36
T_6_5_lc_trk_g2_4
T_6_5_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.N_39_cascade_
T_6_4_wire_logic_cluster/lc_6/ltout
T_6_4_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.w_addr_userZ0Z_8
T_7_3_wire_logic_cluster/lc_6/out
T_7_3_lc_trk_g2_6
T_7_3_wire_logic_cluster/lc_1/in_1

T_7_3_wire_logic_cluster/lc_6/out
T_5_3_sp4_h_l_9
T_4_3_lc_trk_g0_1
T_4_3_wire_logic_cluster/lc_4/in_1

T_7_3_wire_logic_cluster/lc_6/out
T_7_3_lc_trk_g2_6
T_7_3_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.dictrl.N_186_cascade_
T_9_11_wire_logic_cluster/lc_5/ltout
T_9_11_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.vram_wr_en_0_iZ0
T_8_3_wire_logic_cluster/lc_3/out
T_8_3_sp4_h_l_11
T_4_3_sp4_h_l_2
T_3_3_lc_trk_g0_2
T_3_3_wire_bram/ram/WCLKE

T_8_3_wire_logic_cluster/lc_3/out
T_2_3_sp12_h_l_1
T_3_3_lc_trk_g1_5
T_3_3_wire_bram/ram/WE

End 

Net : Lab_UT.display.cnt_RNI1STE1Z0Z_1
T_11_5_wire_logic_cluster/lc_0/out
T_11_5_sp4_h_l_5
T_10_1_sp4_v_t_40
T_9_4_lc_trk_g3_0
T_9_4_wire_logic_cluster/lc_7/in_0

T_11_5_wire_logic_cluster/lc_0/out
T_11_5_sp4_h_l_5
T_10_1_sp4_v_t_40
T_9_4_lc_trk_g3_0
T_9_4_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.mem0.w_addr_8
T_4_3_wire_logic_cluster/lc_4/out
T_3_3_lc_trk_g2_4
T_3_3_input2_0
T_3_3_wire_bram/ram/WADDR_8

End 

Net : Lab_UT.didp.Mtens_subtractor.un1_q_axb0_cascade_
T_11_9_wire_logic_cluster/lc_3/ltout
T_11_9_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.dictrl.dicLdASones_rst_cascade_
T_7_11_wire_logic_cluster/lc_5/ltout
T_7_11_wire_logic_cluster/lc_6/in_2

End 

Net : buart.Z_rx.N_27_0_i
T_5_16_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_39
T_6_14_lc_trk_g3_7
T_6_14_wire_logic_cluster/lc_2/in_0

T_5_16_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_39
T_6_14_lc_trk_g3_7
T_6_14_wire_logic_cluster/lc_6/in_0

T_5_16_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_39
T_6_14_lc_trk_g3_7
T_6_14_wire_logic_cluster/lc_4/in_0

T_5_16_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_39
T_6_14_lc_trk_g3_7
T_6_14_wire_logic_cluster/lc_0/in_0

T_5_16_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_39
T_6_14_lc_trk_g3_7
T_6_14_wire_logic_cluster/lc_3/in_1

T_5_16_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_39
T_6_14_lc_trk_g3_7
T_6_14_wire_logic_cluster/lc_1/in_1

T_5_16_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_39
T_6_14_lc_trk_g3_7
T_6_14_wire_logic_cluster/lc_7/in_1

T_5_16_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_39
T_6_14_lc_trk_g3_7
T_6_14_wire_logic_cluster/lc_5/in_1

T_5_16_wire_logic_cluster/lc_7/out
T_6_15_lc_trk_g2_7
T_6_15_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.uu0.delay_lineZ0Z_1
T_4_7_wire_logic_cluster/lc_4/out
T_5_7_sp4_h_l_8
T_8_3_sp4_v_t_45
T_8_5_lc_trk_g3_0
T_8_5_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.dictrl.r_dicLdMtens17
T_8_11_wire_logic_cluster/lc_2/out
T_9_10_sp4_v_t_37
T_8_12_lc_trk_g0_0
T_8_12_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.display.N_92
T_11_6_wire_logic_cluster/lc_6/out
T_11_3_sp4_v_t_36
T_11_4_lc_trk_g3_4
T_11_4_wire_logic_cluster/lc_3/in_0

T_11_6_wire_logic_cluster/lc_6/out
T_11_3_sp4_v_t_36
T_11_4_lc_trk_g3_4
T_11_4_wire_logic_cluster/lc_6/in_1

End 

Net : buart.Z_rx.hhZ0Z_1
T_2_15_wire_logic_cluster/lc_2/out
T_2_15_sp4_h_l_9
T_6_15_sp4_h_l_5
T_5_15_lc_trk_g0_5
T_5_15_wire_logic_cluster/lc_0/in_3

T_2_15_wire_logic_cluster/lc_2/out
T_2_15_sp4_h_l_9
T_6_15_sp4_h_l_5
T_5_11_sp4_v_t_40
T_4_14_lc_trk_g3_0
T_4_14_wire_logic_cluster/lc_3/in_0

T_2_15_wire_logic_cluster/lc_2/out
T_2_15_sp4_h_l_9
T_6_15_sp4_h_l_5
T_8_15_lc_trk_g2_0
T_8_15_wire_logic_cluster/lc_7/in_3

T_2_15_wire_logic_cluster/lc_2/out
T_0_15_span12_horz_8
T_4_15_lc_trk_g0_0
T_4_15_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.uu0.delay_lineZ0Z_0
T_9_2_wire_logic_cluster/lc_0/out
T_9_2_sp4_h_l_5
T_8_2_sp4_v_t_40
T_8_5_lc_trk_g0_0
T_8_5_wire_logic_cluster/lc_7/in_1

T_9_2_wire_logic_cluster/lc_0/out
T_9_2_sp4_h_l_5
T_8_2_sp4_v_t_40
T_5_6_sp4_h_l_10
T_4_6_sp4_v_t_47
T_4_7_lc_trk_g2_7
T_4_7_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_rx.hhZ0Z_0
T_1_12_wire_logic_cluster/lc_3/out
T_2_11_sp4_v_t_39
T_3_15_sp4_h_l_2
T_5_15_lc_trk_g3_7
T_5_15_input_2_0
T_5_15_wire_logic_cluster/lc_0/in_2

T_1_12_wire_logic_cluster/lc_3/out
T_2_11_sp4_v_t_39
T_2_15_lc_trk_g1_2
T_2_15_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.uu0.un154_ci_9
T_7_2_wire_logic_cluster/lc_5/out
T_8_2_lc_trk_g0_5
T_8_2_wire_logic_cluster/lc_6/in_1

T_7_2_wire_logic_cluster/lc_5/out
T_8_2_lc_trk_g0_5
T_8_2_wire_logic_cluster/lc_4/in_1

T_7_2_wire_logic_cluster/lc_5/out
T_8_2_lc_trk_g0_5
T_8_2_wire_logic_cluster/lc_3/in_0

T_7_2_wire_logic_cluster/lc_5/out
T_7_2_lc_trk_g0_5
T_7_2_input_2_1
T_7_2_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.un4_w_user_data_rdyZ0Z_0_cascade_
T_8_3_wire_logic_cluster/lc_6/ltout
T_8_3_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.didp.Mtens_subtractor.q_RNO_0_3_2_cascade_
T_11_9_wire_logic_cluster/lc_0/ltout
T_11_9_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.didp.Mtens_ce
T_11_9_wire_logic_cluster/lc_5/out
T_11_9_lc_trk_g1_5
T_11_9_input_2_0
T_11_9_wire_logic_cluster/lc_0/in_2

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_3
T_4_16_wire_logic_cluster/lc_2/out
T_5_16_lc_trk_g1_2
T_5_16_wire_logic_cluster/lc_5/in_0

T_4_16_wire_logic_cluster/lc_2/out
T_4_16_lc_trk_g1_2
T_4_16_wire_logic_cluster/lc_2/in_1

End 

Net : uu0.un88_ci_3
T_4_3_wire_logic_cluster/lc_2/out
T_5_2_sp4_v_t_37
T_2_2_sp4_h_l_0
T_2_2_lc_trk_g0_5
T_2_2_input_2_3
T_2_2_wire_logic_cluster/lc_3/in_2

T_4_3_wire_logic_cluster/lc_2/out
T_4_2_lc_trk_g1_2
T_4_2_wire_logic_cluster/lc_0/in_1

End 

Net : uu0.un110_ci
T_2_2_wire_logic_cluster/lc_3/out
T_2_1_lc_trk_g0_3
T_2_1_wire_logic_cluster/lc_3/in_0

T_2_2_wire_logic_cluster/lc_3/out
T_2_1_lc_trk_g0_3
T_2_1_wire_logic_cluster/lc_7/in_0

T_2_2_wire_logic_cluster/lc_3/out
T_2_1_lc_trk_g0_3
T_2_1_wire_logic_cluster/lc_5/in_0

T_2_2_wire_logic_cluster/lc_3/out
T_2_2_lc_trk_g1_3
T_2_2_wire_logic_cluster/lc_1/in_1

T_2_2_wire_logic_cluster/lc_3/out
T_1_1_lc_trk_g2_3
T_1_1_wire_logic_cluster/lc_2/in_1

T_2_2_wire_logic_cluster/lc_3/out
T_2_2_lc_trk_g1_3
T_2_2_input_2_2
T_2_2_wire_logic_cluster/lc_2/in_2

T_2_2_wire_logic_cluster/lc_3/out
T_2_2_lc_trk_g1_3
T_2_2_input_2_0
T_2_2_wire_logic_cluster/lc_0/in_2

T_2_2_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g2_3
T_1_2_input_2_7
T_1_2_wire_logic_cluster/lc_7/in_2

T_2_2_wire_logic_cluster/lc_3/out
T_1_1_lc_trk_g2_3
T_1_1_input_2_3
T_1_1_wire_logic_cluster/lc_3/in_2

T_2_2_wire_logic_cluster/lc_3/out
T_1_1_lc_trk_g2_3
T_1_1_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.display.cntZ0Z_0
T_11_5_wire_logic_cluster/lc_3/out
T_11_6_lc_trk_g1_3
T_11_6_wire_logic_cluster/lc_5/in_3

T_11_5_wire_logic_cluster/lc_3/out
T_11_5_lc_trk_g1_3
T_11_5_wire_logic_cluster/lc_1/in_3

T_11_5_wire_logic_cluster/lc_3/out
T_11_6_lc_trk_g1_3
T_11_6_wire_logic_cluster/lc_7/in_3

T_11_5_wire_logic_cluster/lc_3/out
T_12_4_sp4_v_t_39
T_11_6_lc_trk_g1_2
T_11_6_input_2_3
T_11_6_wire_logic_cluster/lc_3/in_2

T_11_5_wire_logic_cluster/lc_3/out
T_12_4_sp4_v_t_39
T_9_4_sp4_h_l_2
T_9_4_lc_trk_g1_7
T_9_4_wire_logic_cluster/lc_3/in_3

T_11_5_wire_logic_cluster/lc_3/out
T_11_6_lc_trk_g1_3
T_11_6_input_2_6
T_11_6_wire_logic_cluster/lc_6/in_2

T_11_5_wire_logic_cluster/lc_3/out
T_11_5_lc_trk_g1_3
T_11_5_wire_logic_cluster/lc_6/in_0

T_11_5_wire_logic_cluster/lc_3/out
T_9_5_sp4_h_l_3
T_9_5_lc_trk_g0_6
T_9_5_wire_logic_cluster/lc_4/in_0

T_11_5_wire_logic_cluster/lc_3/out
T_9_5_sp4_h_l_3
T_9_5_lc_trk_g0_6
T_9_5_wire_logic_cluster/lc_3/in_3

T_11_5_wire_logic_cluster/lc_3/out
T_9_5_sp4_h_l_3
T_9_5_lc_trk_g0_6
T_9_5_wire_logic_cluster/lc_5/in_1

T_11_5_wire_logic_cluster/lc_3/out
T_12_4_sp4_v_t_39
T_9_4_sp4_h_l_2
T_9_4_lc_trk_g1_7
T_9_4_wire_logic_cluster/lc_6/in_0

T_11_5_wire_logic_cluster/lc_3/out
T_12_4_sp4_v_t_39
T_9_4_sp4_h_l_2
T_9_4_lc_trk_g1_7
T_9_4_wire_logic_cluster/lc_1/in_1

T_11_5_wire_logic_cluster/lc_3/out
T_12_4_sp4_v_t_39
T_9_4_sp4_h_l_2
T_9_4_lc_trk_g0_7
T_9_4_input_2_7
T_9_4_wire_logic_cluster/lc_7/in_2

T_11_5_wire_logic_cluster/lc_3/out
T_11_5_lc_trk_g1_3
T_11_5_wire_logic_cluster/lc_4/in_0

T_11_5_wire_logic_cluster/lc_3/out
T_11_5_lc_trk_g1_3
T_11_5_wire_logic_cluster/lc_3/in_3

T_11_5_wire_logic_cluster/lc_3/out
T_11_5_lc_trk_g1_3
T_11_5_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.N_41
T_7_4_wire_logic_cluster/lc_4/out
T_6_4_sp4_h_l_0
T_5_4_sp4_v_t_43
T_4_8_lc_trk_g1_6
T_4_8_wire_logic_cluster/lc_6/in_1

T_7_4_wire_logic_cluster/lc_4/out
T_6_5_lc_trk_g1_4
T_6_5_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.display.dOutP_0_iv_i_1_2
T_9_5_wire_logic_cluster/lc_0/out
T_9_5_sp4_h_l_5
T_12_1_sp4_v_t_40
T_11_4_lc_trk_g3_0
T_11_4_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.display.dOutP_0_iv_i_1_0
T_9_5_wire_logic_cluster/lc_1/out
T_9_5_sp4_h_l_7
T_12_1_sp4_v_t_36
T_11_4_lc_trk_g2_4
T_11_4_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.display.N_152
T_11_6_wire_logic_cluster/lc_5/out
T_11_5_sp4_v_t_42
T_8_5_sp4_h_l_1
T_9_5_lc_trk_g2_1
T_9_5_wire_logic_cluster/lc_1/in_0

T_11_6_wire_logic_cluster/lc_5/out
T_11_5_sp4_v_t_42
T_8_5_sp4_h_l_1
T_9_5_lc_trk_g3_1
T_9_5_wire_logic_cluster/lc_0/in_0

T_11_6_wire_logic_cluster/lc_5/out
T_11_6_lc_trk_g3_5
T_11_6_wire_logic_cluster/lc_4/in_0

T_11_6_wire_logic_cluster/lc_5/out
T_11_5_sp4_v_t_42
T_8_5_sp4_h_l_1
T_9_5_lc_trk_g2_1
T_9_5_wire_logic_cluster/lc_6/in_1

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_0
T_5_16_wire_logic_cluster/lc_3/out
T_5_16_lc_trk_g1_3
T_5_16_wire_logic_cluster/lc_5/in_1

T_5_16_wire_logic_cluster/lc_3/out
T_4_16_lc_trk_g2_3
T_4_16_wire_logic_cluster/lc_0/in_1

T_5_16_wire_logic_cluster/lc_3/out
T_4_16_lc_trk_g3_3
T_4_16_wire_logic_cluster/lc_7/in_1

T_5_16_wire_logic_cluster/lc_3/out
T_5_16_lc_trk_g1_3
T_5_16_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.dictrl.r_dicLdMtens15
T_8_11_wire_logic_cluster/lc_0/out
T_9_8_sp4_v_t_41
T_10_12_sp4_h_l_4
T_11_12_lc_trk_g3_4
T_11_12_wire_logic_cluster/lc_3/in_0

End 

Net : buart.Z_tx.bitcount_RNIVE1P1_0Z0Z_3
T_1_3_wire_logic_cluster/lc_3/out
T_1_4_lc_trk_g0_3
T_1_4_wire_logic_cluster/lc_2/in_1

End 

Net : buart.Z_tx.un1_bitcount_cry_2
T_1_4_wire_logic_cluster/lc_2/cout
T_1_4_wire_logic_cluster/lc_3/in_3

End 

Net : buart.Z_tx.Z_baudgen.ser_clk_4_cascade_
T_1_6_wire_logic_cluster/lc_6/ltout
T_1_6_wire_logic_cluster/lc_7/in_2

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_5
T_1_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g0_4
T_1_6_wire_logic_cluster/lc_6/in_0

T_1_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g0_4
T_1_6_input_2_4
T_1_6_wire_logic_cluster/lc_4/in_2

End 

Net : buart.Z_tx.ser_clk
T_1_6_wire_logic_cluster/lc_7/out
T_1_1_sp12_v_t_22
T_1_3_lc_trk_g3_5
T_1_3_wire_logic_cluster/lc_3/in_3

T_1_6_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g1_7
T_1_5_wire_logic_cluster/lc_7/in_3

T_1_6_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g1_7
T_1_5_wire_logic_cluster/lc_5/in_3

T_1_6_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g1_7
T_1_5_wire_logic_cluster/lc_0/in_0

T_1_6_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g1_7
T_1_5_wire_logic_cluster/lc_4/in_0

T_1_6_wire_logic_cluster/lc_7/out
T_2_3_sp4_v_t_39
T_2_0_span4_vert_26
T_2_3_lc_trk_g0_2
T_2_3_wire_logic_cluster/lc_1/in_3

T_1_6_wire_logic_cluster/lc_7/out
T_1_6_lc_trk_g1_7
T_1_6_wire_logic_cluster/lc_2/in_0

T_1_6_wire_logic_cluster/lc_7/out
T_1_6_lc_trk_g1_7
T_1_6_wire_logic_cluster/lc_4/in_0

T_1_6_wire_logic_cluster/lc_7/out
T_1_6_lc_trk_g1_7
T_1_6_wire_logic_cluster/lc_5/in_1

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_4
T_1_6_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g0_3
T_1_6_wire_logic_cluster/lc_6/in_1

T_1_6_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g0_3
T_1_6_input_2_3
T_1_6_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.un1_r_Sone_init5_1_0
T_8_10_wire_logic_cluster/lc_0/out
T_9_8_sp4_v_t_44
T_10_8_sp4_h_l_9
T_9_8_lc_trk_g0_1
T_9_8_wire_logic_cluster/lc_2/in_1

T_8_10_wire_logic_cluster/lc_0/out
T_9_10_sp4_h_l_0
T_11_10_lc_trk_g3_5
T_11_10_wire_logic_cluster/lc_0/in_0

T_8_10_wire_logic_cluster/lc_0/out
T_9_10_sp4_h_l_0
T_12_6_sp4_v_t_43
T_12_7_lc_trk_g2_3
T_12_7_wire_logic_cluster/lc_6/in_3

T_8_10_wire_logic_cluster/lc_0/out
T_9_8_sp4_v_t_44
T_10_8_sp4_h_l_9
T_9_8_lc_trk_g0_1
T_9_8_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_0/out
T_9_10_sp4_h_l_0
T_11_10_lc_trk_g3_5
T_11_10_wire_logic_cluster/lc_4/in_0

T_8_10_wire_logic_cluster/lc_0/out
T_9_10_sp4_h_l_0
T_11_10_lc_trk_g2_5
T_11_10_wire_logic_cluster/lc_7/in_0

T_8_10_wire_logic_cluster/lc_0/out
T_9_10_sp4_h_l_0
T_12_6_sp4_v_t_43
T_12_7_lc_trk_g2_3
T_12_7_wire_logic_cluster/lc_1/in_0

T_8_10_wire_logic_cluster/lc_0/out
T_5_10_sp12_h_l_0
T_12_10_lc_trk_g0_0
T_12_10_wire_logic_cluster/lc_4/in_0

T_8_10_wire_logic_cluster/lc_0/out
T_9_10_sp4_h_l_0
T_11_10_lc_trk_g2_5
T_11_10_input_2_1
T_11_10_wire_logic_cluster/lc_1/in_2

T_8_10_wire_logic_cluster/lc_0/out
T_9_10_sp4_h_l_0
T_11_10_lc_trk_g2_5
T_11_10_wire_logic_cluster/lc_2/in_3

T_8_10_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g1_0
T_8_9_wire_logic_cluster/lc_3/in_0

End 

Net : uu2.vram_rd_clkZ0
T_4_7_wire_logic_cluster/lc_3/out
T_4_6_sp4_v_t_38
T_0_6_span4_horz_9
T_2_6_lc_trk_g2_1
T_2_6_wire_logic_cluster/lc_0/in_3

T_4_7_wire_logic_cluster/lc_3/out
T_2_7_sp4_h_l_3
T_1_3_sp4_v_t_38
T_1_5_lc_trk_g2_3
T_1_5_wire_logic_cluster/lc_3/in_0

T_4_7_wire_logic_cluster/lc_3/out
T_5_3_sp4_v_t_42
T_5_0_span4_vert_34
T_5_3_lc_trk_g1_2
T_5_3_wire_logic_cluster/lc_6/in_1

T_4_7_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g1_3
T_4_7_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.display.cntZ0Z_1
T_11_5_wire_logic_cluster/lc_5/out
T_11_6_lc_trk_g1_5
T_11_6_wire_logic_cluster/lc_5/in_1

T_11_5_wire_logic_cluster/lc_5/out
T_11_4_sp4_v_t_42
T_8_4_sp4_h_l_7
T_9_4_lc_trk_g2_7
T_9_4_wire_logic_cluster/lc_0/in_1

T_11_5_wire_logic_cluster/lc_5/out
T_11_4_lc_trk_g1_5
T_11_4_wire_logic_cluster/lc_7/in_3

T_11_5_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g1_5
T_11_5_wire_logic_cluster/lc_2/in_0

T_11_5_wire_logic_cluster/lc_5/out
T_10_5_sp4_h_l_2
T_9_5_lc_trk_g1_2
T_9_5_wire_logic_cluster/lc_2/in_1

T_11_5_wire_logic_cluster/lc_5/out
T_11_6_lc_trk_g1_5
T_11_6_wire_logic_cluster/lc_3/in_3

T_11_5_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g2_5
T_11_5_wire_logic_cluster/lc_0/in_1

T_11_5_wire_logic_cluster/lc_5/out
T_11_6_lc_trk_g0_5
T_11_6_wire_logic_cluster/lc_6/in_1

T_11_5_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g2_5
T_11_5_wire_logic_cluster/lc_6/in_3

T_11_5_wire_logic_cluster/lc_5/out
T_11_4_sp4_v_t_42
T_8_4_sp4_h_l_7
T_9_4_lc_trk_g2_7
T_9_4_input_2_1
T_9_4_wire_logic_cluster/lc_1/in_2

T_11_5_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g1_5
T_11_5_wire_logic_cluster/lc_5/in_1

T_11_5_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g2_5
T_11_5_input_2_3
T_11_5_wire_logic_cluster/lc_3/in_2

T_11_5_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g2_5
T_11_5_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_6
T_1_6_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g1_5
T_1_6_input_2_6
T_1_6_wire_logic_cluster/lc_6/in_2

T_1_6_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g2_5
T_1_6_wire_logic_cluster/lc_5/in_0

End 

Net : Lab_UT.display.N_150
T_9_4_wire_logic_cluster/lc_0/out
T_9_5_lc_trk_g0_0
T_9_5_wire_logic_cluster/lc_1/in_1

T_9_4_wire_logic_cluster/lc_0/out
T_9_5_lc_trk_g0_0
T_9_5_input_2_0
T_9_5_wire_logic_cluster/lc_0/in_2

T_9_4_wire_logic_cluster/lc_0/out
T_9_5_lc_trk_g0_0
T_9_5_input_2_4
T_9_5_wire_logic_cluster/lc_4/in_2

T_9_4_wire_logic_cluster/lc_0/out
T_9_5_lc_trk_g0_0
T_9_5_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.display.cntZ0Z_2
T_11_5_wire_logic_cluster/lc_4/out
T_11_4_sp4_v_t_40
T_8_4_sp4_h_l_5
T_9_4_lc_trk_g2_5
T_9_4_wire_logic_cluster/lc_0/in_3

T_11_5_wire_logic_cluster/lc_4/out
T_11_5_lc_trk_g0_4
T_11_5_wire_logic_cluster/lc_1/in_1

T_11_5_wire_logic_cluster/lc_4/out
T_11_4_lc_trk_g1_4
T_11_4_wire_logic_cluster/lc_7/in_0

T_11_5_wire_logic_cluster/lc_4/out
T_11_6_lc_trk_g1_4
T_11_6_wire_logic_cluster/lc_7/in_0

T_11_5_wire_logic_cluster/lc_4/out
T_10_5_sp4_h_l_0
T_9_5_lc_trk_g1_0
T_9_5_wire_logic_cluster/lc_2/in_3

T_11_5_wire_logic_cluster/lc_4/out
T_11_6_lc_trk_g1_4
T_11_6_wire_logic_cluster/lc_3/in_0

T_11_5_wire_logic_cluster/lc_4/out
T_11_6_lc_trk_g1_4
T_11_6_wire_logic_cluster/lc_4/in_1

T_11_5_wire_logic_cluster/lc_4/out
T_11_6_lc_trk_g1_4
T_11_6_wire_logic_cluster/lc_6/in_3

T_11_5_wire_logic_cluster/lc_4/out
T_11_4_sp4_v_t_40
T_8_4_sp4_h_l_5
T_9_4_lc_trk_g2_5
T_9_4_wire_logic_cluster/lc_1/in_0

T_11_5_wire_logic_cluster/lc_4/out
T_11_4_sp4_v_t_40
T_8_4_sp4_h_l_5
T_9_4_lc_trk_g2_5
T_9_4_wire_logic_cluster/lc_6/in_3

T_11_5_wire_logic_cluster/lc_4/out
T_11_5_lc_trk_g0_4
T_11_5_wire_logic_cluster/lc_3/in_1

T_11_5_wire_logic_cluster/lc_4/out
T_11_5_lc_trk_g0_4
T_11_5_input_2_4
T_11_5_wire_logic_cluster/lc_4/in_2

End 

Net : uu0.delay_lineZ0Z_0
T_2_3_wire_logic_cluster/lc_2/out
T_2_2_sp4_v_t_36
T_3_6_sp4_h_l_1
T_4_6_lc_trk_g2_1
T_4_6_wire_logic_cluster/lc_2/in_1

T_2_3_wire_logic_cluster/lc_2/out
T_3_3_sp4_h_l_4
T_2_3_sp4_v_t_41
T_3_7_sp4_h_l_4
T_4_7_lc_trk_g2_4
T_4_7_wire_logic_cluster/lc_7/in_3

End 

Net : uu0.un99_ci_0
T_4_2_wire_logic_cluster/lc_0/out
T_3_2_sp4_h_l_8
T_2_0_span4_vert_12
T_2_2_lc_trk_g0_1
T_2_2_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.dictrl.r_enable3_3_iv_1
T_8_12_wire_logic_cluster/lc_7/out
T_9_9_sp4_v_t_39
T_6_9_sp4_h_l_2
T_6_9_lc_trk_g1_7
T_6_9_wire_logic_cluster/lc_5/in_3

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_3
T_1_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g3_2
T_1_6_wire_logic_cluster/lc_6/in_3

T_1_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g3_2
T_1_6_wire_logic_cluster/lc_2/in_1

End 

Net : buart.Z_tx.un1_uart_wr_i_0_i
T_1_5_wire_logic_cluster/lc_7/out
T_1_2_sp4_v_t_38
T_0_6_span4_horz_38
T_2_6_sp4_h_l_6
T_4_6_lc_trk_g3_3
T_4_6_wire_logic_cluster/lc_1/cen

T_1_5_wire_logic_cluster/lc_7/out
T_1_2_sp4_v_t_38
T_0_6_span4_horz_38
T_2_6_sp4_h_l_6
T_4_6_lc_trk_g3_3
T_4_6_wire_logic_cluster/lc_1/cen

T_1_5_wire_logic_cluster/lc_7/out
T_0_5_span4_horz_19
T_2_5_lc_trk_g3_3
T_2_5_wire_logic_cluster/lc_2/cen

T_1_5_wire_logic_cluster/lc_7/out
T_0_5_span4_horz_19
T_2_5_lc_trk_g3_3
T_2_5_wire_logic_cluster/lc_2/cen

T_1_5_wire_logic_cluster/lc_7/out
T_0_5_span4_horz_19
T_2_5_lc_trk_g3_3
T_2_5_wire_logic_cluster/lc_2/cen

T_1_5_wire_logic_cluster/lc_7/out
T_0_5_span4_horz_19
T_2_5_lc_trk_g3_3
T_2_5_wire_logic_cluster/lc_2/cen

T_1_5_wire_logic_cluster/lc_7/out
T_0_5_span4_horz_19
T_2_5_lc_trk_g3_3
T_2_5_wire_logic_cluster/lc_2/cen

T_1_5_wire_logic_cluster/lc_7/out
T_0_5_span4_horz_19
T_2_5_lc_trk_g3_3
T_2_5_wire_logic_cluster/lc_2/cen

T_1_5_wire_logic_cluster/lc_7/out
T_0_5_span4_horz_19
T_2_5_lc_trk_g3_3
T_2_5_wire_logic_cluster/lc_2/cen

T_1_5_wire_logic_cluster/lc_7/out
T_0_5_span4_horz_19
T_2_5_lc_trk_g3_3
T_2_5_wire_logic_cluster/lc_2/cen

End 

Net : buart.Z_tx.uart_busy_0_i
T_1_5_wire_logic_cluster/lc_6/out
T_1_2_sp4_v_t_36
T_1_3_lc_trk_g2_4
T_1_3_wire_logic_cluster/lc_3/in_1

T_1_5_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g2_6
T_1_5_wire_logic_cluster/lc_5/in_1

T_1_5_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g2_6
T_1_5_input_2_0
T_1_5_wire_logic_cluster/lc_0/in_2

T_1_5_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g2_6
T_1_5_input_2_4
T_1_5_wire_logic_cluster/lc_4/in_2

T_1_5_wire_logic_cluster/lc_6/out
T_2_3_sp4_v_t_40
T_2_0_span4_vert_32
T_2_3_lc_trk_g0_0
T_2_3_wire_logic_cluster/lc_1/in_1

End 

Net : buart.Z_tx.bitcountZ0Z_0
T_2_3_wire_logic_cluster/lc_1/out
T_2_1_sp4_v_t_47
T_1_5_lc_trk_g2_2
T_1_5_wire_logic_cluster/lc_6/in_0

T_2_3_wire_logic_cluster/lc_1/out
T_1_4_lc_trk_g1_1
T_1_4_input_2_0
T_1_4_wire_logic_cluster/lc_0/in_2

T_2_3_wire_logic_cluster/lc_1/out
T_2_3_lc_trk_g0_1
T_2_3_wire_logic_cluster/lc_1/in_0

End 

Net : uu0.delay_lineZ0Z_1
T_4_7_wire_logic_cluster/lc_7/out
T_4_2_sp12_v_t_22
T_4_6_lc_trk_g3_1
T_4_6_wire_logic_cluster/lc_2/in_0

End 

Net : Lab_UT.didp.Sones_subtractor.un1_q_c2
T_12_7_wire_logic_cluster/lc_7/out
T_11_7_lc_trk_g2_7
T_11_7_wire_logic_cluster/lc_0/in_3

End 

Net : buart.Z_tx.un1_bitcount_cry_0_0_c_RNOZ0
T_1_5_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g0_5
T_1_4_wire_logic_cluster/lc_0/in_1

End 

Net : uu2.l_countZ0Z_0
T_4_7_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_45
T_2_8_sp4_h_l_1
T_2_8_lc_trk_g1_4
T_2_8_wire_logic_cluster/lc_2/in_3

T_4_7_wire_logic_cluster/lc_2/out
T_5_4_sp4_v_t_45
T_2_8_sp4_h_l_1
T_2_8_lc_trk_g1_4
T_2_8_wire_logic_cluster/lc_7/in_0

T_4_7_wire_logic_cluster/lc_2/out
T_2_7_sp4_h_l_1
T_2_7_lc_trk_g0_4
T_2_7_input_2_6
T_2_7_wire_logic_cluster/lc_6/in_2

T_4_7_wire_logic_cluster/lc_2/out
T_4_8_lc_trk_g0_2
T_4_8_wire_logic_cluster/lc_5/in_3

T_4_7_wire_logic_cluster/lc_2/out
T_4_7_lc_trk_g2_2
T_4_7_wire_logic_cluster/lc_2/in_0

T_4_7_wire_logic_cluster/lc_2/out
T_4_7_lc_trk_g2_2
T_4_7_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.un1_l_count_1_2_0
T_2_8_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.un1_l_count_1_0
T_2_7_wire_logic_cluster/lc_3/out
T_2_3_sp4_v_t_43
T_3_3_sp4_h_l_11
T_5_3_lc_trk_g3_6
T_5_3_wire_logic_cluster/lc_6/in_3

T_2_7_wire_logic_cluster/lc_3/out
T_2_3_sp4_v_t_43
T_1_5_lc_trk_g0_6
T_1_5_wire_logic_cluster/lc_3/in_1

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_0
T_1_7_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g0_5
T_1_6_wire_logic_cluster/lc_7/in_0

T_1_7_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g0_5
T_1_6_wire_logic_cluster/lc_0/in_1

T_1_7_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g1_5
T_1_7_wire_logic_cluster/lc_2/in_0

T_1_7_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g1_5
T_1_7_wire_logic_cluster/lc_5/in_3

End 

Net : uu0.un220_ci_cascade_
T_2_2_wire_logic_cluster/lc_4/ltout
T_2_2_wire_logic_cluster/lc_5/in_2

End 

Net : uu0.un110_ci_cascade_
T_2_2_wire_logic_cluster/lc_3/ltout
T_2_2_wire_logic_cluster/lc_4/in_2

End 

Net : buart.Z_tx.bitcount_RNIVE1P1Z0Z_3
T_1_5_wire_logic_cluster/lc_0/out
T_1_4_lc_trk_g0_0
T_1_4_wire_logic_cluster/lc_1/in_1

End 

Net : buart.Z_tx.un1_bitcount_cry_1
T_1_4_wire_logic_cluster/lc_1/cout
T_1_4_wire_logic_cluster/lc_2/in_3

Net : buart.Z_tx.Z_baudgen.counterZ0Z_2
T_1_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g3_1
T_1_6_wire_logic_cluster/lc_7/in_1

T_1_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g3_1
T_1_6_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.un1_l_count_2_0
T_2_7_wire_logic_cluster/lc_4/out
T_3_7_sp4_h_l_8
T_4_7_lc_trk_g2_0
T_4_7_wire_logic_cluster/lc_3/in_3

T_2_7_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g3_4
T_2_7_wire_logic_cluster/lc_0/in_1

T_2_7_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g0_4
T_2_8_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.un1_l_count_2_2
T_2_8_wire_logic_cluster/lc_7/out
T_2_7_lc_trk_g0_7
T_2_7_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.display.N_151
T_11_5_wire_logic_cluster/lc_1/out
T_11_5_lc_trk_g1_1
T_11_5_wire_logic_cluster/lc_0/in_0

T_11_5_wire_logic_cluster/lc_1/out
T_11_5_lc_trk_g1_1
T_11_5_wire_logic_cluster/lc_7/in_1

T_11_5_wire_logic_cluster/lc_1/out
T_11_4_lc_trk_g1_1
T_11_4_wire_logic_cluster/lc_1/in_1

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_1
T_1_7_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g0_2
T_1_6_wire_logic_cluster/lc_7/in_3

T_1_7_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g0_2
T_1_6_input_2_0
T_1_6_wire_logic_cluster/lc_0/in_2

T_1_7_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g3_2
T_1_7_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.dictrl.r_dicLdMtens23_2
T_4_8_wire_logic_cluster/lc_1/out
T_4_8_sp4_h_l_7
T_7_8_sp4_v_t_37
T_7_11_lc_trk_g0_5
T_7_11_wire_logic_cluster/lc_0/in_1

T_4_8_wire_logic_cluster/lc_1/out
T_4_8_sp4_h_l_7
T_7_8_sp4_v_t_37
T_8_12_sp4_h_l_0
T_8_12_lc_trk_g1_5
T_8_12_wire_logic_cluster/lc_4/in_0

T_4_8_wire_logic_cluster/lc_1/out
T_4_8_sp4_h_l_7
T_7_8_sp4_v_t_37
T_8_12_sp4_h_l_0
T_8_12_lc_trk_g1_5
T_8_12_wire_logic_cluster/lc_3/in_3

T_4_8_wire_logic_cluster/lc_1/out
T_4_8_sp4_h_l_7
T_7_8_sp4_v_t_37
T_8_12_sp4_h_l_0
T_8_12_lc_trk_g1_5
T_8_12_wire_logic_cluster/lc_1/in_3

T_4_8_wire_logic_cluster/lc_1/out
T_5_8_sp4_h_l_2
T_8_4_sp4_v_t_39
T_8_7_lc_trk_g1_7
T_8_7_wire_logic_cluster/lc_0/in_0

T_4_8_wire_logic_cluster/lc_1/out
T_4_8_sp4_h_l_7
T_7_8_sp4_v_t_37
T_7_11_lc_trk_g0_5
T_7_11_wire_logic_cluster/lc_6/in_1

End 

Net : buart.Z_tx.un1_bitcount_cry_0
T_1_4_wire_logic_cluster/lc_0/cout
T_1_4_wire_logic_cluster/lc_1/in_3

Net : Lab_UT.didp.Mtens_ce_cascade_
T_11_9_wire_logic_cluster/lc_5/ltout
T_11_9_wire_logic_cluster/lc_6/in_2

End 

Net : uu0.un198_ci_2
T_1_1_wire_logic_cluster/lc_6/out
T_2_0_span4_vert_45
T_2_2_lc_trk_g2_0
T_2_2_wire_logic_cluster/lc_4/in_0

T_1_1_wire_logic_cluster/lc_6/out
T_2_0_span4_vert_45
T_2_2_lc_trk_g2_0
T_2_2_wire_logic_cluster/lc_2/in_0

T_1_1_wire_logic_cluster/lc_6/out
T_1_2_lc_trk_g0_6
T_1_2_wire_logic_cluster/lc_7/in_1

End 

Net : uu0.un154_ci_9
T_2_1_wire_logic_cluster/lc_6/out
T_1_1_lc_trk_g2_6
T_1_1_wire_logic_cluster/lc_6/in_0

T_2_1_wire_logic_cluster/lc_6/out
T_1_1_lc_trk_g3_6
T_1_1_wire_logic_cluster/lc_4/in_3

T_2_1_wire_logic_cluster/lc_6/out
T_1_1_lc_trk_g2_6
T_1_1_wire_logic_cluster/lc_1/in_1

T_2_1_wire_logic_cluster/lc_6/out
T_1_1_lc_trk_g3_6
T_1_1_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.uu0.un66_ci
T_9_1_wire_logic_cluster/lc_5/out
T_8_1_lc_trk_g3_5
T_8_1_wire_logic_cluster/lc_6/in_0

T_9_1_wire_logic_cluster/lc_5/out
T_9_1_lc_trk_g3_5
T_9_1_wire_logic_cluster/lc_7/in_1

T_9_1_wire_logic_cluster/lc_5/out
T_8_1_lc_trk_g2_5
T_8_1_wire_logic_cluster/lc_0/in_1

T_9_1_wire_logic_cluster/lc_5/out
T_8_1_lc_trk_g2_5
T_8_1_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.uu0.un110_ci_cascade_
T_8_1_wire_logic_cluster/lc_6/ltout
T_8_1_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.display.N_88
T_9_4_wire_logic_cluster/lc_3/out
T_9_3_sp4_v_t_38
T_9_5_lc_trk_g3_3
T_9_5_wire_logic_cluster/lc_7/in_1

T_9_4_wire_logic_cluster/lc_3/out
T_9_4_lc_trk_g0_3
T_9_4_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.display.dOutP_0_iv_i_0_1
T_11_6_wire_logic_cluster/lc_4/out
T_11_4_sp4_v_t_37
T_8_4_sp4_h_l_6
T_9_4_lc_trk_g3_6
T_9_4_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.display.un42_dOutP_1
T_11_4_wire_logic_cluster/lc_7/out
T_10_4_sp4_h_l_6
T_9_4_lc_trk_g0_6
T_9_4_wire_logic_cluster/lc_3/in_1

T_11_4_wire_logic_cluster/lc_7/out
T_10_4_sp4_h_l_6
T_9_4_lc_trk_g0_6
T_9_4_wire_logic_cluster/lc_5/in_3

T_11_4_wire_logic_cluster/lc_7/out
T_10_4_sp4_h_l_6
T_9_4_lc_trk_g0_6
T_9_4_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.dicLdStens
T_8_9_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_2/in_0

T_8_9_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g3_3
T_9_8_input_2_0
T_9_8_wire_logic_cluster/lc_0/in_2

T_8_9_wire_logic_cluster/lc_3/out
T_8_9_lc_trk_g0_3
T_8_9_input_2_3
T_8_9_wire_logic_cluster/lc_3/in_2

End 

Net : buart.Z_tx.bitcountZ0Z_1
T_1_4_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g0_1
T_1_5_wire_logic_cluster/lc_6/in_1

T_1_4_wire_logic_cluster/lc_1/out
T_1_4_lc_trk_g2_1
T_1_4_input_2_1
T_1_4_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.dictrl.r_dicLdMtens19
T_8_10_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_38
T_6_6_sp4_h_l_9
T_5_6_sp4_v_t_38
T_5_9_lc_trk_g1_6
T_5_9_wire_logic_cluster/lc_6/in_3

T_8_10_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_38
T_6_6_sp4_h_l_9
T_5_6_sp4_v_t_38
T_5_8_lc_trk_g3_3
T_5_8_wire_logic_cluster/lc_0/in_0

End 

Net : buart.Z_tx.bitcountZ0Z_3
T_1_4_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g1_3
T_1_5_input_2_6
T_1_5_wire_logic_cluster/lc_6/in_2

T_1_4_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g0_3
T_1_5_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_rx.un1_sample_0_cascade_
T_6_15_wire_logic_cluster/lc_1/ltout
T_6_15_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.dictrl.r_dicLdMtens14
T_8_11_wire_logic_cluster/lc_4/out
T_8_10_sp4_v_t_40
T_9_10_sp4_h_l_10
T_11_10_lc_trk_g2_7
T_11_10_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.uu0.un187_ci_1_cascade_
T_8_2_wire_logic_cluster/lc_4/ltout
T_8_2_wire_logic_cluster/lc_5/in_2

End 

Net : buart.Z_tx.bitcountZ0Z_2
T_1_4_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g1_2
T_1_5_wire_logic_cluster/lc_6/in_3

T_1_4_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g0_2
T_1_4_input_2_2
T_1_4_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.display.N_108_cascade_
T_11_6_wire_logic_cluster/lc_3/ltout
T_11_6_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.display.N_151_cascade_
T_11_5_wire_logic_cluster/lc_1/ltout
T_11_5_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.didp.Mones_subtractor.un1_q_cry_0_s1
T_12_9_wire_logic_cluster/lc_0/cout
T_12_9_wire_logic_cluster/lc_1/in_3

Net : Lab_UT.didp.Mones_subtractor.un1_q_cry_0_s1_THRU_CO
T_12_9_wire_logic_cluster/lc_1/out
T_12_9_lc_trk_g0_1
T_12_9_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.vram_rd_clk_detZ0Z_1
T_2_6_wire_logic_cluster/lc_1/out
T_3_3_sp4_v_t_43
T_4_3_sp4_h_l_11
T_4_3_lc_trk_g1_6
T_4_3_wire_logic_cluster/lc_5/in_0

End 

Net : buart.Z_rx.idle_cascade_
T_6_15_wire_logic_cluster/lc_5/ltout
T_6_15_wire_logic_cluster/lc_6/in_2

End 

Net : buart.Z_rx.bitcount_cry_3
T_6_16_wire_logic_cluster/lc_3/cout
T_6_16_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_rx.bitcount_cry_3_THRU_CO
T_6_16_wire_logic_cluster/lc_4/out
T_6_8_sp12_v_t_23
T_6_14_lc_trk_g2_4
T_6_14_input_2_4
T_6_14_wire_logic_cluster/lc_4/in_2

T_6_16_wire_logic_cluster/lc_4/out
T_6_8_sp12_v_t_23
T_6_14_lc_trk_g2_4
T_6_14_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.l_countZ0Z_6
T_2_8_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g2_4
T_2_8_wire_logic_cluster/lc_2/in_0

T_2_8_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g2_4
T_2_8_wire_logic_cluster/lc_7/in_1

T_2_8_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g2_4
T_2_8_wire_logic_cluster/lc_0/in_0

T_2_8_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g2_4
T_2_8_wire_logic_cluster/lc_4/in_0

T_2_8_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g2_4
T_2_8_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.vram_rd_clk_detZ0Z_0
T_2_6_wire_logic_cluster/lc_0/out
T_3_3_sp4_v_t_41
T_4_3_sp4_h_l_4
T_4_3_lc_trk_g1_1
T_4_3_wire_logic_cluster/lc_5/in_1

T_2_6_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g2_0
T_2_6_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.trig_rd_is_det
T_5_3_wire_logic_cluster/lc_3/out
T_5_3_lc_trk_g0_3
T_5_3_wire_logic_cluster/lc_2/in_1

T_5_3_wire_logic_cluster/lc_3/out
T_6_3_sp4_h_l_6
T_9_3_sp4_v_t_43
T_9_6_lc_trk_g0_3
T_9_6_wire_logic_cluster/lc_0/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_6_3_sp4_h_l_6
T_10_3_sp4_h_l_2
T_11_3_lc_trk_g3_2
T_11_3_wire_logic_cluster/lc_6/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_lc_trk_g0_3
T_5_3_wire_logic_cluster/lc_1/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_lc_trk_g0_3
T_5_3_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.trig_rd_detZ0Z_0
T_5_3_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g2_6
T_5_3_wire_logic_cluster/lc_3/in_3

T_5_3_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g2_6
T_5_3_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.uu0.un110_ci
T_8_1_wire_logic_cluster/lc_6/out
T_7_1_lc_trk_g2_6
T_7_1_wire_logic_cluster/lc_4/in_0

T_8_1_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g0_6
T_8_2_wire_logic_cluster/lc_7/in_1

T_8_1_wire_logic_cluster/lc_6/out
T_8_1_lc_trk_g3_6
T_8_1_wire_logic_cluster/lc_4/in_1

T_8_1_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g0_6
T_8_2_wire_logic_cluster/lc_5/in_1

T_8_1_wire_logic_cluster/lc_6/out
T_8_1_lc_trk_g3_6
T_8_1_input_2_3
T_8_1_wire_logic_cluster/lc_3/in_2

T_8_1_wire_logic_cluster/lc_6/out
T_7_2_lc_trk_g0_6
T_7_2_input_2_4
T_7_2_wire_logic_cluster/lc_4/in_2

T_8_1_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g0_6
T_8_2_input_2_0
T_8_2_wire_logic_cluster/lc_0/in_2

T_8_1_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g0_6
T_8_2_wire_logic_cluster/lc_3/in_3

T_8_1_wire_logic_cluster/lc_6/out
T_7_2_lc_trk_g0_6
T_7_2_wire_logic_cluster/lc_3/in_3

T_8_1_wire_logic_cluster/lc_6/out
T_7_2_lc_trk_g0_6
T_7_2_wire_logic_cluster/lc_1/in_3

End 

Net : buart.Z_tx.uart_busy_0_i_cascade_
T_1_5_wire_logic_cluster/lc_6/ltout
T_1_5_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.l_countZ0Z_4
T_2_7_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g0_5
T_2_8_wire_logic_cluster/lc_2/in_1

T_2_7_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g0_5
T_2_8_input_2_7
T_2_8_wire_logic_cluster/lc_7/in_2

T_2_7_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g0_5
T_2_8_wire_logic_cluster/lc_5/in_0

T_2_7_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g1_5
T_2_7_wire_logic_cluster/lc_5/in_3

T_2_7_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g1_5
T_2_7_wire_logic_cluster/lc_7/in_3

End 

Net : resetGen.un241_ci
T_8_5_wire_logic_cluster/lc_5/out
T_8_3_sp4_v_t_39
T_5_3_sp4_h_l_2
T_6_3_lc_trk_g2_2
T_6_3_wire_logic_cluster/lc_2/in_0

End 

Net : resetGen.reset_countZ0Z_0
T_6_3_wire_logic_cluster/lc_0/out
T_6_1_sp4_v_t_45
T_7_5_sp4_h_l_2
T_8_5_lc_trk_g2_2
T_8_5_wire_logic_cluster/lc_5/in_3

T_6_3_wire_logic_cluster/lc_0/out
T_6_1_sp4_v_t_45
T_7_5_sp4_h_l_2
T_8_5_lc_trk_g2_2
T_8_5_wire_logic_cluster/lc_2/in_0

T_6_3_wire_logic_cluster/lc_0/out
T_6_1_sp4_v_t_45
T_7_5_sp4_h_l_2
T_8_5_lc_trk_g2_2
T_8_5_wire_logic_cluster/lc_4/in_0

T_6_3_wire_logic_cluster/lc_0/out
T_6_3_lc_trk_g1_0
T_6_3_wire_logic_cluster/lc_0/in_1

End 

Net : uu2.trig_rd_detZ0Z_1
T_5_3_wire_logic_cluster/lc_5/out
T_5_3_lc_trk_g3_5
T_5_3_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.l_countZ0Z_9
T_2_8_wire_logic_cluster/lc_1/out
T_2_8_lc_trk_g3_1
T_2_8_input_2_2
T_2_8_wire_logic_cluster/lc_2/in_2

T_2_8_wire_logic_cluster/lc_1/out
T_2_8_lc_trk_g3_1
T_2_8_wire_logic_cluster/lc_7/in_3

T_2_8_wire_logic_cluster/lc_1/out
T_2_8_lc_trk_g3_1
T_2_8_wire_logic_cluster/lc_1/in_1

End 

Net : buart.Z_tx.un1_bitcount_axb_3
T_1_5_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g0_4
T_1_4_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.N_43_cascade_
T_7_4_wire_logic_cluster/lc_5/ltout
T_7_4_wire_logic_cluster/lc_6/in_2

End 

Net : uu0.un4_l_count_0_cascade_
T_2_1_wire_logic_cluster/lc_2/ltout
T_2_1_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.dictrl.dicLdAStensZ0
T_8_7_wire_logic_cluster/lc_0/out
T_8_3_sp12_v_t_23
T_8_12_lc_trk_g2_7
T_8_12_wire_logic_cluster/lc_4/in_1

T_8_7_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g0_0
T_8_7_input_2_0
T_8_7_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT.dictrl.dicLdAMtensZ0
T_5_8_wire_logic_cluster/lc_0/out
T_5_4_sp12_v_t_23
T_5_9_lc_trk_g3_7
T_5_9_wire_logic_cluster/lc_6/in_0

T_5_8_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g2_0
T_5_8_input_2_0
T_5_8_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT.didp.Mones_subtractor.un1_q_cry_1_s1_THRU_CO
T_12_9_wire_logic_cluster/lc_2/out
T_12_5_sp4_v_t_41
T_12_8_lc_trk_g0_1
T_12_8_wire_logic_cluster/lc_5/in_0

End 

Net : Lab_UT.didp.Mones_subtractor.un1_q_cry_1_s1
T_12_9_wire_logic_cluster/lc_1/cout
T_12_9_wire_logic_cluster/lc_2/in_3

Net : Lab_UT.display.N_153
T_9_5_wire_logic_cluster/lc_2/out
T_10_4_sp4_v_t_37
T_11_4_sp4_h_l_5
T_11_4_lc_trk_g0_0
T_11_4_wire_logic_cluster/lc_2/in_0

T_9_5_wire_logic_cluster/lc_2/out
T_10_4_sp4_v_t_37
T_11_4_sp4_h_l_5
T_11_4_lc_trk_g0_0
T_11_4_wire_logic_cluster/lc_5/in_1

End 

Net : Lab_UT.display.dOutP_0_iv_i_0_0_cascade_
T_11_4_wire_logic_cluster/lc_2/ltout
T_11_4_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.un1_l_count_1_3
T_2_7_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g2_2
T_2_7_input_2_4
T_2_7_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.l_countZ0Z_7
T_2_8_wire_logic_cluster/lc_6/out
T_2_7_lc_trk_g0_6
T_2_7_wire_logic_cluster/lc_2/in_0

T_2_8_wire_logic_cluster/lc_6/out
T_2_8_lc_trk_g3_6
T_2_8_wire_logic_cluster/lc_0/in_1

T_2_8_wire_logic_cluster/lc_6/out
T_2_8_lc_trk_g3_6
T_2_8_wire_logic_cluster/lc_6/in_1

End 

Net : buart.Z_rx.bitcount_cry_2
T_6_16_wire_logic_cluster/lc_2/cout
T_6_16_wire_logic_cluster/lc_3/in_3

Net : buart.Z_rx.bitcount_cry_2_THRU_CO
T_6_16_wire_logic_cluster/lc_3/out
T_6_13_sp4_v_t_46
T_6_14_lc_trk_g2_6
T_6_14_input_2_6
T_6_14_wire_logic_cluster/lc_6/in_2

T_6_16_wire_logic_cluster/lc_3/out
T_6_13_sp4_v_t_46
T_6_14_lc_trk_g2_6
T_6_14_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.display.dOutP_0_iv_i_0_2_cascade_
T_11_4_wire_logic_cluster/lc_5/ltout
T_11_4_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.dictrl.r_dicLdMtens22_i_6
T_6_10_wire_logic_cluster/lc_5/out
T_6_10_sp12_h_l_1
T_8_10_lc_trk_g1_6
T_8_10_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.dictrl.r_enable2_3_iv_3
T_8_10_wire_logic_cluster/lc_4/out
T_9_8_sp4_v_t_36
T_8_9_lc_trk_g2_4
T_8_9_wire_logic_cluster/lc_5/in_1

End 

Net : Lab_UT.dictrl.r_enable2_3_iv_0_cascade_
T_8_10_wire_logic_cluster/lc_3/ltout
T_8_10_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.l_countZ0Z_5
T_2_7_wire_logic_cluster/lc_7/out
T_2_7_lc_trk_g2_7
T_2_7_wire_logic_cluster/lc_2/in_1

T_2_7_wire_logic_cluster/lc_7/out
T_2_8_lc_trk_g1_7
T_2_8_wire_logic_cluster/lc_5/in_1

T_2_7_wire_logic_cluster/lc_7/out
T_2_7_lc_trk_g2_7
T_2_7_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.dictrl.r_dicLdMtens20_i_6
T_6_10_wire_logic_cluster/lc_6/out
T_7_8_sp4_v_t_40
T_8_12_sp4_h_l_11
T_8_12_lc_trk_g0_6
T_8_12_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.dictrl.dicLdASonesZ0
T_7_11_wire_logic_cluster/lc_6/out
T_7_11_lc_trk_g2_6
T_7_11_wire_logic_cluster/lc_0/in_0

T_7_11_wire_logic_cluster/lc_6/out
T_7_11_lc_trk_g2_6
T_7_11_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.l_countZ0Z_8
T_2_8_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g1_3
T_2_7_input_2_2
T_2_7_wire_logic_cluster/lc_2/in_2

T_2_8_wire_logic_cluster/lc_3/out
T_2_8_lc_trk_g0_3
T_2_8_wire_logic_cluster/lc_1/in_0

T_2_8_wire_logic_cluster/lc_3/out
T_2_8_lc_trk_g1_3
T_2_8_wire_logic_cluster/lc_3/in_1

End 

Net : uu0.un66_ci
T_1_2_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g1_4
T_2_2_wire_logic_cluster/lc_3/in_0

T_1_2_wire_logic_cluster/lc_4/out
T_2_2_sp4_h_l_8
T_5_2_sp4_v_t_36
T_4_3_lc_trk_g2_4
T_4_3_wire_logic_cluster/lc_0/in_0

T_1_2_wire_logic_cluster/lc_4/out
T_2_2_sp4_h_l_8
T_5_2_sp4_v_t_36
T_4_3_lc_trk_g2_4
T_4_3_wire_logic_cluster/lc_3/in_1

T_1_2_wire_logic_cluster/lc_4/out
T_1_1_lc_trk_g1_4
T_1_1_wire_logic_cluster/lc_7/in_0

T_1_2_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g1_4
T_2_2_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.un306_ci
T_2_7_wire_logic_cluster/lc_6/out
T_2_8_lc_trk_g1_6
T_2_8_wire_logic_cluster/lc_0/in_3

T_2_7_wire_logic_cluster/lc_6/out
T_2_7_lc_trk_g2_6
T_2_7_wire_logic_cluster/lc_5/in_1

T_2_7_wire_logic_cluster/lc_6/out
T_2_8_lc_trk_g1_6
T_2_8_wire_logic_cluster/lc_4/in_3

T_2_7_wire_logic_cluster/lc_6/out
T_2_8_lc_trk_g1_6
T_2_8_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.display.N_115
T_11_5_wire_logic_cluster/lc_7/out
T_11_4_lc_trk_g1_7
T_11_4_wire_logic_cluster/lc_6/in_0

End 

Net : buart.Z_rx.bitcount_cry_1_THRU_CO
T_6_16_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_40
T_6_14_lc_trk_g1_5
T_6_14_input_2_2
T_6_14_wire_logic_cluster/lc_2/in_2

T_6_16_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_40
T_6_14_lc_trk_g1_5
T_6_14_input_2_0
T_6_14_wire_logic_cluster/lc_0/in_2

T_6_16_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_40
T_6_14_lc_trk_g1_5
T_6_14_wire_logic_cluster/lc_1/in_3

End 

Net : buart.Z_rx.bitcount_cry_1
T_6_16_wire_logic_cluster/lc_1/cout
T_6_16_wire_logic_cluster/lc_2/in_3

Net : uu2.un350_ci
T_2_8_wire_logic_cluster/lc_0/out
T_2_8_lc_trk_g2_0
T_2_8_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.l_countZ0Z_3
T_2_7_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g1_0
T_2_7_wire_logic_cluster/lc_2/in_3

T_2_7_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g1_0
T_2_7_wire_logic_cluster/lc_6/in_1

T_2_7_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g1_0
T_2_7_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.dictrl.r_dicRun_r_1
T_9_12_wire_logic_cluster/lc_6/out
T_9_9_sp4_v_t_36
T_9_10_lc_trk_g2_4
T_9_10_input_2_0
T_9_10_wire_logic_cluster/lc_0/in_2

End 

Net : uu0.un4_l_count_0_8_cascade_
T_1_1_wire_logic_cluster/lc_5/ltout
T_1_1_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.un404_ci_0
T_5_4_wire_logic_cluster/lc_4/out
T_6_3_sp4_v_t_41
T_7_3_sp4_h_l_9
T_10_3_sp4_v_t_44
T_9_6_lc_trk_g3_4
T_9_6_wire_logic_cluster/lc_0/in_1

T_5_4_wire_logic_cluster/lc_4/out
T_6_3_sp4_v_t_41
T_7_3_sp4_h_l_9
T_11_3_sp4_h_l_9
T_11_3_lc_trk_g1_4
T_11_3_wire_logic_cluster/lc_6/in_1

T_5_4_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g3_4
T_5_4_wire_logic_cluster/lc_3/in_0

T_5_4_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g3_4
T_5_4_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.r_addrZ0Z_2
T_5_3_wire_logic_cluster/lc_0/out
T_5_4_lc_trk_g0_0
T_5_4_wire_logic_cluster/lc_4/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_40
T_2_4_sp4_h_l_10
T_3_4_lc_trk_g2_2
T_3_4_input0_2
T_3_4_wire_bram/ram/RADDR_2

T_5_3_wire_logic_cluster/lc_0/out
T_5_4_lc_trk_g0_0
T_5_4_wire_logic_cluster/lc_6/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_5_3_lc_trk_g0_0
T_5_3_input_2_0
T_5_3_wire_logic_cluster/lc_0/in_2

End 

Net : uu2.l_countZ0Z_1
T_4_7_wire_logic_cluster/lc_1/out
T_3_7_sp4_h_l_10
T_2_7_lc_trk_g1_2
T_2_7_wire_logic_cluster/lc_6/in_3

T_4_7_wire_logic_cluster/lc_1/out
T_3_7_sp4_h_l_10
T_2_7_lc_trk_g1_2
T_2_7_wire_logic_cluster/lc_3/in_0

T_4_7_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g1_1
T_4_8_wire_logic_cluster/lc_5/in_1

T_4_7_wire_logic_cluster/lc_1/out
T_3_7_sp4_h_l_10
T_2_7_lc_trk_g1_2
T_2_7_wire_logic_cluster/lc_4/in_3

T_4_7_wire_logic_cluster/lc_1/out
T_4_7_lc_trk_g3_1
T_4_7_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.display.N_130
T_11_4_wire_logic_cluster/lc_1/out
T_11_4_lc_trk_g3_1
T_11_4_wire_logic_cluster/lc_3/in_1

End 

Net : uu0.un165_ci_0
T_1_1_wire_logic_cluster/lc_4/out
T_1_1_lc_trk_g3_4
T_1_1_wire_logic_cluster/lc_0/in_1

End 

Net : uu2.un1_l_count_2_0_cascade_
T_2_7_wire_logic_cluster/lc_4/ltout
T_2_7_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.r_addrZ0Z_1
T_5_3_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g0_1
T_5_4_wire_logic_cluster/lc_4/in_1

T_5_3_wire_logic_cluster/lc_1/out
T_5_0_span4_vert_42
T_2_4_sp4_h_l_7
T_3_4_lc_trk_g2_7
T_3_4_input0_1
T_3_4_wire_bram/ram/RADDR_1

T_5_3_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g3_1
T_5_3_wire_logic_cluster/lc_0/in_0

T_5_3_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g0_1
T_5_4_wire_logic_cluster/lc_6/in_1

T_5_3_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g3_1
T_5_3_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.display.dOutP_0_iv_i_0_3_cascade_
T_9_5_wire_logic_cluster/lc_6/ltout
T_9_5_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.dictrl.currState_ret_5_RNOZ0Z_0
T_5_11_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g0_5
T_4_12_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.dictrl.currState_alZ0Z_1
T_9_11_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g2_6
T_9_11_wire_logic_cluster/lc_1/in_1

T_9_11_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g3_6
T_9_11_wire_logic_cluster/lc_5/in_0

T_9_11_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g2_6
T_9_11_wire_logic_cluster/lc_7/in_3

T_9_11_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g2_6
T_9_11_wire_logic_cluster/lc_3/in_3

T_9_11_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g1_6
T_9_10_wire_logic_cluster/lc_3/in_0

T_9_11_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g2_6
T_9_11_wire_logic_cluster/lc_0/in_0

T_9_11_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g1_6
T_9_10_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.r_addrZ0Z_3
T_5_4_wire_logic_cluster/lc_6/out
T_5_4_lc_trk_g2_6
T_5_4_input_2_4
T_5_4_wire_logic_cluster/lc_4/in_2

T_5_4_wire_logic_cluster/lc_6/out
T_4_4_sp4_h_l_4
T_3_4_lc_trk_g1_4
T_3_4_input0_3
T_3_4_wire_bram/ram/RADDR_3

T_5_4_wire_logic_cluster/lc_6/out
T_5_4_lc_trk_g2_6
T_5_4_input_2_6
T_5_4_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.dictrl.un1_currState_7
T_5_10_wire_logic_cluster/lc_5/out
T_6_8_sp4_v_t_38
T_6_9_lc_trk_g2_6
T_6_9_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.dictrl.currState_alZ0Z_0
T_9_11_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g1_0
T_9_11_input_2_1
T_9_11_wire_logic_cluster/lc_1/in_2

T_9_11_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g1_0
T_9_11_wire_logic_cluster/lc_7/in_0

T_9_11_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g1_0
T_9_11_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.r_addrZ0Z_0
T_5_3_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g1_4
T_5_4_wire_logic_cluster/lc_4/in_3

T_5_3_wire_logic_cluster/lc_4/out
T_0_3_span12_horz_7
T_0_3_span4_horz_5
T_4_3_sp4_v_t_47
T_3_4_lc_trk_g3_7
T_3_4_input0_0
T_3_4_wire_bram/ram/RADDR_0

T_5_3_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g1_4
T_5_3_wire_logic_cluster/lc_0/in_1

T_5_3_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g1_4
T_5_3_input_2_1
T_5_3_wire_logic_cluster/lc_1/in_2

T_5_3_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g1_4
T_5_3_wire_logic_cluster/lc_4/in_3

T_5_3_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g1_4
T_5_4_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.dictrl.r_dicLdMtens22_2
T_2_12_wire_logic_cluster/lc_2/out
T_3_12_sp4_h_l_4
T_6_8_sp4_v_t_47
T_5_10_lc_trk_g0_1
T_5_10_input_2_5
T_5_10_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.vbuf_count.un328_ci_3
T_2_8_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g3_5
T_2_8_input_2_0
T_2_8_wire_logic_cluster/lc_0/in_2

T_2_8_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g3_5
T_2_8_input_2_4
T_2_8_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.un1_l_count_1_3_cascade_
T_2_7_wire_logic_cluster/lc_2/ltout
T_2_7_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.r_addrZ0Z_4
T_11_3_wire_logic_cluster/lc_6/out
T_11_0_span4_vert_36
T_8_4_sp4_h_l_1
T_4_4_sp4_h_l_9
T_5_4_lc_trk_g3_1
T_5_4_wire_logic_cluster/lc_1/in_3

T_11_3_wire_logic_cluster/lc_6/out
T_11_0_span4_vert_36
T_8_4_sp4_h_l_1
T_4_4_sp4_h_l_9
T_5_4_lc_trk_g3_1
T_5_4_wire_logic_cluster/lc_5/in_3

T_11_3_wire_logic_cluster/lc_6/out
T_11_0_span4_vert_36
T_8_4_sp4_h_l_1
T_4_4_sp4_h_l_9
T_3_4_lc_trk_g1_1
T_3_4_input0_4
T_3_4_wire_bram/ram/RADDR_4

T_11_3_wire_logic_cluster/lc_6/out
T_11_2_sp4_v_t_44
T_8_6_sp4_h_l_2
T_9_6_lc_trk_g2_2
T_9_6_wire_logic_cluster/lc_0/in_0

T_11_3_wire_logic_cluster/lc_6/out
T_11_3_lc_trk_g2_6
T_11_3_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.vbuf_raddr.un426_ci_3
T_5_4_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g1_1
T_5_4_wire_logic_cluster/lc_3/in_3

End 

Net : vbuf_tx_data_7
T_2_4_wire_logic_cluster/lc_7/out
T_2_4_sp4_h_l_3
T_5_4_sp4_v_t_38
T_4_6_lc_trk_g1_3
T_4_6_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.un426_ci_3
T_6_3_wire_logic_cluster/lc_5/out
T_7_3_sp4_h_l_10
T_9_3_lc_trk_g3_7
T_9_3_input_2_2
T_9_3_wire_logic_cluster/lc_2/in_2

T_6_3_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g0_5
T_7_3_wire_logic_cluster/lc_6/in_1

T_6_3_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g0_5
T_7_3_input_2_7
T_7_3_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.l_countZ0Z_2
T_2_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g3_1
T_2_7_wire_logic_cluster/lc_6/in_0

T_2_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g3_1
T_2_7_wire_logic_cluster/lc_3/in_1

T_2_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g3_1
T_2_7_wire_logic_cluster/lc_4/in_0

T_2_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g3_1
T_2_7_wire_logic_cluster/lc_0/in_0

T_2_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g3_1
T_2_7_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.dictrl.un1_currState_6
T_5_10_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g2_2
T_6_9_wire_logic_cluster/lc_2/in_0

End 

Net : vbuf_tx_data_6
T_2_4_wire_logic_cluster/lc_6/out
T_2_2_sp4_v_t_41
T_3_6_sp4_h_l_10
T_4_6_lc_trk_g3_2
T_4_6_wire_logic_cluster/lc_0/in_3

End 

Net : resetGen.reset_countZ0Z_1
T_8_5_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g3_4
T_8_5_wire_logic_cluster/lc_5/in_0

T_8_5_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g3_4
T_8_5_wire_logic_cluster/lc_2/in_1

T_8_5_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g3_4
T_8_5_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.dictrl.dicLdAMonesZ0
T_8_12_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g1_1
T_8_12_wire_logic_cluster/lc_3/in_1

T_8_12_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g1_1
T_8_12_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.uu0.un88_ci_3_cascade_
T_8_1_wire_logic_cluster/lc_5/ltout
T_8_1_wire_logic_cluster/lc_6/in_2

End 

Net : buart.Z_rx.bitcount_cry_0_THRU_CO
T_6_16_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_42
T_6_14_lc_trk_g3_2
T_6_14_input_2_3
T_6_14_wire_logic_cluster/lc_3/in_2

End 

Net : buart.Z_rx.bitcount_cry_0
T_6_16_wire_logic_cluster/lc_0/cout
T_6_16_wire_logic_cluster/lc_1/in_3

Net : Lab_UT.dictrl.r_enable1_2_i_m
T_8_9_wire_logic_cluster/lc_0/out
T_7_9_sp4_h_l_8
T_6_9_lc_trk_g0_0
T_6_9_wire_logic_cluster/lc_5/in_1

T_8_9_wire_logic_cluster/lc_0/out
T_7_9_sp4_h_l_8
T_6_9_lc_trk_g0_0
T_6_9_wire_logic_cluster/lc_7/in_1

End 

Net : vbuf_tx_data_rdy
T_1_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_7/in_1

T_1_5_wire_logic_cluster/lc_3/out
T_2_2_sp4_v_t_47
T_3_6_sp4_h_l_4
T_4_6_lc_trk_g3_4
T_4_6_wire_logic_cluster/lc_1/in_0

T_1_5_wire_logic_cluster/lc_3/out
T_2_2_sp4_v_t_47
T_3_6_sp4_h_l_4
T_4_6_lc_trk_g3_4
T_4_6_wire_logic_cluster/lc_0/in_1

T_1_5_wire_logic_cluster/lc_3/out
T_2_2_sp4_v_t_47
T_1_4_lc_trk_g0_1
T_1_4_wire_logic_cluster/lc_1/in_0

T_1_5_wire_logic_cluster/lc_3/out
T_2_2_sp4_v_t_47
T_1_4_lc_trk_g0_1
T_1_4_wire_logic_cluster/lc_3/in_0

T_1_5_wire_logic_cluster/lc_3/out
T_2_2_sp4_v_t_47
T_2_3_lc_trk_g2_7
T_2_3_input_2_1
T_2_3_wire_logic_cluster/lc_1/in_2

T_1_5_wire_logic_cluster/lc_3/out
T_1_4_lc_trk_g1_3
T_1_4_wire_logic_cluster/lc_2/in_0

T_1_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_1/in_0

T_1_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_3/in_0

T_1_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_5/in_0

T_1_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_7/in_0

T_1_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_4/in_1

T_1_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_6/in_1

T_1_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_0/in_3

T_1_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_2/in_3

T_1_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.display.N_120_cascade_
T_9_4_wire_logic_cluster/lc_5/ltout
T_9_4_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.dictrl.nextState_al_0_0
T_9_10_wire_logic_cluster/lc_1/out
T_10_7_sp4_v_t_43
T_7_11_sp4_h_l_6
T_9_11_lc_trk_g3_3
T_9_11_wire_logic_cluster/lc_3/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g3_1
T_9_10_input_2_6
T_9_10_wire_logic_cluster/lc_6/in_2

T_9_10_wire_logic_cluster/lc_1/out
T_10_7_sp4_v_t_43
T_7_11_sp4_h_l_6
T_9_11_lc_trk_g3_3
T_9_11_wire_logic_cluster/lc_6/in_0

T_9_10_wire_logic_cluster/lc_1/out
T_10_7_sp4_v_t_43
T_7_11_sp4_h_l_6
T_9_11_lc_trk_g3_3
T_9_11_input_2_0
T_9_11_wire_logic_cluster/lc_0/in_2

T_9_10_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g2_1
T_9_10_input_2_1
T_9_10_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.dictrl.r_dicLdMtens17_i_6
T_8_11_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g1_3
T_8_10_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.display.N_88_cascade_
T_9_4_wire_logic_cluster/lc_3/ltout
T_9_4_wire_logic_cluster/lc_4/in_2

End 

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_3_THRU_CO
T_4_16_wire_logic_cluster/lc_3/out
T_5_16_lc_trk_g0_3
T_5_16_wire_logic_cluster/lc_6/in_1

End 

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_3
T_4_16_wire_logic_cluster/lc_2/cout
T_4_16_wire_logic_cluster/lc_3/in_3

Net : Lab_UT.uu0.un165_ci_0
T_7_2_wire_logic_cluster/lc_6/out
T_7_1_lc_trk_g0_6
T_7_1_input_2_4
T_7_1_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.uu0.un154_ci_9_cascade_
T_7_2_wire_logic_cluster/lc_5/ltout
T_7_2_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.didp.Mones_subtractor.un1_q_cry_2_s1
T_12_9_wire_logic_cluster/lc_2/cout
T_12_9_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.un284_ci
T_4_8_wire_logic_cluster/lc_5/out
T_4_7_sp4_v_t_42
T_0_7_span4_horz_7
T_2_7_lc_trk_g3_7
T_2_7_wire_logic_cluster/lc_1/in_1

T_4_8_wire_logic_cluster/lc_5/out
T_4_7_sp4_v_t_42
T_0_7_span4_horz_7
T_2_7_lc_trk_g3_7
T_2_7_input_2_0
T_2_7_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT.dictrl.r_enable1_2_m
T_8_9_wire_logic_cluster/lc_4/out
T_6_9_sp4_h_l_5
T_6_9_lc_trk_g1_0
T_6_9_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.display.N_153_cascade_
T_9_5_wire_logic_cluster/lc_2/ltout
T_9_5_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.r_addrZ0Z_5
T_9_6_wire_logic_cluster/lc_0/out
T_9_4_sp4_v_t_45
T_6_4_sp4_h_l_8
T_5_4_lc_trk_g1_0
T_5_4_wire_logic_cluster/lc_1/in_0

T_9_6_wire_logic_cluster/lc_0/out
T_9_4_sp4_v_t_45
T_6_4_sp4_h_l_8
T_2_4_sp4_h_l_4
T_6_4_sp4_h_l_7
T_5_4_lc_trk_g1_7
T_5_4_wire_logic_cluster/lc_5/in_1

T_9_6_wire_logic_cluster/lc_0/out
T_9_4_sp4_v_t_45
T_6_4_sp4_h_l_8
T_2_4_sp4_h_l_4
T_3_4_lc_trk_g3_4
T_3_4_input0_5
T_3_4_wire_bram/ram/RADDR_5

T_9_6_wire_logic_cluster/lc_0/out
T_9_6_lc_trk_g0_0
T_9_6_input_2_0
T_9_6_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT.dictrl.r_dicLdMtens14_i_6
T_8_11_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g0_5
T_8_12_wire_logic_cluster/lc_7/in_0

End 

Net : uu2.un350_ci_cascade_
T_2_8_wire_logic_cluster/lc_0/ltout
T_2_8_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.dicLdSones
T_12_10_wire_logic_cluster/lc_4/out
T_12_2_sp12_v_t_23
T_12_7_lc_trk_g2_7
T_12_7_wire_logic_cluster/lc_6/in_1

T_12_10_wire_logic_cluster/lc_4/out
T_12_2_sp12_v_t_23
T_12_7_lc_trk_g2_7
T_12_7_input_2_1
T_12_7_wire_logic_cluster/lc_1/in_2

T_12_10_wire_logic_cluster/lc_4/out
T_12_10_lc_trk_g0_4
T_12_10_input_2_4
T_12_10_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.dictrl.un1_r_dicLdMtens19_0_cascade_
T_8_10_wire_logic_cluster/lc_6/ltout
T_8_10_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.dictrl.r_Sone_init17_4
T_6_12_wire_logic_cluster/lc_4/out
T_6_4_sp12_v_t_23
T_6_6_sp4_v_t_43
T_7_10_sp4_h_l_6
T_8_10_lc_trk_g3_6
T_8_10_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.dictrl.nextState_al22
T_9_11_wire_logic_cluster/lc_7/out
T_7_11_sp12_h_l_1
T_12_11_lc_trk_g1_5
T_12_11_wire_logic_cluster/lc_5/s_r

T_9_11_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g0_7
T_9_10_wire_logic_cluster/lc_2/in_1

T_9_11_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g0_7
T_9_10_input_2_3
T_9_10_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.un404_ci
T_8_4_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g2_7
T_9_3_wire_logic_cluster/lc_1/in_0

T_8_4_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g2_7
T_7_3_wire_logic_cluster/lc_7/in_0

T_8_4_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g2_7
T_9_3_wire_logic_cluster/lc_0/in_1

T_8_4_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g2_7
T_9_3_wire_logic_cluster/lc_2/in_1

T_8_4_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g2_7
T_7_3_wire_logic_cluster/lc_6/in_3

End 

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_1
T_4_16_wire_logic_cluster/lc_0/cout
T_4_16_wire_logic_cluster/lc_1/in_3

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_1_THRU_CO
T_4_16_wire_logic_cluster/lc_1/out
T_4_16_lc_trk_g3_1
T_4_16_input_2_6
T_4_16_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.uu0.un44_ci
T_9_1_wire_logic_cluster/lc_1/out
T_8_1_sp4_h_l_10
T_7_1_lc_trk_g1_2
T_7_1_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.dicLdMones
T_11_10_wire_logic_cluster/lc_1/out
T_11_10_lc_trk_g3_1
T_11_10_input_2_0
T_11_10_wire_logic_cluster/lc_0/in_2

T_11_10_wire_logic_cluster/lc_1/out
T_11_10_lc_trk_g3_1
T_11_10_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.dictrl.r_dicLdMtens18_i_6
T_8_11_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g1_1
T_8_10_wire_logic_cluster/lc_4/in_0

End 

Net : Lab_UT.dictrl.un2_dicAlarmTrig_i_6
T_8_11_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g1_7
T_9_11_input_2_2
T_9_11_wire_logic_cluster/lc_2/in_2

T_8_11_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g0_7
T_8_10_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.display.N_106
T_11_5_wire_logic_cluster/lc_6/out
T_11_4_lc_trk_g1_6
T_11_4_wire_logic_cluster/lc_5/in_0

T_11_5_wire_logic_cluster/lc_6/out
T_11_4_lc_trk_g1_6
T_11_4_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.alarm_armed
T_9_10_wire_logic_cluster/lc_2/out
T_9_0_span12_vert_23
T_9_8_sp4_v_t_37
T_9_4_sp4_v_t_38
T_10_4_sp4_h_l_3
T_11_4_lc_trk_g2_3
T_11_4_wire_logic_cluster/lc_0/in_3

T_9_10_wire_logic_cluster/lc_2/out
T_9_0_span12_vert_23
T_9_8_sp4_v_t_37
T_9_4_sp4_v_t_38
T_10_4_sp4_h_l_3
T_11_4_lc_trk_g2_3
T_11_4_wire_logic_cluster/lc_4/in_3

T_9_10_wire_logic_cluster/lc_2/out
T_10_9_sp4_v_t_37
T_10_5_sp4_v_t_38
T_11_5_sp4_h_l_3
T_12_5_lc_trk_g3_3
T_12_5_wire_logic_cluster/lc_1/in_3

T_9_10_wire_logic_cluster/lc_2/out
T_9_10_lc_trk_g0_2
T_9_10_input_2_2
T_9_10_wire_logic_cluster/lc_2/in_2

T_9_10_wire_logic_cluster/lc_2/out
T_9_10_lc_trk_g0_2
T_9_10_wire_logic_cluster/lc_5/in_3

End 

Net : uu0.un187_ci_1_cascade_
T_1_1_wire_logic_cluster/lc_1/ltout
T_1_1_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.dictrl.r_Sone_init5
T_7_10_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g2_1
T_8_9_wire_logic_cluster/lc_0/in_1

T_7_10_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g2_1
T_8_9_wire_logic_cluster/lc_4/in_1

T_7_10_wire_logic_cluster/lc_1/out
T_7_10_sp4_h_l_7
T_9_10_lc_trk_g2_2
T_9_10_wire_logic_cluster/lc_0/in_0

T_7_10_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g0_1
T_8_10_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.dictrl.r_dicLdMtens23_i_6
T_8_10_wire_logic_cluster/lc_2/out
T_8_10_lc_trk_g3_2
T_8_10_wire_logic_cluster/lc_4/in_1

T_8_10_wire_logic_cluster/lc_2/out
T_8_10_lc_trk_g3_2
T_8_10_wire_logic_cluster/lc_6/in_3

End 

Net : buart.Z_rx.ser_clk_cascade_
T_5_16_wire_logic_cluster/lc_5/ltout
T_5_16_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.uu0.un99_ci_0_cascade_
T_8_1_wire_logic_cluster/lc_1/ltout
T_8_1_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.uu0.un88_ci_3
T_8_1_wire_logic_cluster/lc_5/out
T_8_1_lc_trk_g1_5
T_8_1_wire_logic_cluster/lc_1/in_3

T_8_1_wire_logic_cluster/lc_5/out
T_8_1_lc_trk_g1_5
T_8_1_input_2_0
T_8_1_wire_logic_cluster/lc_0/in_2

End 

Net : uu2.vbuf_raddr.un426_ci_3_cascade_
T_5_4_wire_logic_cluster/lc_1/ltout
T_5_4_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.dictrl.r_dicLdMtens17_1
T_5_10_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g1_1
T_5_10_wire_logic_cluster/lc_5/in_1

End 

Net : Lab_UT.dictrl.r_dicLdMtens21_1
T_6_10_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g2_4
T_5_10_wire_logic_cluster/lc_2/in_0

End 

Net : Lab_UT.dictrl.un1_nextState_al24_0
T_9_10_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g0_7
T_9_11_wire_logic_cluster/lc_3/in_0

T_9_10_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g3_7
T_9_10_wire_logic_cluster/lc_6/in_0

T_9_10_wire_logic_cluster/lc_7/out
T_10_7_sp4_v_t_39
T_11_11_sp4_h_l_2
T_12_11_lc_trk_g3_2
T_12_11_wire_logic_cluster/lc_0/in_3

T_9_10_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g3_7
T_9_10_wire_logic_cluster/lc_2/in_0

T_9_10_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g0_7
T_9_11_wire_logic_cluster/lc_0/in_1

T_9_10_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g0_7
T_9_11_wire_logic_cluster/lc_6/in_1

T_9_10_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g3_7
T_9_10_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.dicLdMtens
T_11_10_wire_logic_cluster/lc_2/out
T_11_10_lc_trk_g3_2
T_11_10_wire_logic_cluster/lc_4/in_1

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_lc_trk_g3_2
T_11_10_input_2_7
T_11_10_wire_logic_cluster/lc_7/in_2

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_lc_trk_g3_2
T_11_10_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.dictrl.r_dicLdMtens16_1
T_5_10_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g1_0
T_5_10_wire_logic_cluster/lc_2/in_1

End 

Net : uu0.un143_ci_0
T_2_1_wire_logic_cluster/lc_4/out
T_2_1_lc_trk_g0_4
T_2_1_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.vbuf_raddr.un448_ci_0
T_5_4_wire_logic_cluster/lc_0/out
T_5_4_lc_trk_g3_0
T_5_4_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.r_addrZ0Z_6
T_5_4_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g2_5
T_5_4_wire_logic_cluster/lc_0/in_3

T_5_4_wire_logic_cluster/lc_5/out
T_4_4_sp4_h_l_2
T_3_4_lc_trk_g0_2
T_3_4_input0_6
T_3_4_wire_bram/ram/RADDR_6

T_5_4_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g2_5
T_5_4_wire_logic_cluster/lc_5/in_0

T_5_4_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g2_5
T_5_4_input_2_3
T_5_4_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.display.N_101_cascade_
T_9_5_wire_logic_cluster/lc_5/ltout
T_9_5_wire_logic_cluster/lc_6/in_2

End 

Net : uu0.un44_ci
T_1_2_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g2_5
T_1_2_input_2_1
T_1_2_wire_logic_cluster/lc_1/in_2

End 

Net : resetGen.reset_count_2_0_4_cascade_
T_6_3_wire_logic_cluster/lc_1/ltout
T_6_3_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.alarm_off
T_12_11_wire_logic_cluster/lc_0/out
T_12_8_sp4_v_t_40
T_12_4_sp4_v_t_36
T_9_4_sp4_h_l_7
T_11_4_lc_trk_g3_2
T_11_4_wire_logic_cluster/lc_4/in_1

T_12_11_wire_logic_cluster/lc_0/out
T_12_8_sp4_v_t_40
T_12_4_sp4_v_t_36
T_9_4_sp4_h_l_7
T_11_4_lc_trk_g3_2
T_11_4_wire_logic_cluster/lc_0/in_1

T_12_11_wire_logic_cluster/lc_0/out
T_11_11_sp4_h_l_8
T_10_7_sp4_v_t_45
T_9_10_lc_trk_g3_5
T_9_10_wire_logic_cluster/lc_5/in_1

T_12_11_wire_logic_cluster/lc_0/out
T_12_8_sp4_v_t_40
T_12_4_sp4_v_t_36
T_12_5_lc_trk_g2_4
T_12_5_wire_logic_cluster/lc_1/in_1

T_12_11_wire_logic_cluster/lc_0/out
T_11_11_sp4_h_l_8
T_10_7_sp4_v_t_45
T_9_8_lc_trk_g3_5
T_9_8_wire_logic_cluster/lc_1/in_3

T_12_11_wire_logic_cluster/lc_0/out
T_12_0_span12_vert_20
T_12_4_lc_trk_g2_7
T_12_4_wire_logic_cluster/lc_0/in_3

T_12_11_wire_logic_cluster/lc_0/out
T_12_11_lc_trk_g1_0
T_12_11_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.displayAlarmZ0Z_4
T_12_5_wire_logic_cluster/lc_1/out
T_11_5_sp4_h_l_10
T_10_1_sp4_v_t_47
T_9_4_lc_trk_g3_7
T_9_4_wire_logic_cluster/lc_5/in_1

End 

Net : resetGen.reset_countZ0Z_3
T_8_5_wire_logic_cluster/lc_3/out
T_8_5_sp4_h_l_11
T_7_1_sp4_v_t_46
T_6_3_lc_trk_g0_0
T_6_3_wire_logic_cluster/lc_1/in_1

T_8_5_wire_logic_cluster/lc_3/out
T_8_5_lc_trk_g1_3
T_8_5_wire_logic_cluster/lc_3/in_3

End 

Net : resetGen.reset_countZ0Z_2
T_8_5_wire_logic_cluster/lc_6/out
T_8_3_sp4_v_t_41
T_5_3_sp4_h_l_4
T_6_3_lc_trk_g2_4
T_6_3_wire_logic_cluster/lc_1/in_3

T_8_5_wire_logic_cluster/lc_6/out
T_8_5_lc_trk_g3_6
T_8_5_wire_logic_cluster/lc_2/in_3

T_8_5_wire_logic_cluster/lc_6/out
T_8_5_lc_trk_g3_6
T_8_5_wire_logic_cluster/lc_6/in_1

End 

Net : resetGen.un241_ci_cascade_
T_8_5_wire_logic_cluster/lc_5/ltout
T_8_5_wire_logic_cluster/lc_6/in_2

End 

Net : resetGen.un252_ci_cascade_
T_8_5_wire_logic_cluster/lc_2/ltout
T_8_5_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.r_addrZ0Z_7
T_5_4_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g0_3
T_5_4_wire_logic_cluster/lc_0/in_1

T_5_4_wire_logic_cluster/lc_3/out
T_3_4_sp4_h_l_3
T_3_4_lc_trk_g1_6
T_3_4_input0_7
T_3_4_wire_bram/ram/RADDR_7

T_5_4_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g1_3
T_5_4_wire_logic_cluster/lc_3/in_1

End 

Net : uu0.un88_ci_3_cascade_
T_4_3_wire_logic_cluster/lc_2/ltout
T_4_3_wire_logic_cluster/lc_3/in_2

End 

Net : resetGen.reset_countZ0Z_4
T_6_3_wire_logic_cluster/lc_2/out
T_6_3_sp4_h_l_9
T_5_3_sp4_v_t_38
T_5_7_sp4_v_t_38
T_4_9_lc_trk_g0_3
T_4_9_wire_logic_cluster/lc_0/in_3

T_6_3_wire_logic_cluster/lc_2/out
T_6_3_sp4_h_l_9
T_9_3_sp4_v_t_39
T_8_5_lc_trk_g0_2
T_8_5_wire_logic_cluster/lc_6/in_0

T_6_3_wire_logic_cluster/lc_2/out
T_6_3_sp4_h_l_9
T_9_3_sp4_v_t_39
T_8_5_lc_trk_g0_2
T_8_5_wire_logic_cluster/lc_3/in_1

T_6_3_wire_logic_cluster/lc_2/out
T_6_3_sp4_h_l_9
T_9_3_sp4_v_t_39
T_8_5_lc_trk_g0_2
T_8_5_input_2_4
T_8_5_wire_logic_cluster/lc_4/in_2

T_6_3_wire_logic_cluster/lc_2/out
T_6_3_lc_trk_g0_2
T_6_3_wire_logic_cluster/lc_0/in_0

T_6_3_wire_logic_cluster/lc_2/out
T_6_3_lc_trk_g1_2
T_6_3_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.didp.un3_Mtens_rst_cascade_
T_11_9_wire_logic_cluster/lc_2/ltout
T_11_9_wire_logic_cluster/lc_3/in_2

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_5
T_1_6_wire_logic_cluster/lc_4/cout
T_1_6_wire_logic_cluster/lc_5/in_3

End 

Net : vbuf_tx_data_0
T_2_4_wire_logic_cluster/lc_0/out
T_2_5_lc_trk_g0_0
T_2_5_wire_logic_cluster/lc_0/in_0

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_4
T_1_6_wire_logic_cluster/lc_3/cout
T_1_6_wire_logic_cluster/lc_4/in_3

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_4
T_4_16_wire_logic_cluster/lc_3/cout
T_4_16_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_tx.shifterZ0Z_7
T_4_6_wire_logic_cluster/lc_0/out
T_4_6_sp4_h_l_5
T_3_2_sp4_v_t_47
T_2_5_lc_trk_g3_7
T_2_5_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.dictrl.r_enable1_2_m_cascade_
T_8_9_wire_logic_cluster/lc_4/ltout
T_8_9_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.uu0.un66_ci_cascade_
T_9_1_wire_logic_cluster/lc_5/ltout
T_9_1_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.vbuf_w_addr_user.un448_ci_0_cascade_
T_7_3_wire_logic_cluster/lc_5/ltout
T_7_3_wire_logic_cluster/lc_6/in_2

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_3
T_1_6_wire_logic_cluster/lc_2/cout
T_1_6_wire_logic_cluster/lc_3/in_3

Net : Lab_UT.displayAlarmZ1Z_2
T_11_4_wire_logic_cluster/lc_4/out
T_12_4_sp4_h_l_8
T_11_4_lc_trk_g1_0
T_11_4_input_2_5
T_11_4_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.un306_ci_cascade_
T_2_7_wire_logic_cluster/lc_6/ltout
T_2_7_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.displayAlarmZ0Z_6
T_12_4_wire_logic_cluster/lc_0/out
T_9_4_sp12_h_l_0
T_9_4_lc_trk_g1_3
T_9_4_wire_logic_cluster/lc_2/in_0

End 

Net : Lab_UT.displayAlarmZ0Z_1
T_9_8_wire_logic_cluster/lc_1/out
T_9_0_span12_vert_17
T_9_4_lc_trk_g2_2
T_9_4_wire_logic_cluster/lc_4/in_0

T_9_8_wire_logic_cluster/lc_1/out
T_9_4_sp4_v_t_39
T_9_5_lc_trk_g2_7
T_9_5_wire_logic_cluster/lc_7/in_0

End 

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_2
T_4_16_wire_logic_cluster/lc_1/cout
T_4_16_wire_logic_cluster/lc_2/in_3

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_2
T_1_6_wire_logic_cluster/lc_1/cout
T_1_6_wire_logic_cluster/lc_2/in_3

Net : vbuf_tx_data_2
T_2_4_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g1_2
T_2_5_wire_logic_cluster/lc_4/in_3

End 

Net : vbuf_tx_data_3
T_2_4_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_5/in_3

End 

Net : vbuf_tx_data_4
T_2_4_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g1_4
T_2_5_wire_logic_cluster/lc_6/in_3

End 

Net : vbuf_tx_data_1
T_2_4_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g1_1
T_2_5_wire_logic_cluster/lc_3/in_3

End 

Net : vbuf_tx_data_5
T_2_4_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g1_5
T_2_5_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.r_addrZ0Z_8
T_5_4_wire_logic_cluster/lc_2/out
T_5_4_sp4_h_l_9
T_5_4_lc_trk_g0_4
T_5_4_wire_logic_cluster/lc_2/in_0

T_5_4_wire_logic_cluster/lc_2/out
T_5_4_sp4_h_l_9
T_0_4_span4_horz_5
T_3_4_lc_trk_g2_0
T_3_4_input2_0
T_3_4_wire_bram/ram/RADDR_8

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_1
T_1_6_wire_logic_cluster/lc_0/cout
T_1_6_wire_logic_cluster/lc_1/in_3

Net : Lab_UT.displayAlarmZ0Z_5
T_9_10_wire_logic_cluster/lc_5/out
T_9_3_sp12_v_t_22
T_9_4_lc_trk_g2_6
T_9_4_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.vbuf_count.un328_ci_3_cascade_
T_2_8_wire_logic_cluster/lc_5/ltout
T_2_8_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.uu0.un143_ci_0_cascade_
T_7_2_wire_logic_cluster/lc_2/ltout
T_7_2_wire_logic_cluster/lc_3/in_2

End 

Net : uu0.un44_ci_cascade_
T_1_2_wire_logic_cluster/lc_5/ltout
T_1_2_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.trig_rd_is_det_cascade_
T_5_3_wire_logic_cluster/lc_3/ltout
T_5_3_wire_logic_cluster/lc_4/in_2

End 

Net : uu0.un154_ci_9_cascade_
T_2_1_wire_logic_cluster/lc_6/ltout
T_2_1_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.un404_ci_0_cascade_
T_5_4_wire_logic_cluster/lc_4/ltout
T_5_4_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.uu0.un44_ci_cascade_
T_9_1_wire_logic_cluster/lc_1/ltout
T_9_1_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.displayAlarmZ0Z_0
T_11_4_wire_logic_cluster/lc_0/out
T_11_4_lc_trk_g2_0
T_11_4_input_2_2
T_11_4_wire_logic_cluster/lc_2/in_2

End 

Net : buart.Z_tx.shifterZ0Z_6
T_2_5_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.didp.curr_LEDZ0Z_0
T_8_5_wire_logic_cluster/lc_1/out
T_8_5_lc_trk_g0_1
T_8_5_wire_logic_cluster/lc_1/in_0

T_8_5_wire_logic_cluster/lc_1/out
T_8_5_lc_trk_g0_1
T_8_5_wire_logic_cluster/lc_0/in_1

T_8_5_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_46
T_9_7_sp4_v_t_42
T_9_8_lc_trk_g3_2
T_9_8_wire_logic_cluster/lc_4/in_1

T_8_5_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_46
T_9_7_sp4_v_t_42
T_9_9_lc_trk_g2_7
T_9_9_input_2_5
T_9_9_wire_logic_cluster/lc_5/in_2

T_8_5_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_46
T_9_7_sp4_v_t_42
T_9_9_lc_trk_g2_7
T_9_9_input_2_3
T_9_9_wire_logic_cluster/lc_3/in_2

T_8_5_wire_logic_cluster/lc_1/out
T_7_5_sp4_h_l_10
T_6_5_sp4_v_t_41
T_5_8_lc_trk_g3_1
T_5_8_wire_logic_cluster/lc_6/in_0

T_8_5_wire_logic_cluster/lc_1/out
T_9_5_sp4_h_l_2
T_12_5_sp4_v_t_42
T_12_9_lc_trk_g0_7
T_12_9_wire_logic_cluster/lc_6/in_1

T_8_5_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_46
T_9_7_sp4_v_t_42
T_10_11_sp4_h_l_1
T_11_11_lc_trk_g2_1
T_11_11_wire_logic_cluster/lc_2/in_3

T_8_5_wire_logic_cluster/lc_1/out
T_9_5_sp4_h_l_2
T_12_5_sp4_v_t_42
T_12_9_sp4_v_t_47
T_12_10_lc_trk_g2_7
T_12_10_wire_logic_cluster/lc_6/in_1

T_8_5_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_46
T_9_7_sp4_v_t_42
T_10_11_sp4_h_l_1
T_11_11_lc_trk_g2_1
T_11_11_wire_logic_cluster/lc_4/in_1

End 

Net : buart.Z_tx.shifterZ0Z_4
T_2_5_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g3_5
T_2_5_wire_logic_cluster/lc_4/in_0

End 

Net : buart.Z_tx.shifterZ0Z_0
T_2_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g2_1
T_2_5_wire_logic_cluster/lc_2/in_1

End 

Net : buart.Z_tx.shifterZ0Z_3
T_2_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_3/in_1

End 

Net : buart.Z_tx.shifterZ0Z_2
T_2_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g2_3
T_2_5_wire_logic_cluster/lc_0/in_1

End 

Net : buart.Z_tx.shifterZ0Z_5
T_2_5_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g2_6
T_2_5_wire_logic_cluster/lc_5/in_1

End 

Net : buart.Z_tx.shifterZ0Z_8
T_4_6_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g1_1
T_4_6_input_2_0
T_4_6_wire_logic_cluster/lc_0/in_2

End 

Net : buart.Z_tx.shifterZ0Z_1
T_2_5_wire_logic_cluster/lc_0/out
T_2_5_lc_trk_g2_0
T_2_5_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.didp.curr_LEDZ0Z_1
T_8_5_wire_logic_cluster/lc_0/out
T_8_5_lc_trk_g1_0
T_8_5_wire_logic_cluster/lc_0/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_7_5_sp4_h_l_8
T_10_5_sp4_v_t_36
T_9_9_lc_trk_g1_1
T_9_9_wire_logic_cluster/lc_7/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_7_5_sp4_h_l_8
T_10_5_sp4_v_t_36
T_9_9_lc_trk_g1_1
T_9_9_wire_logic_cluster/lc_4/in_0

T_8_5_wire_logic_cluster/lc_0/out
T_9_2_sp4_v_t_41
T_9_6_sp4_v_t_37
T_10_10_sp4_h_l_6
T_12_10_lc_trk_g3_3
T_12_10_wire_logic_cluster/lc_7/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_9_2_sp4_v_t_41
T_9_6_sp4_v_t_37
T_10_10_sp4_h_l_6
T_12_10_sp4_h_l_6
T_11_10_sp4_v_t_43
T_11_11_lc_trk_g3_3
T_11_11_wire_logic_cluster/lc_3/in_3

End 

Net : uart_RXD
T_0_11_wire_io_cluster/io_1/D_IN_0
T_1_12_lc_trk_g2_2
T_1_12_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.didp.q_RNIVQVP_2
T_5_8_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_37
T_7_9_sp4_h_l_6
T_9_9_lc_trk_g3_3
T_9_9_wire_logic_cluster/lc_7/in_1

End 

Net : o_serial_data_c
T_2_5_wire_logic_cluster/lc_2/out
T_2_4_sp4_v_t_36
T_2_8_sp4_v_t_41
T_0_12_span4_horz_28
T_0_12_lc_trk_g0_4
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : led_c_3
T_9_9_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_37
T_10_11_sp4_h_l_6
T_13_11_lc_trk_g1_3
T_13_11_wire_io_cluster/io_0/D_OUT_0

End 

Net : led_c_2
T_9_9_wire_logic_cluster/lc_7/out
T_10_7_sp4_v_t_42
T_11_11_sp4_h_l_1
T_13_11_lc_trk_g0_1
T_13_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : led_c_1
T_11_11_wire_logic_cluster/lc_3/out
T_12_11_sp4_h_l_6
T_13_11_span4_vert_t_15
T_13_12_lc_trk_g1_7
T_13_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : led_c_0
T_12_10_wire_logic_cluster/lc_7/out
T_12_8_sp4_v_t_43
T_13_12_span4_horz_0
T_13_12_lc_trk_g1_0
T_13_12_wire_io_cluster/io_1/D_OUT_0

End 

Net : latticehx1k_pll_inst.clk
T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_12
T_6_7_sp12_v_t_23
T_6_17_lc_trk_g1_4
T_6_17_wire_gbuf/in

End 

Net : clk_in_c
T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_4_span4_vert_t_14
T_0_1_span4_vert_b_14
T_0_1_lc_trk_g1_6
T_6_0_wire_pll/REFERENCECLK

End 

Net : Lab_UT.didp.q_RNI99F11_1
T_11_11_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g3_4
T_11_11_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.didp.q_RNIBBF11_2
T_9_8_wire_logic_cluster/lc_4/out
T_9_9_lc_trk_g1_4
T_9_9_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.didp.q_RNI1TVP_3
T_9_9_wire_logic_cluster/lc_5/out
T_9_9_lc_trk_g2_5
T_9_9_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.didp.q_RNI77F11_0_cascade_
T_12_10_wire_logic_cluster/lc_6/ltout
T_12_10_wire_logic_cluster/lc_7/in_2

End 

Net : CONSTANT_ONE_NET
T_6_5_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_40
T_3_4_sp4_h_l_5
T_2_0_span4_vert_40
T_2_0_lc_trk_g1_0
T_6_0_wire_pll/RESET

T_6_5_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_40
T_7_4_sp4_h_l_5
T_3_4_sp4_h_l_8
T_3_4_lc_trk_g1_5
T_3_4_wire_bram/ram/RE

T_6_5_wire_logic_cluster/lc_4/out
T_7_5_sp12_h_l_0
T_6_5_sp12_v_t_23
T_6_15_lc_trk_g3_4
T_6_15_input_2_7
T_6_15_wire_logic_cluster/lc_7/in_2

T_6_5_wire_logic_cluster/lc_4/out
T_6_0_span12_vert_16
T_7_9_sp12_h_l_0
T_12_9_lc_trk_g1_4
T_12_9_input_2_1
T_12_9_wire_logic_cluster/lc_1/in_2

T_6_5_wire_logic_cluster/lc_4/out
T_6_0_span12_vert_16
T_7_9_sp12_h_l_0
T_12_9_lc_trk_g1_4
T_12_9_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.didp.q_RNIDDF11_3_cascade_
T_9_9_wire_logic_cluster/lc_3/ltout
T_9_9_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.didp.q_RNIRMVP_0
T_12_9_wire_logic_cluster/lc_6/out
T_12_10_lc_trk_g0_6
T_12_10_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.didp.q_RNITOVP_1_cascade_
T_11_11_wire_logic_cluster/lc_2/ltout
T_11_11_wire_logic_cluster/lc_3/in_2

End 

