

================================================================
== Vitis HLS Report for 'run_test'
================================================================
* Date:           Mon Sep 19 22:17:47 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.098 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|       28|  80.000 ns|  0.560 us|    4|   28|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_find_region_fu_166  |find_region  |        2|        2|  40.000 ns|  40.000 ns|    2|    2|       no|
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    258|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      15|    441|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    314|    -|
|Register         |        -|    -|     353|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     368|   1013|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+----+-----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------+-----------------------------+---------+----+----+-----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U37  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|   0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U38  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|   0|    0|    0|
    |grp_find_region_fu_166           |find_region                  |        0|   0|  15|  441|    0|
    +---------------------------------+-----------------------------+---------+----+----+-----+-----+
    |Total                            |                             |        0|   0|  15|  441|    0|
    +---------------------------------+-----------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |and_ln35_1_fu_297_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln35_2_fu_344_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln35_3_fu_391_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln35_4_fu_438_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln35_5_fu_485_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln35_6_fu_532_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln35_7_fu_579_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln35_fu_250_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln35_10_fu_461_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln35_11_fu_467_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln35_12_fu_508_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln35_13_fu_514_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln35_14_fu_555_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln35_15_fu_561_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln35_1_fu_232_p2   |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln35_2_fu_273_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln35_3_fu_279_p2   |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln35_4_fu_320_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln35_5_fu_326_p2   |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln35_6_fu_367_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln35_7_fu_373_p2   |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln35_8_fu_414_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln35_9_fu_420_p2   |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln35_fu_226_p2     |      icmp|   0|  0|  11|           8|           2|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    |or_ln35_10_fu_473_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln35_11_fu_479_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln35_12_fu_520_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln35_13_fu_526_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln35_14_fu_567_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln35_15_fu_573_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln35_1_fu_238_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln35_2_fu_244_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln35_3_fu_291_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln35_4_fu_332_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln35_5_fu_338_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln35_6_fu_379_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln35_7_fu_385_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln35_8_fu_426_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln35_9_fu_432_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln35_fu_285_p2       |        or|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 258|         273|          49|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+-----+-----------+-----+-----------+
    |                     Name                    | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  130|         29|    1|         29|
    |ap_done                                      |    9|          2|    1|          2|
    |ap_phi_mux_error_write_assign_phi_fu_159_p4  |    9|          2|    1|          2|
    |error_write_assign_reg_155                   |    9|          2|    1|          2|
    |grp_fu_178_opcode                            |   14|          3|    5|         15|
    |grp_fu_178_p0                                |   81|         17|   32|        544|
    |grp_fu_178_p1                                |   14|          3|   32|         96|
    |grp_fu_185_p0                                |   48|          9|   32|        288|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |Total                                        |  314|         67|  105|        978|
    +---------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |and_ln35_1_reg_661                   |   1|   0|    1|          0|
    |and_ln35_2_reg_677                   |   1|   0|    1|          0|
    |and_ln35_3_reg_693                   |   1|   0|    1|          0|
    |and_ln35_4_reg_709                   |   1|   0|    1|          0|
    |and_ln35_5_reg_725                   |   1|   0|    1|          0|
    |and_ln35_6_reg_741                   |   1|   0|    1|          0|
    |and_ln35_7_reg_757                   |   1|   0|    1|          0|
    |and_ln35_reg_645                     |   1|   0|    1|          0|
    |ap_CS_fsm                            |  28|   0|   28|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |cmp_i10_i_i_reg_673                  |   1|   0|    1|          0|
    |cmp_i11_i_i_reg_689                  |   1|   0|    1|          0|
    |cmp_i12_i_i_reg_705                  |   1|   0|    1|          0|
    |cmp_i13_i_i_reg_721                  |   1|   0|    1|          0|
    |cmp_i14_i_i_reg_737                  |   1|   0|    1|          0|
    |cmp_i15_i_i_reg_753                  |   1|   0|    1|          0|
    |cmp_i9_i_i_reg_657                   |   1|   0|    1|          0|
    |cmp_i_i_i_reg_641                    |   1|   0|    1|          0|
    |data_0_load_reg_633                  |  32|   0|   32|          0|
    |data_1_addr_reg_623                  |   7|   0|    7|          0|
    |data_1_load_reg_649                  |  32|   0|   32|          0|
    |data_2_addr_reg_618                  |   7|   0|    7|          0|
    |data_2_load_reg_665                  |  32|   0|   32|          0|
    |data_3_addr_reg_613                  |   7|   0|    7|          0|
    |data_3_load_reg_681                  |  32|   0|   32|          0|
    |data_4_addr_reg_608                  |   7|   0|    7|          0|
    |data_4_load_reg_697                  |  32|   0|   32|          0|
    |data_5_addr_reg_603                  |   7|   0|    7|          0|
    |data_5_load_reg_713                  |  32|   0|   32|          0|
    |data_6_addr_reg_598                  |   7|   0|    7|          0|
    |data_6_load_reg_729                  |  32|   0|   32|          0|
    |data_7_addr_reg_593                  |   7|   0|    7|          0|
    |data_7_load_reg_745                  |  32|   0|   32|          0|
    |error_write_assign_reg_155           |   1|   0|    1|          0|
    |grp_find_region_fu_166_ap_start_reg  |   1|   0|    1|          0|
    |tmp_23_reg_761                       |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 353|   0|  353|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|      run_test|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|      run_test|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|      run_test|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|      run_test|  return value|
|ap_continue      |   in|    1|  ap_ctrl_hs|      run_test|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|      run_test|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|      run_test|  return value|
|ap_return        |  out|    1|  ap_ctrl_hs|      run_test|  return value|
|p_read1          |   in|   16|     ap_none|       p_read1|        scalar|
|data_0_address0  |  out|    7|   ap_memory|        data_0|         array|
|data_0_ce0       |  out|    1|   ap_memory|        data_0|         array|
|data_0_q0        |   in|   32|   ap_memory|        data_0|         array|
|data_1_address0  |  out|    7|   ap_memory|        data_1|         array|
|data_1_ce0       |  out|    1|   ap_memory|        data_1|         array|
|data_1_q0        |   in|   32|   ap_memory|        data_1|         array|
|data_2_address0  |  out|    7|   ap_memory|        data_2|         array|
|data_2_ce0       |  out|    1|   ap_memory|        data_2|         array|
|data_2_q0        |   in|   32|   ap_memory|        data_2|         array|
|data_3_address0  |  out|    7|   ap_memory|        data_3|         array|
|data_3_ce0       |  out|    1|   ap_memory|        data_3|         array|
|data_3_q0        |   in|   32|   ap_memory|        data_3|         array|
|data_4_address0  |  out|    7|   ap_memory|        data_4|         array|
|data_4_ce0       |  out|    1|   ap_memory|        data_4|         array|
|data_4_q0        |   in|   32|   ap_memory|        data_4|         array|
|data_5_address0  |  out|    7|   ap_memory|        data_5|         array|
|data_5_ce0       |  out|    1|   ap_memory|        data_5|         array|
|data_5_q0        |   in|   32|   ap_memory|        data_5|         array|
|data_6_address0  |  out|    7|   ap_memory|        data_6|         array|
|data_6_ce0       |  out|    1|   ap_memory|        data_6|         array|
|data_6_q0        |   in|   32|   ap_memory|        data_6|         array|
|data_7_address0  |  out|    7|   ap_memory|        data_7|         array|
|data_7_ce0       |  out|    1|   ap_memory|        data_7|         array|
|data_7_q0        |   in|   32|   ap_memory|        data_7|         array|
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 28 
4 --> 5 28 
5 --> 6 
6 --> 7 28 
7 --> 8 28 
8 --> 9 
9 --> 10 28 
10 --> 11 28 
11 --> 12 
12 --> 13 28 
13 --> 14 28 
14 --> 15 
15 --> 16 28 
16 --> 17 28 
17 --> 18 
18 --> 19 28 
19 --> 20 28 
20 --> 21 
21 --> 22 28 
22 --> 23 28 
23 --> 24 
24 --> 25 28 
25 --> 26 28 
26 --> 27 
27 --> 
28 --> 27 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.88>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 29 'read' 'p_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = -1> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i16 %p_read" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 30 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_7_addr = getelementptr i32 %data_7, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 31 'getelementptr' 'data_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_6_addr = getelementptr i32 %data_6, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 32 'getelementptr' 'data_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_5_addr = getelementptr i32 %data_5, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 33 'getelementptr' 'data_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_4_addr = getelementptr i32 %data_4, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 34 'getelementptr' 'data_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_3_addr = getelementptr i32 %data_3, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 35 'getelementptr' 'data_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 36 'getelementptr' 'data_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 37 'getelementptr' 'data_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_0_addr = getelementptr i32 %data_0, i64 0, i64 %zext_ln29" [detector_solid/abs_solid_detector.cpp:29]   --->   Operation 38 'getelementptr' 'data_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%data_0_load = load i7 %data_0_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 39 'load' 'data_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 2 <SV = 1> <Delay = 8.68>
ST_2 : Operation 40 [1/2] (3.25ns)   --->   "%data_0_load = load i7 %data_0_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 40 'load' 'data_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 41 [2/2] (5.43ns)   --->   "%cmp_i_i_i = fcmp_uno  i32 %data_0_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 41 'fcmp' 'cmp_i_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.43>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_0, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 42 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_1, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 43 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_2, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 44 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_3, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 45 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_4, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 46 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_5, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 47 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_6, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 48 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specreset_ln385 = specreset void @_ssdm_op_SpecReset, i32 %data_7, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 49 'specreset' 'specreset_ln385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (5.43ns)   --->   "%cmp_i_i_i = fcmp_uno  i32 %data_0_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 50 'fcmp' 'cmp_i_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 51 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_oeq  i32 %data_0_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 52 'fcmp' 'tmp_1' <Predicate = (!cmp_i_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp_oeq  i32 %data_0_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 53 'fcmp' 'tmp_3' <Predicate = (!cmp_i_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %data_0_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 54 'bitcast' 'bitcast_ln35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 55 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %bitcast_ln35" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 56 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.55ns)   --->   "%icmp_ln35 = icmp_ne  i8 %tmp, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 57 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (2.44ns)   --->   "%icmp_ln35_1 = icmp_eq  i23 %trunc_ln35, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 58 'icmp' 'icmp_ln35_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%or_ln35_1 = or i1 %icmp_ln35_1, i1 %icmp_ln35" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 59 'or' 'or_ln35_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_oeq  i32 %data_0_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 60 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp_oeq  i32 %data_0_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 61 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%or_ln35_2 = or i1 %tmp_1, i1 %tmp_3" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 62 'or' 'or_ln35_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %or_ln35_1, i1 %or_ln35_2" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 63 'and' 'and_ln35' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 64 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (3.25ns)   --->   "%data_1_load = load i7 %data_1_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 65 'load' 'data_1_load' <Predicate = (!and_ln35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 5 <SV = 4> <Delay = 8.68>
ST_5 : Operation 66 [1/2] (3.25ns)   --->   "%data_1_load = load i7 %data_1_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 66 'load' 'data_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 67 [2/2] (5.43ns)   --->   "%cmp_i9_i_i = fcmp_uno  i32 %data_1_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 67 'fcmp' 'cmp_i9_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.43>
ST_6 : Operation 68 [1/2] (5.43ns)   --->   "%cmp_i9_i_i = fcmp_uno  i32 %data_1_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 68 'fcmp' 'cmp_i9_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i9_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 69 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp_oeq  i32 %data_1_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 70 'fcmp' 'tmp_5' <Predicate = (!cmp_i9_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp_oeq  i32 %data_1_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 71 'fcmp' 'tmp_7' <Predicate = (!cmp_i9_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.40>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln35_1 = bitcast i32 %data_1_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 72 'bitcast' 'bitcast_ln35_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 73 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i32 %bitcast_ln35_1" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 74 'trunc' 'trunc_ln35_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (1.55ns)   --->   "%icmp_ln35_2 = icmp_ne  i8 %tmp_4, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 75 'icmp' 'icmp_ln35_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (2.44ns)   --->   "%icmp_ln35_3 = icmp_eq  i23 %trunc_ln35_1, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 76 'icmp' 'icmp_ln35_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_1)   --->   "%or_ln35 = or i1 %icmp_ln35_3, i1 %icmp_ln35_2" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 77 'or' 'or_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp_oeq  i32 %data_1_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 78 'fcmp' 'tmp_5' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp_oeq  i32 %data_1_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 79 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_1)   --->   "%or_ln35_3 = or i1 %tmp_5, i1 %tmp_7" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 80 'or' 'or_ln35_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_1 = and i1 %or_ln35, i1 %or_ln35_3" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 81 'and' 'and_ln35_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_1, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 82 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [2/2] (3.25ns)   --->   "%data_2_load = load i7 %data_2_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 83 'load' 'data_2_load' <Predicate = (!and_ln35_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 8 <SV = 7> <Delay = 8.68>
ST_8 : Operation 84 [1/2] (3.25ns)   --->   "%data_2_load = load i7 %data_2_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 84 'load' 'data_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 85 [2/2] (5.43ns)   --->   "%cmp_i10_i_i = fcmp_uno  i32 %data_2_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 85 'fcmp' 'cmp_i10_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.43>
ST_9 : Operation 86 [1/2] (5.43ns)   --->   "%cmp_i10_i_i = fcmp_uno  i32 %data_2_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 86 'fcmp' 'cmp_i10_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i10_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 87 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp_oeq  i32 %data_2_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 88 'fcmp' 'tmp_9' <Predicate = (!cmp_i10_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [2/2] (5.43ns)   --->   "%tmp_s = fcmp_oeq  i32 %data_2_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 89 'fcmp' 'tmp_s' <Predicate = (!cmp_i10_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.40>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln35_2 = bitcast i32 %data_2_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 90 'bitcast' 'bitcast_ln35_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 91 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln35_2 = trunc i32 %bitcast_ln35_2" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 92 'trunc' 'trunc_ln35_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (1.55ns)   --->   "%icmp_ln35_4 = icmp_ne  i8 %tmp_8, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 93 'icmp' 'icmp_ln35_4' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (2.44ns)   --->   "%icmp_ln35_5 = icmp_eq  i23 %trunc_ln35_2, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 94 'icmp' 'icmp_ln35_5' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_2)   --->   "%or_ln35_4 = or i1 %icmp_ln35_5, i1 %icmp_ln35_4" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 95 'or' 'or_ln35_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp_oeq  i32 %data_2_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 96 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/2] (5.43ns)   --->   "%tmp_s = fcmp_oeq  i32 %data_2_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 97 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_2)   --->   "%or_ln35_5 = or i1 %tmp_9, i1 %tmp_s" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 98 'or' 'or_ln35_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_2 = and i1 %or_ln35_4, i1 %or_ln35_5" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 99 'and' 'and_ln35_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_2, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 100 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [2/2] (3.25ns)   --->   "%data_3_load = load i7 %data_3_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 101 'load' 'data_3_load' <Predicate = (!and_ln35_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 11 <SV = 10> <Delay = 8.68>
ST_11 : Operation 102 [1/2] (3.25ns)   --->   "%data_3_load = load i7 %data_3_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 102 'load' 'data_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 103 [2/2] (5.43ns)   --->   "%cmp_i11_i_i = fcmp_uno  i32 %data_3_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 103 'fcmp' 'cmp_i11_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.43>
ST_12 : Operation 104 [1/2] (5.43ns)   --->   "%cmp_i11_i_i = fcmp_uno  i32 %data_3_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 104 'fcmp' 'cmp_i11_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i11_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 105 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp_oeq  i32 %data_3_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 106 'fcmp' 'tmp_6' <Predicate = (!cmp_i11_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp_oeq  i32 %data_3_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 107 'fcmp' 'tmp_10' <Predicate = (!cmp_i11_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.40>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln35_3 = bitcast i32 %data_3_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 108 'bitcast' 'bitcast_ln35_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_3, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 109 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln35_3 = trunc i32 %bitcast_ln35_3" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 110 'trunc' 'trunc_ln35_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (1.55ns)   --->   "%icmp_ln35_6 = icmp_ne  i8 %tmp_2, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 111 'icmp' 'icmp_ln35_6' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (2.44ns)   --->   "%icmp_ln35_7 = icmp_eq  i23 %trunc_ln35_3, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 112 'icmp' 'icmp_ln35_7' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_3)   --->   "%or_ln35_6 = or i1 %icmp_ln35_7, i1 %icmp_ln35_6" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 113 'or' 'or_ln35_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_oeq  i32 %data_3_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 114 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp_oeq  i32 %data_3_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 115 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_3)   --->   "%or_ln35_7 = or i1 %tmp_6, i1 %tmp_10" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 116 'or' 'or_ln35_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_3 = and i1 %or_ln35_6, i1 %or_ln35_7" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 117 'and' 'and_ln35_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_3, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 118 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [2/2] (3.25ns)   --->   "%data_4_load = load i7 %data_4_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 119 'load' 'data_4_load' <Predicate = (!and_ln35_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 14 <SV = 13> <Delay = 8.68>
ST_14 : Operation 120 [1/2] (3.25ns)   --->   "%data_4_load = load i7 %data_4_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 120 'load' 'data_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_14 : Operation 121 [2/2] (5.43ns)   --->   "%cmp_i12_i_i = fcmp_uno  i32 %data_4_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 121 'fcmp' 'cmp_i12_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.43>
ST_15 : Operation 122 [1/2] (5.43ns)   --->   "%cmp_i12_i_i = fcmp_uno  i32 %data_4_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 122 'fcmp' 'cmp_i12_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i12_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 123 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 124 [2/2] (5.43ns)   --->   "%tmp_12 = fcmp_oeq  i32 %data_4_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 124 'fcmp' 'tmp_12' <Predicate = (!cmp_i12_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 125 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp_oeq  i32 %data_4_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 125 'fcmp' 'tmp_13' <Predicate = (!cmp_i12_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.40>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln35_4 = bitcast i32 %data_4_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 126 'bitcast' 'bitcast_ln35_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_4, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 127 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln35_4 = trunc i32 %bitcast_ln35_4" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 128 'trunc' 'trunc_ln35_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (1.55ns)   --->   "%icmp_ln35_8 = icmp_ne  i8 %tmp_11, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 129 'icmp' 'icmp_ln35_8' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [1/1] (2.44ns)   --->   "%icmp_ln35_9 = icmp_eq  i23 %trunc_ln35_4, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 130 'icmp' 'icmp_ln35_9' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_4)   --->   "%or_ln35_8 = or i1 %icmp_ln35_9, i1 %icmp_ln35_8" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 131 'or' 'or_ln35_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 132 [1/2] (5.43ns)   --->   "%tmp_12 = fcmp_oeq  i32 %data_4_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 132 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp_oeq  i32 %data_4_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 133 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_4)   --->   "%or_ln35_9 = or i1 %tmp_12, i1 %tmp_13" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 134 'or' 'or_ln35_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_4 = and i1 %or_ln35_8, i1 %or_ln35_9" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 135 'and' 'and_ln35_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_4, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 136 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 137 [2/2] (3.25ns)   --->   "%data_5_load = load i7 %data_5_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 137 'load' 'data_5_load' <Predicate = (!and_ln35_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 17 <SV = 16> <Delay = 8.68>
ST_17 : Operation 138 [1/2] (3.25ns)   --->   "%data_5_load = load i7 %data_5_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 138 'load' 'data_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_17 : Operation 139 [2/2] (5.43ns)   --->   "%cmp_i13_i_i = fcmp_uno  i32 %data_5_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 139 'fcmp' 'cmp_i13_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.43>
ST_18 : Operation 140 [1/2] (5.43ns)   --->   "%cmp_i13_i_i = fcmp_uno  i32 %data_5_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 140 'fcmp' 'cmp_i13_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i13_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 141 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 142 [2/2] (5.43ns)   --->   "%tmp_15 = fcmp_oeq  i32 %data_5_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 142 'fcmp' 'tmp_15' <Predicate = (!cmp_i13_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 143 [2/2] (5.43ns)   --->   "%tmp_16 = fcmp_oeq  i32 %data_5_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 143 'fcmp' 'tmp_16' <Predicate = (!cmp_i13_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.40>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln35_5 = bitcast i32 %data_5_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 144 'bitcast' 'bitcast_ln35_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_5, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 145 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln35_5 = trunc i32 %bitcast_ln35_5" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 146 'trunc' 'trunc_ln35_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 147 [1/1] (1.55ns)   --->   "%icmp_ln35_10 = icmp_ne  i8 %tmp_14, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 147 'icmp' 'icmp_ln35_10' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 148 [1/1] (2.44ns)   --->   "%icmp_ln35_11 = icmp_eq  i23 %trunc_ln35_5, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 148 'icmp' 'icmp_ln35_11' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_5)   --->   "%or_ln35_10 = or i1 %icmp_ln35_11, i1 %icmp_ln35_10" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 149 'or' 'or_ln35_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 150 [1/2] (5.43ns)   --->   "%tmp_15 = fcmp_oeq  i32 %data_5_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 150 'fcmp' 'tmp_15' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 151 [1/2] (5.43ns)   --->   "%tmp_16 = fcmp_oeq  i32 %data_5_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 151 'fcmp' 'tmp_16' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_5)   --->   "%or_ln35_11 = or i1 %tmp_15, i1 %tmp_16" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 152 'or' 'or_ln35_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 153 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_5 = and i1 %or_ln35_10, i1 %or_ln35_11" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 153 'and' 'and_ln35_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_5, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 154 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [2/2] (3.25ns)   --->   "%data_6_load = load i7 %data_6_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 155 'load' 'data_6_load' <Predicate = (!and_ln35_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 20 <SV = 19> <Delay = 8.68>
ST_20 : Operation 156 [1/2] (3.25ns)   --->   "%data_6_load = load i7 %data_6_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 156 'load' 'data_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_20 : Operation 157 [2/2] (5.43ns)   --->   "%cmp_i14_i_i = fcmp_uno  i32 %data_6_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 157 'fcmp' 'cmp_i14_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.43>
ST_21 : Operation 158 [1/2] (5.43ns)   --->   "%cmp_i14_i_i = fcmp_uno  i32 %data_6_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 158 'fcmp' 'cmp_i14_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i14_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 159 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [2/2] (5.43ns)   --->   "%tmp_18 = fcmp_oeq  i32 %data_6_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 160 'fcmp' 'tmp_18' <Predicate = (!cmp_i14_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 161 [2/2] (5.43ns)   --->   "%tmp_19 = fcmp_oeq  i32 %data_6_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 161 'fcmp' 'tmp_19' <Predicate = (!cmp_i14_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.40>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%bitcast_ln35_6 = bitcast i32 %data_6_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 162 'bitcast' 'bitcast_ln35_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_6, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 163 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln35_6 = trunc i32 %bitcast_ln35_6" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 164 'trunc' 'trunc_ln35_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (1.55ns)   --->   "%icmp_ln35_12 = icmp_ne  i8 %tmp_17, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 165 'icmp' 'icmp_ln35_12' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 166 [1/1] (2.44ns)   --->   "%icmp_ln35_13 = icmp_eq  i23 %trunc_ln35_6, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 166 'icmp' 'icmp_ln35_13' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_6)   --->   "%or_ln35_12 = or i1 %icmp_ln35_13, i1 %icmp_ln35_12" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 167 'or' 'or_ln35_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 168 [1/2] (5.43ns)   --->   "%tmp_18 = fcmp_oeq  i32 %data_6_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 168 'fcmp' 'tmp_18' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 169 [1/2] (5.43ns)   --->   "%tmp_19 = fcmp_oeq  i32 %data_6_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 169 'fcmp' 'tmp_19' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_6)   --->   "%or_ln35_13 = or i1 %tmp_18, i1 %tmp_19" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 170 'or' 'or_ln35_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 171 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_6 = and i1 %or_ln35_12, i1 %or_ln35_13" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 171 'and' 'and_ln35_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_6, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 172 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 173 [2/2] (3.25ns)   --->   "%data_7_load = load i7 %data_7_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 173 'load' 'data_7_load' <Predicate = (!and_ln35_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 23 <SV = 22> <Delay = 8.68>
ST_23 : Operation 174 [1/2] (3.25ns)   --->   "%data_7_load = load i7 %data_7_addr" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 174 'load' 'data_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_23 : Operation 175 [2/2] (5.43ns)   --->   "%cmp_i15_i_i = fcmp_uno  i32 %data_7_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 175 'fcmp' 'cmp_i15_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.43>
ST_24 : Operation 176 [1/2] (5.43ns)   --->   "%cmp_i15_i_i = fcmp_uno  i32 %data_7_load, i32 0" [C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:636]   --->   Operation 176 'fcmp' 'cmp_i15_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp_i15_i_i, void, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 177 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 178 [2/2] (5.43ns)   --->   "%tmp_21 = fcmp_oeq  i32 %data_7_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 178 'fcmp' 'tmp_21' <Predicate = (!cmp_i15_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 179 [2/2] (5.43ns)   --->   "%tmp_22 = fcmp_oeq  i32 %data_7_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 179 'fcmp' 'tmp_22' <Predicate = (!cmp_i15_i_i)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 11.8>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%bitcast_ln35_7 = bitcast i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 180 'bitcast' 'bitcast_ln35_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_7, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 181 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln35_7 = trunc i32 %bitcast_ln35_7" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 182 'trunc' 'trunc_ln35_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (1.55ns)   --->   "%icmp_ln35_14 = icmp_ne  i8 %tmp_20, i8 255" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 183 'icmp' 'icmp_ln35_14' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 184 [1/1] (2.44ns)   --->   "%icmp_ln35_15 = icmp_eq  i23 %trunc_ln35_7, i23 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 184 'icmp' 'icmp_ln35_15' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_7)   --->   "%or_ln35_14 = or i1 %icmp_ln35_15, i1 %icmp_ln35_14" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 185 'or' 'or_ln35_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 186 [1/2] (5.43ns)   --->   "%tmp_21 = fcmp_oeq  i32 %data_7_load, i32 inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 186 'fcmp' 'tmp_21' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 187 [1/2] (5.43ns)   --->   "%tmp_22 = fcmp_oeq  i32 %data_7_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 187 'fcmp' 'tmp_22' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_7)   --->   "%or_ln35_15 = or i1 %tmp_21, i1 %tmp_22" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 188 'or' 'or_ln35_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 189 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_7 = and i1 %or_ln35_14, i1 %or_ln35_15" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 189 'and' 'and_ln35_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_7, void %_Z8is_validPf.exit.i, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 190 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 191 [2/2] (5.43ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:413]   --->   Operation 191 'call' 'tmp_i' <Predicate = (!and_ln35_7)> <Delay = 5.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 14.0>
ST_26 : Operation 192 [1/2] (14.0ns)   --->   "%tmp_i = call i5 @find_region, i32 %data_0_load, i32 %data_1_load, i32 %data_2_load, i32 %data_3_load, i32 %data_4_load, i32 %data_5_load, i32 %data_6_load, i32 %data_7_load" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:413]   --->   Operation 192 'call' 'tmp_i' <Predicate = true> <Delay = 14.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %tmp_i, i32 4" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:413]   --->   Operation 193 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 1.58>
ST_27 : Operation 194 [1/1] (1.58ns)   --->   "%br_ln369 = br void %run_test.exit" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:413]   --->   Operation 194 'br' 'br_ln369' <Predicate = (!cmp_i_i_i & !and_ln35 & !cmp_i9_i_i & !and_ln35_1 & !cmp_i10_i_i & !and_ln35_2 & !cmp_i11_i_i & !and_ln35_3 & !cmp_i12_i_i & !and_ln35_4 & !cmp_i13_i_i & !and_ln35_5 & !cmp_i14_i_i & !and_ln35_6 & !cmp_i15_i_i & !and_ln35_7)> <Delay = 1.58>
ST_27 : Operation 195 [1/1] (0.00ns)   --->   "%error_write_assign = phi i1 %tmp_23, void %_Z8is_validPf.exit.i, i1 1, void %.critedge.i" [detector_solid/abs_solid_detector.cpp:369->detector_solid/abs_solid_detector.cpp:413]   --->   Operation 195 'phi' 'error_write_assign' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 196 [1/1] (0.00ns)   --->   "%ret_ln413 = ret i1 %error_write_assign" [detector_solid/abs_solid_detector.cpp:413]   --->   Operation 196 'ret' 'ret_ln413' <Predicate = true> <Delay = 0.00>

State 28 <SV = 25> <Delay = 1.58>
ST_28 : Operation 197 [1/1] (1.58ns)   --->   "%br_ln0 = br void %run_test.exit"   --->   Operation 197 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read             (read         ) [ 00000000000000000000000000000]
zext_ln29          (zext         ) [ 00000000000000000000000000000]
data_7_addr        (getelementptr) [ 00111111111111111111111100000]
data_6_addr        (getelementptr) [ 00111111111111111111100000000]
data_5_addr        (getelementptr) [ 00111111111111111100000000000]
data_4_addr        (getelementptr) [ 00111111111111100000000000000]
data_3_addr        (getelementptr) [ 00111111111100000000000000000]
data_2_addr        (getelementptr) [ 00111111100000000000000000000]
data_1_addr        (getelementptr) [ 00111100000000000000000000000]
data_0_addr        (getelementptr) [ 00100000000000000000000000000]
data_0_load        (load         ) [ 00011111111111111111111111100]
specreset_ln385    (specreset    ) [ 00000000000000000000000000000]
specreset_ln385    (specreset    ) [ 00000000000000000000000000000]
specreset_ln385    (specreset    ) [ 00000000000000000000000000000]
specreset_ln385    (specreset    ) [ 00000000000000000000000000000]
specreset_ln385    (specreset    ) [ 00000000000000000000000000000]
specreset_ln385    (specreset    ) [ 00000000000000000000000000000]
specreset_ln385    (specreset    ) [ 00000000000000000000000000000]
specreset_ln385    (specreset    ) [ 00000000000000000000000000000]
cmp_i_i_i          (fcmp         ) [ 00011111111111111111111111111]
br_ln35            (br           ) [ 00000000000000000000000000000]
bitcast_ln35       (bitcast      ) [ 00000000000000000000000000000]
tmp                (partselect   ) [ 00000000000000000000000000000]
trunc_ln35         (trunc        ) [ 00000000000000000000000000000]
icmp_ln35          (icmp         ) [ 00000000000000000000000000000]
icmp_ln35_1        (icmp         ) [ 00000000000000000000000000000]
or_ln35_1          (or           ) [ 00000000000000000000000000000]
tmp_1              (fcmp         ) [ 00000000000000000000000000000]
tmp_3              (fcmp         ) [ 00000000000000000000000000000]
or_ln35_2          (or           ) [ 00000000000000000000000000000]
and_ln35           (and          ) [ 00001111111111111111111111111]
br_ln35            (br           ) [ 00000000000000000000000000000]
data_1_load        (load         ) [ 00000011111111111111111111100]
cmp_i9_i_i         (fcmp         ) [ 00000011111111111111111111111]
br_ln35            (br           ) [ 00000000000000000000000000000]
bitcast_ln35_1     (bitcast      ) [ 00000000000000000000000000000]
tmp_4              (partselect   ) [ 00000000000000000000000000000]
trunc_ln35_1       (trunc        ) [ 00000000000000000000000000000]
icmp_ln35_2        (icmp         ) [ 00000000000000000000000000000]
icmp_ln35_3        (icmp         ) [ 00000000000000000000000000000]
or_ln35            (or           ) [ 00000000000000000000000000000]
tmp_5              (fcmp         ) [ 00000000000000000000000000000]
tmp_7              (fcmp         ) [ 00000000000000000000000000000]
or_ln35_3          (or           ) [ 00000000000000000000000000000]
and_ln35_1         (and          ) [ 00000001111111111111111111111]
br_ln35            (br           ) [ 00000000000000000000000000000]
data_2_load        (load         ) [ 00000000011111111111111111100]
cmp_i10_i_i        (fcmp         ) [ 00000000011111111111111111111]
br_ln35            (br           ) [ 00000000000000000000000000000]
bitcast_ln35_2     (bitcast      ) [ 00000000000000000000000000000]
tmp_8              (partselect   ) [ 00000000000000000000000000000]
trunc_ln35_2       (trunc        ) [ 00000000000000000000000000000]
icmp_ln35_4        (icmp         ) [ 00000000000000000000000000000]
icmp_ln35_5        (icmp         ) [ 00000000000000000000000000000]
or_ln35_4          (or           ) [ 00000000000000000000000000000]
tmp_9              (fcmp         ) [ 00000000000000000000000000000]
tmp_s              (fcmp         ) [ 00000000000000000000000000000]
or_ln35_5          (or           ) [ 00000000000000000000000000000]
and_ln35_2         (and          ) [ 00000000001111111111111111111]
br_ln35            (br           ) [ 00000000000000000000000000000]
data_3_load        (load         ) [ 00000000000011111111111111100]
cmp_i11_i_i        (fcmp         ) [ 00000000000011111111111111111]
br_ln35            (br           ) [ 00000000000000000000000000000]
bitcast_ln35_3     (bitcast      ) [ 00000000000000000000000000000]
tmp_2              (partselect   ) [ 00000000000000000000000000000]
trunc_ln35_3       (trunc        ) [ 00000000000000000000000000000]
icmp_ln35_6        (icmp         ) [ 00000000000000000000000000000]
icmp_ln35_7        (icmp         ) [ 00000000000000000000000000000]
or_ln35_6          (or           ) [ 00000000000000000000000000000]
tmp_6              (fcmp         ) [ 00000000000000000000000000000]
tmp_10             (fcmp         ) [ 00000000000000000000000000000]
or_ln35_7          (or           ) [ 00000000000000000000000000000]
and_ln35_3         (and          ) [ 00000000000001111111111111111]
br_ln35            (br           ) [ 00000000000000000000000000000]
data_4_load        (load         ) [ 00000000000000011111111111100]
cmp_i12_i_i        (fcmp         ) [ 00000000000000011111111111111]
br_ln35            (br           ) [ 00000000000000000000000000000]
bitcast_ln35_4     (bitcast      ) [ 00000000000000000000000000000]
tmp_11             (partselect   ) [ 00000000000000000000000000000]
trunc_ln35_4       (trunc        ) [ 00000000000000000000000000000]
icmp_ln35_8        (icmp         ) [ 00000000000000000000000000000]
icmp_ln35_9        (icmp         ) [ 00000000000000000000000000000]
or_ln35_8          (or           ) [ 00000000000000000000000000000]
tmp_12             (fcmp         ) [ 00000000000000000000000000000]
tmp_13             (fcmp         ) [ 00000000000000000000000000000]
or_ln35_9          (or           ) [ 00000000000000000000000000000]
and_ln35_4         (and          ) [ 00000000000000001111111111111]
br_ln35            (br           ) [ 00000000000000000000000000000]
data_5_load        (load         ) [ 00000000000000000011111111100]
cmp_i13_i_i        (fcmp         ) [ 00000000000000000011111111111]
br_ln35            (br           ) [ 00000000000000000000000000000]
bitcast_ln35_5     (bitcast      ) [ 00000000000000000000000000000]
tmp_14             (partselect   ) [ 00000000000000000000000000000]
trunc_ln35_5       (trunc        ) [ 00000000000000000000000000000]
icmp_ln35_10       (icmp         ) [ 00000000000000000000000000000]
icmp_ln35_11       (icmp         ) [ 00000000000000000000000000000]
or_ln35_10         (or           ) [ 00000000000000000000000000000]
tmp_15             (fcmp         ) [ 00000000000000000000000000000]
tmp_16             (fcmp         ) [ 00000000000000000000000000000]
or_ln35_11         (or           ) [ 00000000000000000000000000000]
and_ln35_5         (and          ) [ 00000000000000000001111111111]
br_ln35            (br           ) [ 00000000000000000000000000000]
data_6_load        (load         ) [ 00000000000000000000011111100]
cmp_i14_i_i        (fcmp         ) [ 00000000000000000000011111111]
br_ln35            (br           ) [ 00000000000000000000000000000]
bitcast_ln35_6     (bitcast      ) [ 00000000000000000000000000000]
tmp_17             (partselect   ) [ 00000000000000000000000000000]
trunc_ln35_6       (trunc        ) [ 00000000000000000000000000000]
icmp_ln35_12       (icmp         ) [ 00000000000000000000000000000]
icmp_ln35_13       (icmp         ) [ 00000000000000000000000000000]
or_ln35_12         (or           ) [ 00000000000000000000000000000]
tmp_18             (fcmp         ) [ 00000000000000000000000000000]
tmp_19             (fcmp         ) [ 00000000000000000000000000000]
or_ln35_13         (or           ) [ 00000000000000000000000000000]
and_ln35_6         (and          ) [ 00000000000000000000001111111]
br_ln35            (br           ) [ 00000000000000000000000000000]
data_7_load        (load         ) [ 00000000000000000000000011100]
cmp_i15_i_i        (fcmp         ) [ 00000000000000000000000011111]
br_ln35            (br           ) [ 00000000000000000000000000000]
bitcast_ln35_7     (bitcast      ) [ 00000000000000000000000000000]
tmp_20             (partselect   ) [ 00000000000000000000000000000]
trunc_ln35_7       (trunc        ) [ 00000000000000000000000000000]
icmp_ln35_14       (icmp         ) [ 00000000000000000000000000000]
icmp_ln35_15       (icmp         ) [ 00000000000000000000000000000]
or_ln35_14         (or           ) [ 00000000000000000000000000000]
tmp_21             (fcmp         ) [ 00000000000000000000000000000]
tmp_22             (fcmp         ) [ 00000000000000000000000000000]
or_ln35_15         (or           ) [ 00000000000000000000000000000]
and_ln35_7         (and          ) [ 00000000000000000000000001111]
br_ln35            (br           ) [ 00000000000000000000000000000]
tmp_i              (call         ) [ 00000000000000000000000000000]
tmp_23             (bitselect    ) [ 00000000000000000000000000011]
br_ln369           (br           ) [ 00000000000000000000000000000]
error_write_assign (phi          ) [ 00000000000000000000000000010]
ret_ln413          (ret          ) [ 00000000000000000000000000000]
br_ln0             (br           ) [ 00000000000000000000000000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="find_region"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="p_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="data_7_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="16" slack="0"/>
<pin id="62" dir="1" index="3" bw="7" slack="21"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_7_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="data_6_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="16" slack="0"/>
<pin id="69" dir="1" index="3" bw="7" slack="18"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_6_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="data_5_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="16" slack="0"/>
<pin id="76" dir="1" index="3" bw="7" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_5_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="data_4_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="16" slack="0"/>
<pin id="83" dir="1" index="3" bw="7" slack="12"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_4_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="data_3_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="16" slack="0"/>
<pin id="90" dir="1" index="3" bw="7" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_3_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="data_2_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="16" slack="0"/>
<pin id="97" dir="1" index="3" bw="7" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_2_addr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="data_1_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="16" slack="0"/>
<pin id="104" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_1_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="data_0_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="16" slack="0"/>
<pin id="111" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_0_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_0_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="3"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_1_load/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="7" slack="6"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_2_load/7 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="9"/>
<pin id="132" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_3_load/10 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="12"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_4_load/13 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="15"/>
<pin id="142" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_5_load/16 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="18"/>
<pin id="147" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_6_load/19 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="21"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_7_load/22 "/>
</bind>
</comp>

<comp id="155" class="1005" name="error_write_assign_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="error_write_assign (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="error_write_assign_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="1" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="error_write_assign/27 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_find_region_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="23"/>
<pin id="169" dir="0" index="2" bw="32" slack="20"/>
<pin id="170" dir="0" index="3" bw="32" slack="17"/>
<pin id="171" dir="0" index="4" bw="32" slack="14"/>
<pin id="172" dir="0" index="5" bw="32" slack="11"/>
<pin id="173" dir="0" index="6" bw="32" slack="8"/>
<pin id="174" dir="0" index="7" bw="32" slack="5"/>
<pin id="175" dir="0" index="8" bw="32" slack="2"/>
<pin id="176" dir="1" index="9" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i/25 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="cmp_i_i_i/2 tmp_1/3 cmp_i9_i_i/5 tmp_5/6 cmp_i10_i_i/8 tmp_9/9 cmp_i11_i_i/11 tmp_6/12 cmp_i12_i_i/14 tmp_12/15 cmp_i13_i_i/17 tmp_15/18 cmp_i14_i_i/20 tmp_18/21 cmp_i15_i_i/23 tmp_21/24 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/3 tmp_7/6 tmp_s/9 tmp_10/12 tmp_13/15 tmp_16/18 tmp_19/21 tmp_22/24 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln29_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="bitcast_ln35_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="2"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="6" slack="0"/>
<pin id="216" dir="0" index="3" bw="6" slack="0"/>
<pin id="217" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="trunc_ln35_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln35_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln35_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="23" slack="0"/>
<pin id="234" dir="0" index="1" bw="23" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_1/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="or_ln35_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_1/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="or_ln35_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_2/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="and_ln35_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="bitcast_ln35_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="2"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35_1/7 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_4_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="6" slack="0"/>
<pin id="263" dir="0" index="3" bw="6" slack="0"/>
<pin id="264" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln35_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_1/7 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln35_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_2/7 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln35_3_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="23" slack="0"/>
<pin id="281" dir="0" index="1" bw="23" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_3/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="or_ln35_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="or_ln35_3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_3/7 "/>
</bind>
</comp>

<comp id="297" class="1004" name="and_ln35_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_1/7 "/>
</bind>
</comp>

<comp id="303" class="1004" name="bitcast_ln35_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="2"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35_2/10 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_8_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="6" slack="0"/>
<pin id="310" dir="0" index="3" bw="6" slack="0"/>
<pin id="311" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln35_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_2/10 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln35_4_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_4/10 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln35_5_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="23" slack="0"/>
<pin id="328" dir="0" index="1" bw="23" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_5/10 "/>
</bind>
</comp>

<comp id="332" class="1004" name="or_ln35_4_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_4/10 "/>
</bind>
</comp>

<comp id="338" class="1004" name="or_ln35_5_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_5/10 "/>
</bind>
</comp>

<comp id="344" class="1004" name="and_ln35_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_2/10 "/>
</bind>
</comp>

<comp id="350" class="1004" name="bitcast_ln35_3_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="2"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35_3/13 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="0" index="2" bw="6" slack="0"/>
<pin id="357" dir="0" index="3" bw="6" slack="0"/>
<pin id="358" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/13 "/>
</bind>
</comp>

<comp id="363" class="1004" name="trunc_ln35_3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_3/13 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln35_6_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_6/13 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln35_7_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="23" slack="0"/>
<pin id="375" dir="0" index="1" bw="23" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_7/13 "/>
</bind>
</comp>

<comp id="379" class="1004" name="or_ln35_6_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_6/13 "/>
</bind>
</comp>

<comp id="385" class="1004" name="or_ln35_7_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_7/13 "/>
</bind>
</comp>

<comp id="391" class="1004" name="and_ln35_3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_3/13 "/>
</bind>
</comp>

<comp id="397" class="1004" name="bitcast_ln35_4_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="2"/>
<pin id="399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35_4/16 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_11_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="0" index="2" bw="6" slack="0"/>
<pin id="404" dir="0" index="3" bw="6" slack="0"/>
<pin id="405" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/16 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln35_4_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_4/16 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln35_8_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_8/16 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln35_9_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="23" slack="0"/>
<pin id="422" dir="0" index="1" bw="23" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_9/16 "/>
</bind>
</comp>

<comp id="426" class="1004" name="or_ln35_8_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_8/16 "/>
</bind>
</comp>

<comp id="432" class="1004" name="or_ln35_9_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_9/16 "/>
</bind>
</comp>

<comp id="438" class="1004" name="and_ln35_4_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_4/16 "/>
</bind>
</comp>

<comp id="444" class="1004" name="bitcast_ln35_5_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="2"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35_5/19 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_14_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="0" index="2" bw="6" slack="0"/>
<pin id="451" dir="0" index="3" bw="6" slack="0"/>
<pin id="452" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/19 "/>
</bind>
</comp>

<comp id="457" class="1004" name="trunc_ln35_5_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_5/19 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln35_10_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="0" index="1" bw="8" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_10/19 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln35_11_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="23" slack="0"/>
<pin id="469" dir="0" index="1" bw="23" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_11/19 "/>
</bind>
</comp>

<comp id="473" class="1004" name="or_ln35_10_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_10/19 "/>
</bind>
</comp>

<comp id="479" class="1004" name="or_ln35_11_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_11/19 "/>
</bind>
</comp>

<comp id="485" class="1004" name="and_ln35_5_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_5/19 "/>
</bind>
</comp>

<comp id="491" class="1004" name="bitcast_ln35_6_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="2"/>
<pin id="493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35_6/22 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_17_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="0" index="2" bw="6" slack="0"/>
<pin id="498" dir="0" index="3" bw="6" slack="0"/>
<pin id="499" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/22 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln35_6_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_6/22 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln35_12_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="0" index="1" bw="8" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_12/22 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln35_13_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="23" slack="0"/>
<pin id="516" dir="0" index="1" bw="23" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_13/22 "/>
</bind>
</comp>

<comp id="520" class="1004" name="or_ln35_12_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_12/22 "/>
</bind>
</comp>

<comp id="526" class="1004" name="or_ln35_13_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_13/22 "/>
</bind>
</comp>

<comp id="532" class="1004" name="and_ln35_6_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_6/22 "/>
</bind>
</comp>

<comp id="538" class="1004" name="bitcast_ln35_7_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="2"/>
<pin id="540" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln35_7/25 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_20_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="0"/>
<pin id="544" dir="0" index="2" bw="6" slack="0"/>
<pin id="545" dir="0" index="3" bw="6" slack="0"/>
<pin id="546" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/25 "/>
</bind>
</comp>

<comp id="551" class="1004" name="trunc_ln35_7_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_7/25 "/>
</bind>
</comp>

<comp id="555" class="1004" name="icmp_ln35_14_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="0"/>
<pin id="557" dir="0" index="1" bw="8" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_14/25 "/>
</bind>
</comp>

<comp id="561" class="1004" name="icmp_ln35_15_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="23" slack="0"/>
<pin id="563" dir="0" index="1" bw="23" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_15/25 "/>
</bind>
</comp>

<comp id="567" class="1004" name="or_ln35_14_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_14/25 "/>
</bind>
</comp>

<comp id="573" class="1004" name="or_ln35_15_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_15/25 "/>
</bind>
</comp>

<comp id="579" class="1004" name="and_ln35_7_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_7/25 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_23_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="5" slack="0"/>
<pin id="588" dir="0" index="2" bw="4" slack="0"/>
<pin id="589" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/26 "/>
</bind>
</comp>

<comp id="593" class="1005" name="data_7_addr_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="7" slack="21"/>
<pin id="595" dir="1" index="1" bw="7" slack="21"/>
</pin_list>
<bind>
<opset="data_7_addr "/>
</bind>
</comp>

<comp id="598" class="1005" name="data_6_addr_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="7" slack="18"/>
<pin id="600" dir="1" index="1" bw="7" slack="18"/>
</pin_list>
<bind>
<opset="data_6_addr "/>
</bind>
</comp>

<comp id="603" class="1005" name="data_5_addr_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="7" slack="15"/>
<pin id="605" dir="1" index="1" bw="7" slack="15"/>
</pin_list>
<bind>
<opset="data_5_addr "/>
</bind>
</comp>

<comp id="608" class="1005" name="data_4_addr_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="7" slack="12"/>
<pin id="610" dir="1" index="1" bw="7" slack="12"/>
</pin_list>
<bind>
<opset="data_4_addr "/>
</bind>
</comp>

<comp id="613" class="1005" name="data_3_addr_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="7" slack="9"/>
<pin id="615" dir="1" index="1" bw="7" slack="9"/>
</pin_list>
<bind>
<opset="data_3_addr "/>
</bind>
</comp>

<comp id="618" class="1005" name="data_2_addr_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="7" slack="6"/>
<pin id="620" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opset="data_2_addr "/>
</bind>
</comp>

<comp id="623" class="1005" name="data_1_addr_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="3"/>
<pin id="625" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="data_1_addr "/>
</bind>
</comp>

<comp id="628" class="1005" name="data_0_addr_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="7" slack="1"/>
<pin id="630" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_0_addr "/>
</bind>
</comp>

<comp id="633" class="1005" name="data_0_load_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="1"/>
<pin id="635" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_0_load "/>
</bind>
</comp>

<comp id="641" class="1005" name="cmp_i_i_i_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="24"/>
<pin id="643" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i_i_i "/>
</bind>
</comp>

<comp id="645" class="1005" name="and_ln35_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="23"/>
<pin id="647" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln35 "/>
</bind>
</comp>

<comp id="649" class="1005" name="data_1_load_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_1_load "/>
</bind>
</comp>

<comp id="657" class="1005" name="cmp_i9_i_i_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="21"/>
<pin id="659" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i9_i_i "/>
</bind>
</comp>

<comp id="661" class="1005" name="and_ln35_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="20"/>
<pin id="663" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln35_1 "/>
</bind>
</comp>

<comp id="665" class="1005" name="data_2_load_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_2_load "/>
</bind>
</comp>

<comp id="673" class="1005" name="cmp_i10_i_i_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="18"/>
<pin id="675" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i10_i_i "/>
</bind>
</comp>

<comp id="677" class="1005" name="and_ln35_2_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="17"/>
<pin id="679" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln35_2 "/>
</bind>
</comp>

<comp id="681" class="1005" name="data_3_load_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="1"/>
<pin id="683" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_3_load "/>
</bind>
</comp>

<comp id="689" class="1005" name="cmp_i11_i_i_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="15"/>
<pin id="691" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i11_i_i "/>
</bind>
</comp>

<comp id="693" class="1005" name="and_ln35_3_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="14"/>
<pin id="695" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln35_3 "/>
</bind>
</comp>

<comp id="697" class="1005" name="data_4_load_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_4_load "/>
</bind>
</comp>

<comp id="705" class="1005" name="cmp_i12_i_i_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="12"/>
<pin id="707" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i12_i_i "/>
</bind>
</comp>

<comp id="709" class="1005" name="and_ln35_4_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="11"/>
<pin id="711" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln35_4 "/>
</bind>
</comp>

<comp id="713" class="1005" name="data_5_load_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_5_load "/>
</bind>
</comp>

<comp id="721" class="1005" name="cmp_i13_i_i_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="9"/>
<pin id="723" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i13_i_i "/>
</bind>
</comp>

<comp id="725" class="1005" name="and_ln35_5_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="8"/>
<pin id="727" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln35_5 "/>
</bind>
</comp>

<comp id="729" class="1005" name="data_6_load_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_6_load "/>
</bind>
</comp>

<comp id="737" class="1005" name="cmp_i14_i_i_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="6"/>
<pin id="739" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i14_i_i "/>
</bind>
</comp>

<comp id="741" class="1005" name="and_ln35_6_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="5"/>
<pin id="743" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln35_6 "/>
</bind>
</comp>

<comp id="745" class="1005" name="data_7_load_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="1"/>
<pin id="747" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_7_load "/>
</bind>
</comp>

<comp id="753" class="1005" name="cmp_i15_i_i_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="3"/>
<pin id="755" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i15_i_i "/>
</bind>
</comp>

<comp id="757" class="1005" name="and_ln35_7_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="2"/>
<pin id="759" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln35_7 "/>
</bind>
</comp>

<comp id="761" class="1005" name="tmp_23_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="1"/>
<pin id="763" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="158"><net_src comp="50" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="182"><net_src comp="114" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="190"><net_src comp="120" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="191"><net_src comp="125" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="192"><net_src comp="130" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="193"><net_src comp="135" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="194"><net_src comp="140" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="195"><net_src comp="145" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="196"><net_src comp="150" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="200"><net_src comp="52" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="204"><net_src comp="197" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="206"><net_src comp="197" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="208"><net_src comp="197" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="225"><net_src comp="209" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="212" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="222" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="226" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="178" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="185" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="238" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="244" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="38" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="272"><net_src comp="256" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="259" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="269" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="273" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="178" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="185" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="285" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="291" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="312"><net_src comp="34" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="36" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="38" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="319"><net_src comp="303" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="306" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="40" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="316" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="42" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="320" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="178" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="185" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="332" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="359"><net_src comp="34" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="36" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="362"><net_src comp="38" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="366"><net_src comp="350" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="353" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="40" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="363" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="42" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="367" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="178" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="185" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="379" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="385" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="406"><net_src comp="34" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="36" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="409"><net_src comp="38" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="413"><net_src comp="397" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="400" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="40" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="410" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="42" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="414" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="178" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="185" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="426" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="432" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="453"><net_src comp="34" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="444" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="455"><net_src comp="36" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="456"><net_src comp="38" pin="0"/><net_sink comp="447" pin=3"/></net>

<net id="460"><net_src comp="444" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="447" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="40" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="457" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="42" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="461" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="178" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="185" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="473" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="479" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="500"><net_src comp="34" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="491" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="36" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="38" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="507"><net_src comp="491" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="494" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="40" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="504" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="42" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="508" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="178" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="185" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="520" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="526" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="547"><net_src comp="34" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="538" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="549"><net_src comp="36" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="550"><net_src comp="38" pin="0"/><net_sink comp="541" pin=3"/></net>

<net id="554"><net_src comp="538" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="541" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="40" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="551" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="42" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="561" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="555" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="178" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="185" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="567" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="573" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="590"><net_src comp="46" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="166" pin="9"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="48" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="596"><net_src comp="58" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="601"><net_src comp="65" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="606"><net_src comp="72" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="611"><net_src comp="79" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="616"><net_src comp="86" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="621"><net_src comp="93" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="626"><net_src comp="100" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="631"><net_src comp="107" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="636"><net_src comp="114" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="639"><net_src comp="633" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="640"><net_src comp="633" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="644"><net_src comp="178" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="250" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="120" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="655"><net_src comp="649" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="656"><net_src comp="649" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="660"><net_src comp="178" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="297" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="125" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="671"><net_src comp="665" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="672"><net_src comp="665" pin="1"/><net_sink comp="166" pin=3"/></net>

<net id="676"><net_src comp="178" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="344" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="130" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="687"><net_src comp="681" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="688"><net_src comp="681" pin="1"/><net_sink comp="166" pin=4"/></net>

<net id="692"><net_src comp="178" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="391" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="135" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="703"><net_src comp="697" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="704"><net_src comp="697" pin="1"/><net_sink comp="166" pin=5"/></net>

<net id="708"><net_src comp="178" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="438" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="140" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="719"><net_src comp="713" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="720"><net_src comp="713" pin="1"/><net_sink comp="166" pin=6"/></net>

<net id="724"><net_src comp="178" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="485" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="145" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="735"><net_src comp="729" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="736"><net_src comp="729" pin="1"/><net_sink comp="166" pin=7"/></net>

<net id="740"><net_src comp="178" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="532" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="150" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="751"><net_src comp="745" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="752"><net_src comp="745" pin="1"/><net_sink comp="166" pin=8"/></net>

<net id="756"><net_src comp="178" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="579" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="585" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="159" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_0 | {}
	Port: data_1 | {}
	Port: data_2 | {}
	Port: data_3 | {}
	Port: data_4 | {}
	Port: data_5 | {}
	Port: data_6 | {}
	Port: data_7 | {}
 - Input state : 
	Port: run_test : p_read1 | {1 }
	Port: run_test : data_0 | {1 2 }
	Port: run_test : data_1 | {4 5 }
	Port: run_test : data_2 | {7 8 }
	Port: run_test : data_3 | {10 11 }
	Port: run_test : data_4 | {13 14 }
	Port: run_test : data_5 | {16 17 }
	Port: run_test : data_6 | {19 20 }
	Port: run_test : data_7 | {22 23 }
  - Chain level:
	State 1
		data_7_addr : 1
		data_6_addr : 1
		data_5_addr : 1
		data_4_addr : 1
		data_3_addr : 1
		data_2_addr : 1
		data_1_addr : 1
		data_0_addr : 1
		data_0_load : 2
	State 2
		cmp_i_i_i : 1
	State 3
		br_ln35 : 1
	State 4
		tmp : 1
		trunc_ln35 : 1
		icmp_ln35 : 2
		icmp_ln35_1 : 2
		or_ln35_1 : 3
		or_ln35_2 : 1
		and_ln35 : 3
		br_ln35 : 3
	State 5
		cmp_i9_i_i : 1
	State 6
		br_ln35 : 1
	State 7
		tmp_4 : 1
		trunc_ln35_1 : 1
		icmp_ln35_2 : 2
		icmp_ln35_3 : 2
		or_ln35 : 3
		or_ln35_3 : 1
		and_ln35_1 : 3
		br_ln35 : 3
	State 8
		cmp_i10_i_i : 1
	State 9
		br_ln35 : 1
	State 10
		tmp_8 : 1
		trunc_ln35_2 : 1
		icmp_ln35_4 : 2
		icmp_ln35_5 : 2
		or_ln35_4 : 3
		or_ln35_5 : 1
		and_ln35_2 : 3
		br_ln35 : 3
	State 11
		cmp_i11_i_i : 1
	State 12
		br_ln35 : 1
	State 13
		tmp_2 : 1
		trunc_ln35_3 : 1
		icmp_ln35_6 : 2
		icmp_ln35_7 : 2
		or_ln35_6 : 3
		or_ln35_7 : 1
		and_ln35_3 : 3
		br_ln35 : 3
	State 14
		cmp_i12_i_i : 1
	State 15
		br_ln35 : 1
	State 16
		tmp_11 : 1
		trunc_ln35_4 : 1
		icmp_ln35_8 : 2
		icmp_ln35_9 : 2
		or_ln35_8 : 3
		or_ln35_9 : 1
		and_ln35_4 : 3
		br_ln35 : 3
	State 17
		cmp_i13_i_i : 1
	State 18
		br_ln35 : 1
	State 19
		tmp_14 : 1
		trunc_ln35_5 : 1
		icmp_ln35_10 : 2
		icmp_ln35_11 : 2
		or_ln35_10 : 3
		or_ln35_11 : 1
		and_ln35_5 : 3
		br_ln35 : 3
	State 20
		cmp_i14_i_i : 1
	State 21
		br_ln35 : 1
	State 22
		tmp_17 : 1
		trunc_ln35_6 : 1
		icmp_ln35_12 : 2
		icmp_ln35_13 : 2
		or_ln35_12 : 3
		or_ln35_13 : 1
		and_ln35_6 : 3
		br_ln35 : 3
	State 23
		cmp_i15_i_i : 1
	State 24
		br_ln35 : 1
	State 25
		tmp_20 : 1
		trunc_ln35_7 : 1
		icmp_ln35_14 : 2
		icmp_ln35_15 : 2
		or_ln35_14 : 3
		or_ln35_15 : 1
		and_ln35_7 : 3
		br_ln35 : 3
	State 26
		tmp_23 : 1
	State 27
		error_write_assign : 1
		ret_ln413 : 2
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   call   | grp_find_region_fu_166 |  25.408 |   268   |   563   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln35_fu_226    |    0    |    0    |    11   |
|          |   icmp_ln35_1_fu_232   |    0    |    0    |    15   |
|          |   icmp_ln35_2_fu_273   |    0    |    0    |    11   |
|          |   icmp_ln35_3_fu_279   |    0    |    0    |    15   |
|          |   icmp_ln35_4_fu_320   |    0    |    0    |    11   |
|          |   icmp_ln35_5_fu_326   |    0    |    0    |    15   |
|          |   icmp_ln35_6_fu_367   |    0    |    0    |    11   |
|   icmp   |   icmp_ln35_7_fu_373   |    0    |    0    |    15   |
|          |   icmp_ln35_8_fu_414   |    0    |    0    |    11   |
|          |   icmp_ln35_9_fu_420   |    0    |    0    |    15   |
|          |   icmp_ln35_10_fu_461  |    0    |    0    |    11   |
|          |   icmp_ln35_11_fu_467  |    0    |    0    |    15   |
|          |   icmp_ln35_12_fu_508  |    0    |    0    |    11   |
|          |   icmp_ln35_13_fu_514  |    0    |    0    |    15   |
|          |   icmp_ln35_14_fu_555  |    0    |    0    |    11   |
|          |   icmp_ln35_15_fu_561  |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |    or_ln35_1_fu_238    |    0    |    0    |    2    |
|          |    or_ln35_2_fu_244    |    0    |    0    |    2    |
|          |     or_ln35_fu_285     |    0    |    0    |    2    |
|          |    or_ln35_3_fu_291    |    0    |    0    |    2    |
|          |    or_ln35_4_fu_332    |    0    |    0    |    2    |
|          |    or_ln35_5_fu_338    |    0    |    0    |    2    |
|          |    or_ln35_6_fu_379    |    0    |    0    |    2    |
|    or    |    or_ln35_7_fu_385    |    0    |    0    |    2    |
|          |    or_ln35_8_fu_426    |    0    |    0    |    2    |
|          |    or_ln35_9_fu_432    |    0    |    0    |    2    |
|          |    or_ln35_10_fu_473   |    0    |    0    |    2    |
|          |    or_ln35_11_fu_479   |    0    |    0    |    2    |
|          |    or_ln35_12_fu_520   |    0    |    0    |    2    |
|          |    or_ln35_13_fu_526   |    0    |    0    |    2    |
|          |    or_ln35_14_fu_567   |    0    |    0    |    2    |
|          |    or_ln35_15_fu_573   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |     and_ln35_fu_250    |    0    |    0    |    2    |
|          |    and_ln35_1_fu_297   |    0    |    0    |    2    |
|          |    and_ln35_2_fu_344   |    0    |    0    |    2    |
|    and   |    and_ln35_3_fu_391   |    0    |    0    |    2    |
|          |    and_ln35_4_fu_438   |    0    |    0    |    2    |
|          |    and_ln35_5_fu_485   |    0    |    0    |    2    |
|          |    and_ln35_6_fu_532   |    0    |    0    |    2    |
|          |    and_ln35_7_fu_579   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|   read   |    p_read_read_fu_52   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   fcmp   |       grp_fu_178       |    0    |    0    |    0    |
|          |       grp_fu_185       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln29_fu_197    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       tmp_fu_212       |    0    |    0    |    0    |
|          |      tmp_4_fu_259      |    0    |    0    |    0    |
|          |      tmp_8_fu_306      |    0    |    0    |    0    |
|partselect|      tmp_2_fu_353      |    0    |    0    |    0    |
|          |      tmp_11_fu_400     |    0    |    0    |    0    |
|          |      tmp_14_fu_447     |    0    |    0    |    0    |
|          |      tmp_17_fu_494     |    0    |    0    |    0    |
|          |      tmp_20_fu_541     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    trunc_ln35_fu_222   |    0    |    0    |    0    |
|          |   trunc_ln35_1_fu_269  |    0    |    0    |    0    |
|          |   trunc_ln35_2_fu_316  |    0    |    0    |    0    |
|   trunc  |   trunc_ln35_3_fu_363  |    0    |    0    |    0    |
|          |   trunc_ln35_4_fu_410  |    0    |    0    |    0    |
|          |   trunc_ln35_5_fu_457  |    0    |    0    |    0    |
|          |   trunc_ln35_6_fu_504  |    0    |    0    |    0    |
|          |   trunc_ln35_7_fu_551  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_23_fu_585     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |  25.408 |   268   |   819   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    and_ln35_1_reg_661    |    1   |
|    and_ln35_2_reg_677    |    1   |
|    and_ln35_3_reg_693    |    1   |
|    and_ln35_4_reg_709    |    1   |
|    and_ln35_5_reg_725    |    1   |
|    and_ln35_6_reg_741    |    1   |
|    and_ln35_7_reg_757    |    1   |
|     and_ln35_reg_645     |    1   |
|    cmp_i10_i_i_reg_673   |    1   |
|    cmp_i11_i_i_reg_689   |    1   |
|    cmp_i12_i_i_reg_705   |    1   |
|    cmp_i13_i_i_reg_721   |    1   |
|    cmp_i14_i_i_reg_737   |    1   |
|    cmp_i15_i_i_reg_753   |    1   |
|    cmp_i9_i_i_reg_657    |    1   |
|     cmp_i_i_i_reg_641    |    1   |
|    data_0_addr_reg_628   |    7   |
|    data_0_load_reg_633   |   32   |
|    data_1_addr_reg_623   |    7   |
|    data_1_load_reg_649   |   32   |
|    data_2_addr_reg_618   |    7   |
|    data_2_load_reg_665   |   32   |
|    data_3_addr_reg_613   |    7   |
|    data_3_load_reg_681   |   32   |
|    data_4_addr_reg_608   |    7   |
|    data_4_load_reg_697   |   32   |
|    data_5_addr_reg_603   |    7   |
|    data_5_load_reg_713   |   32   |
|    data_6_addr_reg_598   |    7   |
|    data_6_load_reg_729   |   32   |
|    data_7_addr_reg_593   |    7   |
|    data_7_load_reg_745   |   32   |
|error_write_assign_reg_155|    1   |
|      tmp_23_reg_761      |    1   |
+--------------------------+--------+
|           Total          |   330  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_114 |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_178    |  p0  |  16  |  32  |   512  ||    65   |
|     grp_fu_178    |  p1  |   2  |  32  |   64   |
|     grp_fu_185    |  p0  |   8  |  32  |   256  ||    42   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   846  ||  7.5438 ||   116   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   25   |   268  |   819  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   116  |
|  Register |    -   |   330  |    -   |
+-----------+--------+--------+--------+
|   Total   |   32   |   598  |   935  |
+-----------+--------+--------+--------+
