- ğŸ‘‹ Hi,I'm Shashank - Design Verification Engineer!
- ğŸ‘€ Interested in collaborating on projects related to DV
- ğŸ¤” Seeking opportunities to streamline and enhance the verification process.
- ğŸ’» Technologies & Tools
        Hardware Description Languages (HDL): Verilog.
        Verification Tools: ModelSim, VCS, Questa.
        Simulation Environments: UVM.
        Version Control: Git.  
- ğŸ“« How to reach me ...email me : shashank6607@proton.me
- ğŸ‘©â€ğŸ’» Feel free to explore my repositories, and let's connect to discuss all things design verification! 

<!---
shashii23/shashii23 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
