Analysis & Synthesis report for MAX
Thu Dec 14 21:35:25 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |MAX|video_vicii_656x:U4|vicCycle
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Source assignments for COLRAM:U11|altsyncram:altsyncram_component|altsyncram_14g1:auto_generated
 14. Source assignments for MAINRAM:U6|altsyncram:altsyncram_component|altsyncram_d4g1:auto_generated
 15. Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: COLRAM:U11|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: MAINRAM:U6|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: video_vicii_656x:U4
 19. altpll Parameter Settings by Entity Instance
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "video_vicii_656x:U4"
 22. Port Connectivity Checks: "MOS6703:U8"
 23. Port Connectivity Checks: "T65:U5|T65_ALU:alu"
 24. Port Connectivity Checks: "T65:U5"
 25. Port Connectivity Checks: "pll:pll"
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 14 21:35:25 2017      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; MAX                                        ;
; Top-level Entity Name              ; MAX                                        ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 0                                          ;
;     Total combinational functions  ; 0                                          ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 21                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; MAX                ; MAX                ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; rtl/T65/T65_Pack.vhd             ; yes             ; User VHDL File               ; C:/Users/Admin/Desktop/MAX/rtl/T65/T65_Pack.vhd                         ;         ;
; rtl/T65/T65_MCode.vhd            ; yes             ; User VHDL File               ; C:/Users/Admin/Desktop/MAX/rtl/T65/T65_MCode.vhd                        ;         ;
; rtl/T65/T65_ALU.vhd              ; yes             ; User VHDL File               ; C:/Users/Admin/Desktop/MAX/rtl/T65/T65_ALU.vhd                          ;         ;
; rtl/T65/T65.vhd                  ; yes             ; User VHDL File               ; C:/Users/Admin/Desktop/MAX/rtl/T65/T65.vhd                              ;         ;
; rtl/MOS6703.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Admin/Desktop/MAX/rtl/MOS6703.v                                ;         ;
; rtl/MAX.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/Admin/Desktop/MAX/rtl/MAX.sv                                   ;         ;
; rtl/pll.v                        ; yes             ; User Wizard-Generated File   ; C:/Users/Admin/Desktop/MAX/rtl/pll.v                                    ;         ;
; rtl/COLRAM.v                     ; yes             ; User Wizard-Generated File   ; C:/Users/Admin/Desktop/MAX/rtl/COLRAM.v                                 ;         ;
; rtl/MAINRAM.v                    ; yes             ; User Wizard-Generated File   ; C:/Users/Admin/Desktop/MAX/rtl/MAINRAM.v                                ;         ;
; rtl/video_vicII_656x_a.vhd       ; yes             ; User VHDL File               ; C:/Users/Admin/Desktop/MAX/rtl/video_vicII_656x_a.vhd                   ;         ;
; rtl/video_vicII_656x_e.vhd       ; yes             ; User VHDL File               ; C:/Users/Admin/Desktop/MAX/rtl/video_vicII_656x_e.vhd                   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga/13.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/13.1/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga/13.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga/13.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Admin/Desktop/MAX/db/pll_altpll.v                              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga/13.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga/13.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga/13.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga/13.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga/13.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga/13.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga/13.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_14g1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Admin/Desktop/MAX/db/altsyncram_14g1.tdf                       ;         ;
; db/altsyncram_d4g1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Admin/Desktop/MAX/db/altsyncram_d4g1.tdf                       ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
;                                             ;                 ;
; Total combinational functions               ; 0               ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 0               ;
;     -- 3 input functions                    ; 0               ;
;     -- <=2 input functions                  ; 0               ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 0               ;
;     -- arithmetic mode                      ; 0               ;
;                                             ;                 ;
; Total registers                             ; 0               ;
;     -- Dedicated logic registers            ; 0               ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 21              ;
; Embedded Multiplier 9-bit elements          ; 0               ;
; Maximum fan-out node                        ; VGA_R[0]~output ;
; Maximum fan-out                             ; 1               ;
; Total fan-out                               ; 21              ;
; Average fan-out                             ; 0.50            ;
+---------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |MAX                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 21   ; 0            ; |MAX                ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                      ;
+--------+--------------+---------+--------------+--------------+-----------------+------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File                          ;
+--------+--------------+---------+--------------+--------------+-----------------+------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |MAX|MAINRAM:U6 ; C:/Users/Admin/Desktop/MAX/rtl/MAINRAM.v ;
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |MAX|COLRAM:U11 ; C:/Users/Admin/Desktop/MAX/rtl/COLRAM.v  ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |MAX|pll:pll    ; C:/Users/Admin/Desktop/MAX/rtl/pll.v     ;
+--------+--------------+---------+--------------+--------------+-----------------+------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MAX|video_vicii_656x:U4|vicCycle                                                                                                                                                                                                                                                                                                           ;
+---------------------------+-----------------------+-----------------------+-------------------------+-------------------------+-------------------------+---------------------------+--------------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                      ; vicCycle.cycleSpriteB ; vicCycle.cycleSpriteA ; vicCycle.cycleSpriteBa3 ; vicCycle.cycleSpriteBa2 ; vicCycle.cycleSpriteBa1 ; vicCycle.cycleCalcSprites ; vicCycle.cycleChar ; vicCycle.cycleIdle1 ; vicCycle.cycleRefresh5 ; vicCycle.cycleRefresh4 ; vicCycle.cycleRefresh3 ; vicCycle.cycleRefresh2 ; vicCycle.cycleRefresh1 ;
+---------------------------+-----------------------+-----------------------+-------------------------+-------------------------+-------------------------+---------------------------+--------------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; vicCycle.cycleRefresh1    ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                         ; 0                  ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ;
; vicCycle.cycleRefresh2    ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                         ; 0                  ; 0                   ; 0                      ; 0                      ; 0                      ; 1                      ; 1                      ;
; vicCycle.cycleRefresh3    ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                         ; 0                  ; 0                   ; 0                      ; 0                      ; 1                      ; 0                      ; 1                      ;
; vicCycle.cycleRefresh4    ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                         ; 0                  ; 0                   ; 0                      ; 1                      ; 0                      ; 0                      ; 1                      ;
; vicCycle.cycleRefresh5    ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                         ; 0                  ; 0                   ; 1                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; vicCycle.cycleIdle1       ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                         ; 0                  ; 1                   ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; vicCycle.cycleChar        ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                         ; 1                  ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; vicCycle.cycleCalcSprites ; 0                     ; 0                     ; 0                       ; 0                       ; 0                       ; 1                         ; 0                  ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; vicCycle.cycleSpriteBa1   ; 0                     ; 0                     ; 0                       ; 0                       ; 1                       ; 0                         ; 0                  ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; vicCycle.cycleSpriteBa2   ; 0                     ; 0                     ; 0                       ; 1                       ; 0                       ; 0                         ; 0                  ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; vicCycle.cycleSpriteBa3   ; 0                     ; 0                     ; 1                       ; 0                       ; 0                       ; 0                         ; 0                  ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; vicCycle.cycleSpriteA     ; 0                     ; 1                     ; 0                       ; 0                       ; 0                       ; 0                         ; 0                  ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; vicCycle.cycleSpriteB     ; 1                     ; 0                     ; 0                       ; 0                       ; 0                       ; 0                         ; 0                  ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
+---------------------------+-----------------------+-----------------------+-------------------------+-------------------------+-------------------------+---------------------------+--------------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+-----------------------------------------------+---------------------------------------------+
; Register name                                 ; Reason for Removal                          ;
+-----------------------------------------------+---------------------------------------------+
; video_vicii_656x:U4|rasterY[0..8]             ; Stuck at GND due to stuck port clock_enable ;
; video_vicii_656x:U4|beyondFrameFlag           ; Lost fanout                                 ;
; video_vicii_656x:U4|lastLineFlag              ; Lost fanout                                 ;
; video_vicii_656x:U4|rasterX[3..9]             ; Stuck at GND due to stuck port clock_enable ;
; T65:U5|PC[0..15]                              ; Stuck at GND due to stuck port clear        ;
; T65:U5|IR[0..7]                               ; Stuck at GND due to stuck port clear        ;
; T65:U5|S[0..15]                               ; Stuck at GND due to stuck port clear        ;
; T65:U5|Mode_r[0,1]                            ; Stuck at GND due to stuck port clear        ;
; T65:U5|ALU_Op_r[2,3]                          ; Stuck at VCC due to stuck port preset       ;
; T65:U5|ALU_Op_r[0,1]                          ; Stuck at GND due to stuck port clear        ;
; T65:U5|Set_Addr_To_r[0,1]                     ; Stuck at GND due to stuck port clear        ;
; T65:U5|R_W_n_i                                ; Stuck at VCC due to stuck port preset       ;
; T65:U5|BusA_r[0..7]                           ; Stuck at GND due to stuck port clear        ;
; T65:U5|BusB[0..7]                             ; Stuck at GND due to stuck port clear        ;
; T65:U5|AD[0..7]                               ; Stuck at GND due to stuck port clear        ;
; T65:U5|BAL[0..8]                              ; Stuck at GND due to stuck port clear        ;
; T65:U5|BAH[0..7]                              ; Stuck at GND due to stuck port clear        ;
; T65:U5|DL[1..7]                               ; Stuck at GND due to stuck port clear        ;
; T65:U5|NMIAct                                 ; Stuck at GND due to stuck port clear        ;
; T65:U5|DL[0]                                  ; Stuck at GND due to stuck port clear        ;
; T65:U5|MCycle[1,2]                            ; Stuck at GND due to stuck port clear        ;
; T65:U5|MCycle[0]                              ; Stuck at VCC due to stuck port preset       ;
; T65:U5|RstCycle                               ; Stuck at VCC due to stuck port preset       ;
; T65:U5|IRQCycle                               ; Stuck at GND due to stuck port clear        ;
; T65:U5|NMICycle                               ; Stuck at GND due to stuck port clear        ;
; video_vicii_656x:U4|sprite[0..2]              ; Stuck at GND due to stuck port clock_enable ;
; video_vicii_656x:U4|MY[0][7]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[0][6]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[0][5]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[0][4]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[0][3]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[0][2]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[0][1]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[0][0]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[1][7]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[1][6]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[1][5]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[1][4]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[1][3]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[1][2]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[1][1]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[1][0]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|rasterEnable              ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[2][7]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[2][6]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[2][5]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|baChars                   ; Lost fanout                                 ;
; video_vicii_656x:U4|baSprite37                ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[2][4]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[2][3]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[2][2]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[2][1]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[2][0]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[3][7]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[3][6]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[3][5]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[3][4]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[3][3]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[3][2]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[3][1]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[3][0]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[4][7]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[4][6]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[4][5]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[4][4]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[4][3]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[4][2]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[4][1]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[4][0]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[5][7]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[5][6]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[5][5]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[5][4]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[5][3]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[5][2]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[5][1]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[5][0]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[6][7]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[6][6]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[6][5]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[6][4]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[6][3]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[6][2]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[6][1]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[6][0]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[7][7]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[7][6]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[7][5]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[7][0]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[7][4]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[7][3]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[7][2]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[7][1]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MY[7][0]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|MYE[0..7]                 ; Lost fanout                                 ;
; video_vicii_656x:U4|ME[0..7]                  ; Lost fanout                                 ;
; video_vicii_656x:U4|yscroll[0..2]             ; Lost fanout                                 ;
; video_vicii_656x:U4|DEN                       ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[7][1]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[7][2]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[7][3]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[7][4]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[7][5]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[6][0]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[6][1]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[6][2]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[6][3]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[6][4]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[6][5]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[5][0]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[5][1]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[5][2]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[5][3]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[5][4]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[5][5]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[4][0]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[4][1]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[4][2]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[4][3]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[4][4]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[4][5]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[3][0]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[3][1]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[3][2]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[3][3]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[3][4]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[3][5]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[2][0]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[2][1]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[2][2]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[2][3]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[2][4]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[2][5]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[1][0]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[1][1]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[1][2]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[1][3]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[1][4]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[1][5]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[0][0]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[0][1]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[0][2]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[0][3]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[0][4]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MCnt[0][5]                ; Lost fanout                                 ;
; video_vicii_656x:U4|MYE_ff[0..7]              ; Lost fanout                                 ;
; video_vicii_656x:U4|rasterX[0..2]             ; Lost fanout                                 ;
; video_vicii_656x:U4|baSprite26                ; Lost fanout                                 ;
; video_vicii_656x:U4|baSprite15                ; Lost fanout                                 ;
; video_vicii_656x:U4|baSprite04                ; Lost fanout                                 ;
; T65:U5|NMI_n_o                                ; Lost fanout                                 ;
; T65:U5|IRQ_n_o                                ; Lost fanout                                 ;
; T65:U5|SO_n_o                                 ; Lost fanout                                 ;
; T65:U5|B_o                                    ; Lost fanout                                 ;
; T65:U5|P[0..7]                                ; Lost fanout                                 ;
; T65:U5|Y[0..7]                                ; Lost fanout                                 ;
; T65:U5|X[0..7]                                ; Lost fanout                                 ;
; T65:U5|ABC[0..7]                              ; Lost fanout                                 ;
; video_vicii_656x:U4|vicCycle.cycleRefresh1    ; Lost fanout                                 ;
; video_vicii_656x:U4|vicCycle.cycleRefresh2    ; Lost fanout                                 ;
; video_vicii_656x:U4|vicCycle.cycleRefresh3    ; Lost fanout                                 ;
; video_vicii_656x:U4|vicCycle.cycleRefresh4    ; Lost fanout                                 ;
; video_vicii_656x:U4|vicCycle.cycleRefresh5    ; Lost fanout                                 ;
; video_vicii_656x:U4|vicCycle.cycleIdle1       ; Lost fanout                                 ;
; video_vicii_656x:U4|vicCycle.cycleChar        ; Lost fanout                                 ;
; video_vicii_656x:U4|vicCycle.cycleCalcSprites ; Lost fanout                                 ;
; video_vicii_656x:U4|vicCycle.cycleSpriteBa1   ; Lost fanout                                 ;
; video_vicii_656x:U4|vicCycle.cycleSpriteBa2   ; Lost fanout                                 ;
; video_vicii_656x:U4|vicCycle.cycleSpriteBa3   ; Lost fanout                                 ;
; video_vicii_656x:U4|vicCycle.cycleSpriteA     ; Lost fanout                                 ;
; video_vicii_656x:U4|vicCycle.cycleSpriteB     ; Lost fanout                                 ;
; Total Number of Removed Registers = 324       ;                                             ;
+-----------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                  ;
+--------------------------------+--------------------------------+--------------------------------------------------------------------------------------------+
; Register name                  ; Reason for Removal             ; Registers Removed due to This Register                                                     ;
+--------------------------------+--------------------------------+--------------------------------------------------------------------------------------------+
; T65:U5|IR[7]                   ; Stuck at GND                   ; T65:U5|S[15], T65:U5|S[14], T65:U5|S[13], T65:U5|S[12], T65:U5|S[11], T65:U5|S[10],        ;
;                                ; due to stuck port clear        ; T65:U5|S[9], T65:U5|S[8], T65:U5|S[7], T65:U5|S[6], T65:U5|S[5], T65:U5|S[4], T65:U5|S[3], ;
;                                ;                                ; T65:U5|S[2], T65:U5|S[1], T65:U5|S[0], T65:U5|ALU_Op_r[2], T65:U5|ALU_Op_r[1],             ;
;                                ;                                ; T65:U5|ALU_Op_r[0], T65:U5|Set_Addr_To_r[1], T65:U5|Set_Addr_To_r[0], T65:U5|BusA_r[7],    ;
;                                ;                                ; T65:U5|BusA_r[5], T65:U5|BusA_r[4], T65:U5|BusA_r[1], T65:U5|AD[7], T65:U5|AD[6],          ;
;                                ;                                ; T65:U5|AD[5], T65:U5|AD[4], T65:U5|AD[3], T65:U5|AD[2], T65:U5|AD[1], T65:U5|AD[0],        ;
;                                ;                                ; T65:U5|BAL[7], T65:U5|BAL[6], T65:U5|BAL[5], T65:U5|BAL[4], T65:U5|BAL[3], T65:U5|BAL[2],  ;
;                                ;                                ; T65:U5|BAL[1], T65:U5|BAL[0], T65:U5|BAH[7], T65:U5|BAH[6], T65:U5|BAH[5], T65:U5|BAH[4],  ;
;                                ;                                ; T65:U5|BAH[3], T65:U5|BAH[2], T65:U5|BAH[1], T65:U5|BAH[0], T65:U5|DL[7], T65:U5|DL[6],    ;
;                                ;                                ; T65:U5|DL[5], T65:U5|DL[4], T65:U5|DL[3], T65:U5|DL[2], T65:U5|DL[1], T65:U5|DL[0],        ;
;                                ;                                ; video_vicii_656x:U4|baSprite04, T65:U5|IRQ_n_o, T65:U5|SO_n_o, T65:U5|P[1], T65:U5|P[2],   ;
;                                ;                                ; T65:U5|P[4], T65:U5|P[7], T65:U5|ABC[0], T65:U5|ABC[1], T65:U5|ABC[2], T65:U5|ABC[3],      ;
;                                ;                                ; T65:U5|ABC[4], T65:U5|ABC[5], T65:U5|ABC[6], T65:U5|ABC[7]                                 ;
; video_vicii_656x:U4|rasterY[0] ; Stuck at GND                   ; video_vicii_656x:U4|beyondFrameFlag, video_vicii_656x:U4|lastLineFlag,                     ;
;                                ; due to stuck port clock_enable ; video_vicii_656x:U4|MY[0][7], video_vicii_656x:U4|MY[0][6],                                ;
;                                ;                                ; video_vicii_656x:U4|MY[0][5], video_vicii_656x:U4|MY[0][4],                                ;
;                                ;                                ; video_vicii_656x:U4|MY[0][3], video_vicii_656x:U4|MY[0][2],                                ;
;                                ;                                ; video_vicii_656x:U4|MY[0][1], video_vicii_656x:U4|MY[0][0],                                ;
;                                ;                                ; video_vicii_656x:U4|MY[1][7], video_vicii_656x:U4|MY[1][6],                                ;
;                                ;                                ; video_vicii_656x:U4|MY[1][5], video_vicii_656x:U4|MY[1][4],                                ;
;                                ;                                ; video_vicii_656x:U4|MY[1][3], video_vicii_656x:U4|MY[1][2],                                ;
;                                ;                                ; video_vicii_656x:U4|MY[1][1], video_vicii_656x:U4|rasterEnable,                            ;
;                                ;                                ; video_vicii_656x:U4|MY[2][7], video_vicii_656x:U4|MY[2][6],                                ;
;                                ;                                ; video_vicii_656x:U4|MY[2][5], video_vicii_656x:U4|MY[2][4],                                ;
;                                ;                                ; video_vicii_656x:U4|MY[2][3], video_vicii_656x:U4|MY[2][2],                                ;
;                                ;                                ; video_vicii_656x:U4|MY[3][7], video_vicii_656x:U4|MY[3][6],                                ;
;                                ;                                ; video_vicii_656x:U4|MY[3][5], video_vicii_656x:U4|MY[3][4],                                ;
;                                ;                                ; video_vicii_656x:U4|MY[3][3], video_vicii_656x:U4|MY[4][7],                                ;
;                                ;                                ; video_vicii_656x:U4|MY[4][6], video_vicii_656x:U4|MY[4][5],                                ;
;                                ;                                ; video_vicii_656x:U4|MY[4][4], video_vicii_656x:U4|MY[5][7],                                ;
;                                ;                                ; video_vicii_656x:U4|MY[5][6], video_vicii_656x:U4|MY[5][5],                                ;
;                                ;                                ; video_vicii_656x:U4|MY[6][7], video_vicii_656x:U4|MY[6][6],                                ;
;                                ;                                ; video_vicii_656x:U4|MY[7][7], video_vicii_656x:U4|ME[3], video_vicii_656x:U4|ME[4],        ;
;                                ;                                ; video_vicii_656x:U4|ME[5], video_vicii_656x:U4|ME[6], video_vicii_656x:U4|ME[7],           ;
;                                ;                                ; video_vicii_656x:U4|yscroll[0], video_vicii_656x:U4|yscroll[1],                            ;
;                                ;                                ; video_vicii_656x:U4|yscroll[2], video_vicii_656x:U4|DEN,                                   ;
;                                ;                                ; video_vicii_656x:U4|rasterX[0], video_vicii_656x:U4|rasterX[1],                            ;
;                                ;                                ; video_vicii_656x:U4|rasterX[2]                                                             ;
; T65:U5|IR[4]                   ; Stuck at GND                   ; T65:U5|ALU_Op_r[3], T65:U5|BusA_r[2], T65:U5|BAL[8], T65:U5|MCycle[2], T65:U5|MCycle[1],   ;
;                                ; due to stuck port clear        ; T65:U5|MCycle[0], T65:U5|RstCycle, T65:U5|IRQCycle, T65:U5|NMICycle, T65:U5|B_o,           ;
;                                ;                                ; T65:U5|P[0], T65:U5|P[3], T65:U5|P[5], T65:U5|P[6], T65:U5|Y[0], T65:U5|Y[1], T65:U5|Y[2], ;
;                                ;                                ; T65:U5|Y[3], T65:U5|Y[4], T65:U5|Y[5], T65:U5|Y[6], T65:U5|Y[7], T65:U5|X[0], T65:U5|X[1], ;
;                                ;                                ; T65:U5|X[2], T65:U5|X[3], T65:U5|X[4], T65:U5|X[5], T65:U5|X[6], T65:U5|X[7]               ;
; T65:U5|PC[15]                  ; Stuck at GND                   ; video_vicii_656x:U4|baChars, video_vicii_656x:U4|baSprite37,                               ;
;                                ; due to stuck port clear        ; video_vicii_656x:U4|baSprite26, video_vicii_656x:U4|baSprite15                             ;
; T65:U5|IR[2]                   ; Stuck at GND                   ; T65:U5|BusA_r[6], T65:U5|BusA_r[3], T65:U5|BusA_r[0]                                       ;
;                                ; due to stuck port clear        ;                                                                                            ;
; T65:U5|NMIAct                  ; Stuck at GND                   ; T65:U5|NMI_n_o                                                                             ;
;                                ; due to stuck port clear        ;                                                                                            ;
+--------------------------------+--------------------------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for COLRAM:U11|altsyncram:altsyncram_component|altsyncram_14g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for MAINRAM:U6|altsyncram:altsyncram_component|altsyncram_d4g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 37037                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 17                    ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 450                   ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III           ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_USED             ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone III           ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: COLRAM:U11|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 4                    ; Signed Integer              ;
; WIDTHAD_A                          ; 10                   ; Signed Integer              ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_14g1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MAINRAM:U6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 11                   ; Signed Integer              ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_d4g1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_vicii_656x:U4 ;
+-------------------+-------+--------------------------------------+
; Parameter Name    ; Value ; Type                                 ;
+-------------------+-------+--------------------------------------+
; registeredAddress ; false ; Enumerated                           ;
; emulateRefresh    ; false ; Enumerated                           ;
; emulateLightpen   ; false ; Enumerated                           ;
; emulateGraphics   ; true  ; Enumerated                           ;
+-------------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 2                                          ;
; Entity Instance                           ; COLRAM:U11|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                ;
;     -- WIDTH_A                            ; 4                                          ;
;     -- NUMWORDS_A                         ; 1024                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                     ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; MAINRAM:U6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 2048                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                     ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_vicii_656x:U4"                                                                                                                                                                          ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phi             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; enadata         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; enapixel        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; basync          ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; mode6569        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; mode6569[-1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; mode6567old     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; mode6567old[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; mode6567r8      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; mode6567r8[-1]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; mode6572        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; mode6572[-1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rd              ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; lp_n            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; aregisters      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; diregisters     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; vicaddr         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; irq_n           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; hsync           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; vsync           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; colorindex      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; debugx          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; debugy          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; vicrefresh      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; addrvalid       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MOS6703:U8"                                                                                                                                                                         ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A     ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (6 bits) it drives.  The 10 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D     ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; EXRAM ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; SID   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; CIA   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; ROML  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; ROMH  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; BUF   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T65:U5|T65_ALU:alu"                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; p_out[5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T65:U5"                                                                                                                                                                                           ;
+-------------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity         ; Details                                                                                                                                                                            ;
+-------------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mode        ; Input  ; Info             ; Stuck at GND                                                                                                                                                                       ;
; enable      ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1]  ; Input  ; Info             ; Stuck at VCC                                                                                                                                                                       ;
; abort_n     ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; abort_n[-1] ; Input  ; Info             ; Stuck at VCC                                                                                                                                                                       ;
; so_n        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; so_n[-1]    ; Input  ; Info             ; Stuck at VCC                                                                                                                                                                       ;
; sync        ; Output ; Info             ; Explicitly unconnected                                                                                                                                                             ;
; ef          ; Output ; Info             ; Explicitly unconnected                                                                                                                                                             ;
; mf          ; Output ; Info             ; Explicitly unconnected                                                                                                                                                             ;
; xf          ; Output ; Info             ; Explicitly unconnected                                                                                                                                                             ;
; ml_n        ; Output ; Info             ; Explicitly unconnected                                                                                                                                                             ;
; vp_n        ; Output ; Info             ; Explicitly unconnected                                                                                                                                                             ;
; vda         ; Output ; Info             ; Explicitly unconnected                                                                                                                                                             ;
; vpa         ; Output ; Info             ; Explicitly unconnected                                                                                                                                                             ;
; a           ; Output ; Critical Warning ; Can't connect array with 16 elements in array dimension 1 to port with 24 elements in the same dimension                                                                           ;
; a[15..11]   ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll"                                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Dec 14 21:35:23 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MAX -c MAX
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 0 entities, in source file rtl/t65/t65_pack.vhd
    Info (12022): Found design unit 1: T65_Pack
Info (12021): Found 2 design units, including 1 entities, in source file rtl/t65/t65_mcode.vhd
    Info (12022): Found design unit 1: T65_MCode-rtl
    Info (12023): Found entity 1: T65_MCode
Info (12021): Found 2 design units, including 1 entities, in source file rtl/t65/t65_alu.vhd
    Info (12022): Found design unit 1: T65_ALU-rtl
    Info (12023): Found entity 1: T65_ALU
Info (12021): Found 2 design units, including 1 entities, in source file rtl/t65/t65.vhd
    Info (12022): Found design unit 1: T65-rtl
    Info (12023): Found entity 1: T65
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mos6703.v
    Info (12023): Found entity 1: MOS6703
Info (12021): Found 1 design units, including 1 entities, in source file rtl/max.sv
    Info (12023): Found entity 1: MAX
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file rtl/colram.v
    Info (12023): Found entity 1: COLRAM
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mainram.v
    Info (12023): Found entity 1: MAINRAM
Info (12021): Found 1 design units, including 0 entities, in source file rtl/video_vicii_656x_a.vhd
    Info (12022): Found design unit 1: video_vicii_656x-rtl
Info (12021): Found 1 design units, including 1 entities, in source file rtl/video_vicii_656x_e.vhd
    Info (12023): Found entity 1: video_vicii_656x
Info (12127): Elaborating entity "MAX" for the top level hierarchy
Warning (10235): Verilog HDL Always Construct warning at MAX.sv(40): variable "nRW" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MAX.sv(40): variable "CPU_DO" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MAX.sv(40): variable "CPU_DI" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MAX.sv(41): variable "nRW" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MAX.sv(41): variable "COL_DO" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MAX.sv(41): variable "COL_DI" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10034): Output port "VGA_R" at MAX.sv(3) has no driver
Warning (10034): Output port "VGA_G" at MAX.sv(4) has no driver
Warning (10034): Output port "VGA_B" at MAX.sv(5) has no driver
Warning (10034): Output port "VGA_HS" at MAX.sv(6) has no driver
Warning (10034): Output port "VGA_VS" at MAX.sv(8) has no driver
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "450"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "17"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "T65" for hierarchy "T65:U5"
Warning (10620): VHDL warning at T65.vhd(186): comparison between unequal length operands always returns TRUE
Info (12128): Elaborating entity "T65_MCode" for hierarchy "T65:U5|T65_MCode:mcode"
Info (12128): Elaborating entity "T65_ALU" for hierarchy "T65:U5|T65_ALU:alu"
Info (12128): Elaborating entity "MOS6703" for hierarchy "MOS6703:U8"
Warning (10235): Verilog HDL Always Construct warning at MOS6703.v(26): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MOS6703.v(26): variable "BA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MOS6703.v(29): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MOS6703.v(29): variable "BA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MOS6703.v(32): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MOS6703.v(32): variable "BA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MOS6703.v(33): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MOS6703.v(33): variable "BA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MOS6703.v(36): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MOS6703.v(36): variable "BA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MOS6703.v(37): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MOS6703.v(37): variable "BA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MOS6703.v(38): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MOS6703.v(38): variable "BA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MOS6703.v(41): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MOS6703.v(41): variable "BA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MOS6703.v(42): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MOS6703.v(42): variable "BA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MOS6703.v(43): variable "RW_IN" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "COLRAM" for hierarchy "COLRAM:U11"
Info (12128): Elaborating entity "altsyncram" for hierarchy "COLRAM:U11|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "COLRAM:U11|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "COLRAM:U11|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_14g1.tdf
    Info (12023): Found entity 1: altsyncram_14g1
Info (12128): Elaborating entity "altsyncram_14g1" for hierarchy "COLRAM:U11|altsyncram:altsyncram_component|altsyncram_14g1:auto_generated"
Info (12128): Elaborating entity "MAINRAM" for hierarchy "MAINRAM:U6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "MAINRAM:U6|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "MAINRAM:U6|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "MAINRAM:U6|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d4g1.tdf
    Info (12023): Found entity 1: altsyncram_d4g1
Info (12128): Elaborating entity "altsyncram_d4g1" for hierarchy "MAINRAM:U6|altsyncram:altsyncram_component|altsyncram_d4g1:auto_generated"
Info (12128): Elaborating entity "video_vicii_656x" for hierarchy "video_vicii_656x:U4"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "COL_DO[3]" is missing source, defaulting to GND
    Warning (12110): Net "COL_DO[2]" is missing source, defaulting to GND
    Warning (12110): Net "COL_DO[1]" is missing source, defaulting to GND
    Warning (12110): Net "COL_DO[0]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "COL_DO[3]" is missing source, defaulting to GND
    Warning (12110): Net "COL_DO[2]" is missing source, defaulting to GND
    Warning (12110): Net "COL_DO[1]" is missing source, defaulting to GND
    Warning (12110): Net "COL_DO[0]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "COL_DO[3]" is missing source, defaulting to GND
    Warning (12110): Net "COL_DO[2]" is missing source, defaulting to GND
    Warning (12110): Net "COL_DO[1]" is missing source, defaulting to GND
    Warning (12110): Net "COL_DO[0]" is missing source, defaulting to GND
    Warning (12110): Net "CPU_DO[7]" is missing source, defaulting to GND
    Warning (12110): Net "CPU_DO[6]" is missing source, defaulting to GND
    Warning (12110): Net "CPU_DO[5]" is missing source, defaulting to GND
    Warning (12110): Net "CPU_DO[4]" is missing source, defaulting to GND
    Warning (12110): Net "CPU_DO[3]" is missing source, defaulting to GND
    Warning (12110): Net "CPU_DO[2]" is missing source, defaulting to GND
    Warning (12110): Net "CPU_DO[1]" is missing source, defaulting to GND
    Warning (12110): Net "CPU_DO[0]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND
    Warning (12110): Net "COL_DO[3]" is missing source, defaulting to GND
    Warning (12110): Net "COL_DO[2]" is missing source, defaulting to GND
    Warning (12110): Net "COL_DO[1]" is missing source, defaulting to GND
    Warning (12110): Net "COL_DO[0]" is missing source, defaulting to GND
    Warning (12110): Net "CPU_DO[7]" is missing source, defaulting to GND
    Warning (12110): Net "CPU_DO[6]" is missing source, defaulting to GND
    Warning (12110): Net "CPU_DO[5]" is missing source, defaulting to GND
    Warning (12110): Net "CPU_DO[4]" is missing source, defaulting to GND
    Warning (12110): Net "CPU_DO[3]" is missing source, defaulting to GND
    Warning (12110): Net "CPU_DO[2]" is missing source, defaulting to GND
    Warning (12110): Net "CPU_DO[1]" is missing source, defaulting to GND
    Warning (12110): Net "CPU_DO[0]" is missing source, defaulting to GND
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "MAINRAM:U6|altsyncram:altsyncram_component|altsyncram_d4g1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "MAINRAM:U6|altsyncram:altsyncram_component|altsyncram_d4g1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "MAINRAM:U6|altsyncram:altsyncram_component|altsyncram_d4g1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "MAINRAM:U6|altsyncram:altsyncram_component|altsyncram_d4g1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "MAINRAM:U6|altsyncram:altsyncram_component|altsyncram_d4g1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "MAINRAM:U6|altsyncram:altsyncram_component|altsyncram_d4g1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "MAINRAM:U6|altsyncram:altsyncram_component|altsyncram_d4g1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "MAINRAM:U6|altsyncram:altsyncram_component|altsyncram_d4g1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "COLRAM:U11|altsyncram:altsyncram_component|altsyncram_14g1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "COLRAM:U11|altsyncram:altsyncram_component|altsyncram_14g1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "COLRAM:U11|altsyncram:altsyncram_component|altsyncram_14g1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "COLRAM:U11|altsyncram:altsyncram_component|altsyncram_14g1:auto_generated|q_a[3]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
Info (17049): 200 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27"
Info (21057): Implemented 21 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 20 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 109 warnings
    Info: Peak virtual memory: 609 megabytes
    Info: Processing ended: Thu Dec 14 21:35:25 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


